use mix_operations::*;
use mix_operations::Operation::*;

const MAX_WORD_VALUE: u32 = (1 << 31) - 1;
const MEM_SIZE: u16 = 4000;

#[derive(Debug, Copy, Clone, PartialEq, Eq)]
pub enum ComparisonState {
    Less,
    Greater,
    Equal,
}

#[allow(non_snake_case)]    // Allow the register names to conform to Knuth's capitalisation
pub struct MixMachine {
    register_A: u32,
    register_X: u32,
    register_I1: u16,
    register_I2: u16,
    register_I3: u16,
    register_I4: u16,
    register_I5: u16,
    register_I6: u16,
    register_J: u16,
    program_counter: u16,   // Not strictly specified in MIX, but needed!
    comparison_indicator : ComparisonState,
    overflow_toggle_on: bool,
    memory: [u32; MEM_SIZE as usize]
}

#[derive(PartialEq, Debug)]
pub struct MixMachineErr {
    pub message: String,
}

#[derive(Clone, Copy)]
pub enum Register { RegA, RegX, RegI1, RegI2, RegI3, RegI4, RegI5, RegI6, RegJ } 

impl MixMachine {
    pub fn new() -> MixMachine {
        MixMachine{
            register_A: 0u32, register_X: 0u32,
            register_I1: 0u16, register_I2: 0u16,
            register_I3: 0u16, register_I4: 0u16,
            register_I5: 0u16, register_I6: 0u16,
            program_counter: 0u16,
            overflow_toggle_on: false,
            comparison_indicator : ComparisonState::Less,
            register_J: 0u16, memory: [0; MEM_SIZE as usize]
        }
    }

    pub fn poke_memory(&mut self, address: u16, value: u32) -> Result<(), MixMachineErr> {
        if address >= MEM_SIZE {
            Err(MixMachineErr{message: format!("Attempt to access invalid memory address {}.", address)})
        } else if value > MAX_WORD_VALUE {
            Err(MixMachineErr{message: format!("Attempt to write invalid value {}.", value)})
        } else {
            self.memory[address as usize] = value;
            Ok(())
        }
    }

    pub fn poke_address_to_memory(&mut self, address: u16, value: i16) -> Result<(), MixMachineErr> {
        self.poke_memory(address, MixMachine::i32_to_reg32(value as i32))
    }

    pub fn peek_memory(&self, address: u16) -> Result<u32, MixMachineErr> {
        if address >= MEM_SIZE {
            Err(MixMachineErr{message: format!("Attempt to access invalid memory address {}.", address)})
        } else {
            Ok(self.memory[address as usize])
        }
    }

    // Note: This function does not fail. It is up to the user to make sure that
    //       the value they are passive through is appropriate.
    pub fn poke_register(&mut self, reg: Register, value: u32) -> Result<(), MixMachineErr> {
        match reg {
            Register::RegA  => {self.register_A = value; Ok(())},
            Register::RegX  => {self.register_X = value; Ok(())},
            Register::RegI1 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I1 = x; Ok(())}),
            Register::RegI2 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I2 = x; Ok(())}),
            Register::RegI3 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I3 = x; Ok(())}),
            Register::RegI4 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I4 = x; Ok(())}),
            Register::RegI5 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I5 = x; Ok(())}),
            Register::RegI6 => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_I6 = x; Ok(())}),
            Register::RegJ  => MixMachine::reg32_to_reg16(value).and_then(|x| {self.register_J = x;  Ok(())}),

        }
    }

    pub fn peek_register(&self, reg: Register) -> Result<u32, MixMachineErr> {
        Ok(match reg {
            Register::RegA  => self.register_A,
            Register::RegX  => self.register_X,
            Register::RegI1 => MixMachine::reg16_to_reg32(self.register_I1),
            Register::RegI2 => MixMachine::reg16_to_reg32(self.register_I2),
            Register::RegI3 => MixMachine::reg16_to_reg32(self.register_I3),
            Register::RegI4 => MixMachine::reg16_to_reg32(self.register_I4),
            Register::RegI5 => MixMachine::reg16_to_reg32(self.register_I5),
            Register::RegI6 => MixMachine::reg16_to_reg32(self.register_I6),
            Register::RegJ  => MixMachine::reg16_to_reg32(self.register_J ),
        })
    }

    pub fn peek_comparison_indicator(&self) -> Result<ComparisonState, MixMachineErr> {
        Ok(self.comparison_indicator)
    }

    fn poke_comparison_indicator(&mut self, state : ComparisonState) -> Result<(), MixMachineErr> {
        self.comparison_indicator = state;
        Ok(())
    }

    pub fn peek_overflow_toggle(&self) -> Result<bool, MixMachineErr> {
        Ok(self.overflow_toggle_on)
    }

    fn set_overflow_toggle(&mut self) -> Result<(), MixMachineErr> {
        self.overflow_toggle_on = true;
        Ok(())
    }

    fn clear_overflow_toggle(&mut self) -> Result<(), MixMachineErr> {
        self.overflow_toggle_on = false;
        Ok(())
    }

    // For if we want to load a register from a memory value
    fn reg32_to_reg16 (reg32: u32) -> Result<u16, MixMachineErr> {
        if (reg32 >> 12) % (1u32 << 18) != 0u32 {
            Err(MixMachineErr{message: format!("Attempt to poke 16 bit register with 32-bit value were bytes 1, 2 and 3 are not all zero.")})
        } else {
            Ok(((reg32 >> 18) + (reg32 % (1u32 << 12))) as u16)
        }
    }

    // For if we want to take a reg16 (I1, ..., I6 or J) and put it into
    // memory or a reg32.
    fn reg16_to_reg32 (reg16: u16) -> u32 {
        ((reg16 as u32) % (1u32 << 12)) + (((reg16 as u32) & (1u32 << 12)) << 18)
    }

    // Convert the u32 mix storage format (which supports +/-0) into a signed u32
    // This is helpful for address offset calculations
    fn reg32_to_i32 (reg32: u32) -> i32 {
        if reg32 & (1u32 << 30) == 0 {
            (reg32 % (1u32 << 30)) as i32
        } else {
            -1i32*((reg32 % (1u32 << 30)) as i32)
        }
    }

    pub fn i32_to_reg32 (value: i32) -> u32 {
        if value >= 0 {
            value as u32
        } else {
            value.abs() as u32 + (1u32 << 30)
        }
    }

    fn compute_indexed_address(&self, address: i16, index_spec: u8) -> Result<i16, MixMachineErr> {
        match index_spec {
            0 => Ok(address),
            1 => self.peek_register(Register::RegI1).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            2 => self.peek_register(Register::RegI2).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            3 => self.peek_register(Register::RegI3).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            4 => self.peek_register(Register::RegI4).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            5 => self.peek_register(Register::RegI5).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            6 => self.peek_register(Register::RegI6).map(|x| (MixMachine::reg32_to_i32(x) as i16) + address),
            _ => Err(MixMachineErr{message: format!("Invalid index_spec for computing effective address: {}", index_spec)}),
        }
    }

    fn compute_effective_address(&self, address: i16, index_spec: u8) -> Result<u16, MixMachineErr> {
        self.compute_indexed_address(address, index_spec).and_then(|addr| {
            if addr >= 0 {
                Ok(addr as u16)
            } else {
                Err(MixMachineErr{message: format!("Computed negative effective address: {}", addr)})
            }
        })
    }

    fn compute_address_to_enter(&self, address: i16, index_spec: u8, negative_address: bool) -> Result<u32, MixMachineErr> {
        self.compute_indexed_address(address, index_spec).map(|addr| {
            if addr == 0 {
                // In this case, we need to retain the sign of the index_spec to enter
                if negative_address { (1u32 << 30) } else { 0u32 }
            } else {
                // Otherwise, we use the sign of the actual result
                if addr <= 0 { addr.abs() as u32 | (1u32 << 30) } else { addr.abs() as u32 }
            }
        })
    }

    fn negate_value(value: u32) -> u32 {
        value ^ (1<<30)
    }

    fn truncate_to_field(value: u32, field: u8) -> Result<u32, MixMachineErr> {
        let left  = field / 8;
        let right = field % 8;
        if right > 5 {
            Err(MixMachineErr{message: format!("Field specification {} has R={}. Must have R<=5.", field, right)})
        } else if left > 5 {
            Err(MixMachineErr{message: format!("Field specification {} has L={}. Must have L<=5.", field, left)})
        } else if left > right {
            Err(MixMachineErr{message: format!("Field specification {} has L={}, R={}. Must have L<=R.", field, left, right)})
        } else {
            let (left_byte, sign) = if left == 0 { (1, value & (1u32<<30)) } else { (left, 0u32) };
            let right_byte = if right == 0 { 1 } else { right };
            let bytes_out = if right == 0 {
                0u32
            } else {
                let bytes_in = value % (1u32<<30);
                (bytes_in >> (6*(5 - right_byte))) % (1 << (6*(right_byte - left_byte + 1)))
            };
            Ok(bytes_out + sign)
        }
    }

    fn embed_from_field(value_to_write: u32, value_to_overwrite: u32, field: u8) -> Result<u32, MixMachineErr> {
        let left  = field / 8;
        let right = field % 8;
        if right > 5 {
            Err(MixMachineErr{message: format!("Field specification {} has R={}. Must have R<=5.", field, right)})
        } else if left > 5 {
            Err(MixMachineErr{message: format!("Field specification {} has L={}. Must have L<=5.", field, left)})
        } else if left > right {
            Err(MixMachineErr{message: format!("Field specification {} has L={}, R={}. Must have L<=R.", field, left, right)})
        } else {
            if left == 0 && right == 0 {
                // Modify only the sign bit
                Ok((value_to_overwrite & ((1u32 << 30) - 1)) | (value_to_write & (1u32 << 30)))
            } else {
                // This construct is to avoid code duplication
                let (left, sign_bit) = 
                    if left == 0 {
                        // Modify both the sign bit and some of the bytes
                        let left = 1;   // Shadow with the internal value of the left bit
                        let sign_bit = value_to_write & (1u32 << 30);
                        (left, sign_bit)
                    } else {
                        let sign_bit = value_to_overwrite & (1u32 << 30);
                        (left, sign_bit)
                    };
                let mask1 = ((1u32 << 30) - 1) ^ (((1u32 << 6*(right - left + 1)) - 1) << 6 * (5 - right));
                let masked_value_to_overwrite = value_to_overwrite & mask1;
                let mask2 = (1u32 << 6*(right - left + 1)) - 1;
                let masked_value_to_write = (value_to_write & mask2) << 6 * (5 - right);
                Ok(sign_bit | masked_value_to_overwrite | masked_value_to_write)
            }
        }
    }

    fn execute_load_op(&mut self, op: &LoadOp) -> Result<(), MixMachineErr> {
        self.compute_effective_address(op.address, op.index_spec).and_then(|effective_address| {
            self.peek_memory(effective_address).and_then(|contents| {
                MixMachine::truncate_to_field(contents, op.field).and_then(|trunc_cont| {
                    if op.negative {
                        self.poke_register(op.register, MixMachine::negate_value(trunc_cont))
                    } else {
                        self.poke_register(op.register, trunc_cont)
                    }
                })
            })
        })
    }

    fn execute_store_op(&mut self, op: &StoreOp) -> Result<(), MixMachineErr> {
        self.compute_effective_address(op.address, op.index_spec).and_then(|effective_address| {
            match op.register {
                Some(reg) => self.peek_register(reg),
                None      => Ok(0u32),
            }.and_then(|value_to_load| {
                self.peek_memory(effective_address).and_then(|value_to_overwrite| {
                    MixMachine::embed_from_field(value_to_load, value_to_overwrite, op.field).and_then(|value_to_load| {
                        self.poke_memory(effective_address, value_to_load)
                    })
                })
            })
        })
    }

    fn execute_arithmetic_op(&mut self, op: &ArithOp) -> Result<(), MixMachineErr> {
        self.compute_effective_address(op.address, op.index_spec).and_then(|effective_address| {
            self.peek_memory(effective_address).and_then(|contents| {
                MixMachine::truncate_to_field(contents, op.field).and_then(|v| {
                    match op.op_type {
                        ArithOpType::Addition       => self.execute_addition(v),
                        ArithOpType::Subtraction    => self.execute_subtraction(v),
                        ArithOpType::Multiplication => self.execute_multiplication(v),
                        ArithOpType::Division       => self.execute_division(v),
                    }
                })
            })
        })
    }

    fn execute_subtraction(&mut self, v: u32) -> Result<(), MixMachineErr> {
        self.execute_addition(v ^ (1u32 << 30)) // Flip the sign of v and perform addition
    }

    // Take the truncated memory contents and perform the addition into register A
    fn execute_addition(&mut self, v: u32) -> Result<(), MixMachineErr> {
        self.execute_addition_general(Register::RegA, v)
    }

    // General addition function - needed to support the INCX, INCI1, ..., DECX, ... operations
    fn execute_addition_general(&mut self, target_reg : Register , v: u32) -> Result<(), MixMachineErr> {
        self.peek_register(target_reg).and_then(|a| {
            let signed_a = if a & (1u32 << 30) == 0u32 { a as i32 } else { -1i32*((a - (1u32 << 30)) as i32) };
            let signed_v = if v & (1u32 << 30) == 0u32 { v as i32 } else { -1i32*((v - (1u32 << 30)) as i32) };
            let signed_result = signed_a + signed_v;    // This calculation can't actually overflow, assuming valid mix registers were passed in
            // Different handling of overflow - overflow on rA or rX sets the toggle,
            // but on I1, ... I6 the behaviour is undefined.
            (match target_reg {
                Register::RegA | Register::RegX => {
                    (if signed_result >= (1i32 << 30) || signed_result <= -1i32*(1i32 << 30)
                        { self.set_overflow_toggle() }
                     else { Ok(()) })
                },
                _ => {
                    (if signed_result >= (1i32 << 12) || signed_result <= -1i32*(1i32 << 12)
                        { Err(MixMachineErr { message : String::from("Overflow on inc or dec resulted in undefined behaviour!")}) }
                    else { Ok(()) })
                },
            }).and_then(|_| {
                let result = if signed_result >= 0i32 {
                    // Ensure that the sign bit is cleared in case of (mix) overflow
                    (signed_result as u32) & ((1u32 << 30) - 1u32)
                } else {
                    // Ensure that the sign bit is set in case of (mix) overflow
                    (((-1i32*signed_result) as u32)& ((1u32 << 30) - 1u32)) | (1u32 << 30)
                };
                self.poke_register(target_reg, result)
            })
        })
    }

    fn execute_multiplication(&mut self, v: u32) -> Result<(), MixMachineErr> {
        self.peek_register(Register::RegA).and_then(|a| {
            let sign_bit = (a & (1u32 << 30)) ^ (v & (1u32 << 30));
            let product_magnitude = ((a as u64) & ((1u64 << 30) - 1)) * ((v as u64) & ((1u64 << 30) - 1));
            let lower_part_of_result = sign_bit | ((product_magnitude & ((1u64 << 30) - 1)) as u32);
            let upper_part_of_result = sign_bit | (((product_magnitude >> 30) & ((1u64 << 30) - 1)) as u32);
            self.poke_register(Register::RegX, lower_part_of_result).and_then(|_| {
                self.poke_register(Register::RegA, upper_part_of_result)
            })
        })
    }

    fn execute_division(&mut self, v: u32) -> Result<(), MixMachineErr> {
        self.peek_register(Register::RegA).and_then(|a| {
            self.peek_register(Register::RegX).and_then(|x| {
                let a_magnitude = a & ((1u32 << 30) - 1);
                let x_magnitude = x & ((1u32 << 30) - 1);
                let sign_a = a & (1u32 << 30);
                let sign_v = v & (1u32 << 30);
                let v_magnitude = (v & ((1u32 << 30) - 1)) as u64;
                let dividend_magnitude = ((a_magnitude as u64) << 30) | (x_magnitude as u64);
                let quotient_large = dividend_magnitude / v_magnitude;
                if quotient_large >= 1u64 << 30 {
                    self.set_overflow_toggle()
                } else {
                    let quotient = (sign_a ^ sign_v) + (quotient_large as u32);
                    let remainder = sign_a + ((dividend_magnitude % v_magnitude) as u32);
                    self.poke_register(Register::RegA, quotient).and_then(|_| {
                        self.poke_register(Register::RegX, remainder)
                    })
                }
            })
        })
    }

    fn execute_address_transfer(&mut self, op: &AddressOp) -> Result<(), MixMachineErr> {
        self.compute_address_to_enter(op.address, op.index_spec, op.negative_address).and_then(|addr| {
            let addr = if op.negate_value { addr + (1u32 << 30) } else { addr };
            if op.increase {
                self.execute_addition_general(op.register, addr)
            } else {
                self.poke_register(op.register, addr)
            }
        })
    }

    fn execute_comparison_op(&mut self, op: &CompOp) -> Result<(), MixMachineErr> {
        
        // Note: turning the registers into i32s is fine, since -0 and +0 are treated as Equal
        let effective_address = self.compute_effective_address(op.address, op.index_spec)?;
        let contents = self.peek_memory(effective_address)?;
        let truncated_contents = MixMachine::reg32_to_i32(MixMachine::truncate_to_field(contents, op.field)?);
        let register_value = self.peek_register(op.register)?;
        let truncated_register = MixMachine::reg32_to_i32(MixMachine::truncate_to_field(register_value, op.field)?);

        if truncated_register < truncated_contents {
            self.poke_comparison_indicator(ComparisonState::Less)
        } else if truncated_register > truncated_contents  {
            self.poke_comparison_indicator(ComparisonState::Greater)
        } else {
            self.poke_comparison_indicator(ComparisonState::Equal)
        }
    }

    fn execute_jump_op(&mut self, op: &JumpOp) -> Result<(), MixMachineErr> {
        let target = self.compute_effective_address(op.address, op.index_spec)?;
        // Update rJ unless instruction was JSJ
        if op.field != 1 {
            // Recall that we *already* incremented after the instruction fetch
            let counter = self.program_counter as u32;
            self.poke_register(Register::RegJ, counter)?
        }
        match op.field {
            0 | 1 => { self.program_counter = target; },
            2 | 3 => { 
                let overflow = self.peek_overflow_toggle()?;
                if (op.field == 2 && overflow) || (op.field == 3 && !overflow) {
                    self.program_counter = target;
                }
                if overflow { self.clear_overflow_toggle(); }
            },
            _ => panic!("Not implemented!"),
        }
        Ok(())
    }

    pub fn step(&mut self) -> Result<(), MixMachineErr> {
        // Try instruction fetch
        let instruction =
            if self.program_counter < MEM_SIZE {
                Ok(self.memory[self.program_counter as usize])
            } else {
                Err(MixMachineErr{message: format!("Attempted instruction fetch from invalid memory address {}.", self.program_counter)})
            };
        self.program_counter = self.program_counter + 1;    // Need to increment now, since we may modify this in a jump op
        instruction.and_then(|instruction| {
            let op = Operation::from_u32(instruction);
            op.or_else(|_| Err(MixMachineErr{message: format!("Unknown or unimplemeted instruction: {}", instruction)}))
        }).and_then(|op| {
            match op {
                Load(op)  => self.execute_load_op(&op),
                Store(op) => self.execute_store_op(&op),
                Arithmetic(op) => self.execute_arithmetic_op(&op),
                AddressTransfer(op) => self.execute_address_transfer(&op),
                Comparison(op) => self.execute_comparison_op(&op),
                Jump(op) => self.execute_jump_op(&op),
                _         => panic!("Not implemented."),
            }
        })
    }
}

mod tests {
    use super::*;

    fn make_word(positive: bool, b1: u8, b2: u8, b3: u8, b4: u8, b5: u8) -> u32 {
        let max_byte = (1<<6) - 1;
        if    b1 > max_byte || b2 > max_byte || b3 > max_byte
           || b4 > max_byte || b5 > max_byte {
            panic!("Invalid bytes.")
        } else {
            let sgn = if positive { 0u32 } else { (1u32<<30) };
            sgn + ((b1 as u32)<<(6*4)) + ((b2 as u32)<<(6*3))
                + ((b3 as u32)<<(6*2)) + ((b4 as u32)<<(6*1)) + (b5 as u32)
        }
    }

    #[test]
    fn test_negate_value() {
        // 31 ones -> zero then 30 ones
        assert_eq!(MixMachine::negate_value((1u32<<31)-1), ((1u32<<30)-1));
        // zero then 30 ones -> 31 ones
        assert_eq!(MixMachine::negate_value((1u32<<30)-1), ((1u32<<31)-1));
    }

    #[test]
    fn test_truncate_to_field() {
        assert_eq!(Ok(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8)),
                   MixMachine::truncate_to_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8), 8*0 + 5));

        assert_eq!(Err(MixMachineErr{message: format!("Field specification {} has L=6. Must have L<=5.", 8*6 + 5)}),
                   MixMachine::truncate_to_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8), 8*6 + 5));

        assert_eq!(Err(MixMachineErr{message: format!("Field specification {} has R=6. Must have R<=5.", 8*0 + 6)}),
                   MixMachine::truncate_to_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8), 8*0 + 6));

        assert_eq!(Err(MixMachineErr{message: format!("Field specification {} has L=4, R=3. Must have L<=R.", 8*4 + 3)}),
                   MixMachine::truncate_to_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8), 8*4 + 3));


        assert_eq!(Ok(make_word(true, 1u8, 2u8, 3u8, 4u8, 5u8)),
                   MixMachine::truncate_to_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8), 8*1 + 5));
        assert_eq!(Ok(make_word(true, 1u8, 2u8, 3u8, 4u8, 5u8)),
                   MixMachine::truncate_to_field(make_word(true,  1u8, 2u8, 3u8, 4u8, 5u8), 8*1 + 5));

        assert_eq!(Ok(make_word(true, 0u8, 0u8, 3u8, 4u8, 5u8)),
                   MixMachine::truncate_to_field(make_word(true,  1u8, 2u8, 3u8, 4u8, 5u8), 8*3 + 5));

        assert_eq!(Ok(make_word(false, 0u8, 0u8, 1u8, 2u8, 3u8)),
                   MixMachine::truncate_to_field(make_word(false,  1u8, 2u8, 3u8, 4u8, 5u8), 8*0 + 3));

        assert_eq!(Ok(make_word(true, 0u8, 0u8, 0u8, 0u8, 4u8)),
                   MixMachine::truncate_to_field(make_word(false,  1u8, 2u8, 3u8, 4u8, 5u8), 8*4 + 4));

        assert_eq!(Ok(make_word(false, 0u8, 0u8, 0u8, 0u8, 0u8)),
                   MixMachine::truncate_to_field(make_word(false,  1u8, 2u8, 3u8, 4u8, 5u8), 8*0 + 0));

        assert_eq!(Ok(make_word(true, 0u8, 0u8, 0u8, 0u8, 1u8)),
                   MixMachine::truncate_to_field(make_word(false,  1u8, 2u8, 3u8, 4u8, 5u8), 8*1 + 1));
    }

    #[test]
    fn test_embed_from_field() {
        assert_eq!(Ok(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8)),
                   MixMachine::embed_from_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8 ),
                                                make_word(false, 6u8, 7u8, 8u8, 9u8, 10u8),
                                                8*0 + 5));

        assert_eq!(Ok(make_word(false, 6u8, 3u8, 4u8, 5u8, 10u8)),
                   MixMachine::embed_from_field(make_word(false, 1u8, 2u8, 3u8, 4u8, 5u8 ),
                                                make_word(false, 6u8, 7u8, 8u8, 9u8, 10u8),
                                                8*2 + 4));

        assert_eq!(Ok(make_word(true, 4u8, 5u8, 8u8, 9u8, 10u8)),
                   MixMachine::embed_from_field(make_word(true,  1u8, 2u8, 3u8, 4u8, 5u8 ),
                                                make_word(false, 6u8, 7u8, 8u8, 9u8, 10u8),
                                                8*0 + 2));
    }

    #[test]
    fn test_reg32_to_reg16() {
        assert_eq!(MixMachine::reg32_to_reg16(make_word(true,  0u8, 0u8, 0u8, 2u8, 5u8)), Ok((5u16 + (2u16 << 6) + (0u16 << 12))));
        assert_eq!(MixMachine::reg32_to_reg16(make_word(false, 0u8, 0u8, 0u8, 2u8, 5u8)), Ok((5u16 + (2u16 << 6) + (1u16 << 12))));
    }
        

    #[test]
    fn test_reg32_to_i32() {
        assert_eq!(MixMachine::reg32_to_i32(make_word(true, 0u8, 0u8, 0u8, 0u8, 1u8)), 1i32);
        assert_eq!(MixMachine::reg32_to_i32(make_word(true, 1u8, 0u8, 0u8, 0u8, 10u8)), ((1i32 << 24) + 10i32));
        assert_eq!(MixMachine::reg32_to_i32(make_word(false, 0u8, 0u8, 0u8, 0u8, 1u8)), -1i32);
        assert_eq!(MixMachine::reg32_to_i32(make_word(false, 1u8, 0u8, 0u8, 0u8, 10u8)), -1i32*((1i32 << 24) + 10i32));
    }

    #[test]
    fn test_i32_to_reg32() {
        assert_eq!(MixMachine::i32_to_reg32(0i32), 0u32);
        assert_eq!(MixMachine::i32_to_reg32(10i32), 10u32);
        assert_eq!(MixMachine::i32_to_reg32((1i32 << 30) - 1i32), (1u32 << 30) - 1u32);
        assert_eq!(MixMachine::i32_to_reg32(-1i32), (1u32 << 30) + 1u32);
    }
}
