Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 9ea45a19771346ac9722d4987136c0f1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot ColorConverter_TB_behav xil_defaultlib.ColorConverter_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture colorconverter_arch of entity xil_defaultlib.ColorConverter [colorconverter_default]
Compiling architecture colorconverter_tb_arch of entity xil_defaultlib.colorconverter_tb
Built simulation snapshot ColorConverter_TB_behav
