lib_name: adc_sar_templates
cell_name: space_dcap
pins: [ "VDD", "VSS" ]
instances:
  IDCAP0:
    lib_name: logic_templates
    cell_name: dcap2
    instpins:
      VSS:
        direction: inputOutput
        net_name: "VSS"
        num_bits: 1
      VDD:
        direction: inputOutput
        net_name: "VDD"
        num_bits: 1
  PIN1:
    lib_name: basic
    cell_name: iopin
    instpins: {}
  PIN0:
    lib_name: basic
    cell_name: iopin
    instpins: {}
