<h1 style="text-align: center">Verilog, System Verilog, TCL 语法笔记</h1>

--------------------------------
# 1. 工具
- VS Code + 插件: Markdown Preview Enhanced

--------------------------------
# 2. TODO:

## 2.1. Verilog
- [x] 整理完成
- [ ] 持续优化

## 2.2. TCL
- [x] 整理完成
- [ ] 持续优化

## 2.3. System Verilog
- [ ] 接口: interface ... endinterface, modport, import, export, clocking ... endclocking, global, forkjoin
- [ ] class
- [ ] ...

