# Generated by vmake version 2.2

# Define path to each library
LIB_SV_STD = /nfs/guille/a2/rh80apps/mti/6.6a/modeltech/linux/../sv_std
LIB_WORK = work

# Define path to each design unit
SV_STD__std = $(LIB_SV_STD)/std/_primary.dat
WORK__XOR3X2 = $(LIB_WORK)/@x@o@r3@x2/_primary.dat
WORK__XOR3X1 = $(LIB_WORK)/@x@o@r3@x1/_primary.dat
WORK__XOR2X2 = $(LIB_WORK)/@x@o@r2@x2/_primary.dat
WORK__XOR2X1 = $(LIB_WORK)/@x@o@r2@x1/_primary.dat
WORK__XNOR3X2 = $(LIB_WORK)/@x@n@o@r3@x2/_primary.dat
WORK__XNOR3X1 = $(LIB_WORK)/@x@n@o@r3@x1/_primary.dat
WORK__XNOR2X2 = $(LIB_WORK)/@x@n@o@r2@x2/_primary.dat
WORK__XNOR2X1 = $(LIB_WORK)/@x@n@o@r2@x1/_primary.dat
WORK__TNBUFFHX8 = $(LIB_WORK)/@t@n@b@u@f@f@h@x8/_primary.dat
WORK__TNBUFFHX4 = $(LIB_WORK)/@t@n@b@u@f@f@h@x4/_primary.dat
WORK__TNBUFFHX32 = $(LIB_WORK)/@t@n@b@u@f@f@h@x32/_primary.dat
WORK__TNBUFFHX2 = $(LIB_WORK)/@t@n@b@u@f@f@h@x2/_primary.dat
WORK__TNBUFFHX16 = $(LIB_WORK)/@t@n@b@u@f@f@h@x16/_primary.dat
WORK__TNBUFFHX1 = $(LIB_WORK)/@t@n@b@u@f@f@h@x1/_primary.dat
WORK__SDFFX2 = $(LIB_WORK)/@s@d@f@f@x2/_primary.dat
WORK__SDFFX1 = $(LIB_WORK)/@s@d@f@f@x1/_primary.dat
WORK__SDFFSSRX2 = $(LIB_WORK)/@s@d@f@f@s@s@r@x2/_primary.dat
WORK__SDFFSSRX1 = $(LIB_WORK)/@s@d@f@f@s@s@r@x1/_primary.dat
WORK__SDFFNX2 = $(LIB_WORK)/@s@d@f@f@n@x2/_primary.dat
WORK__SDFFNX1 = $(LIB_WORK)/@s@d@f@f@n@x1/_primary.dat
WORK__SDFFNASX2 = $(LIB_WORK)/@s@d@f@f@n@a@s@x2/_primary.dat
WORK__SDFFNASX1 = $(LIB_WORK)/@s@d@f@f@n@a@s@x1/_primary.dat
WORK__SDFFNASRX2 = $(LIB_WORK)/@s@d@f@f@n@a@s@r@x2/_primary.dat
WORK__SDFFNASRX1 = $(LIB_WORK)/@s@d@f@f@n@a@s@r@x1/_primary.dat
WORK__SDFFNARX2 = $(LIB_WORK)/@s@d@f@f@n@a@r@x2/_primary.dat
WORK__SDFFNARX1 = $(LIB_WORK)/@s@d@f@f@n@a@r@x1/_primary.dat
WORK__SDFFASX2 = $(LIB_WORK)/@s@d@f@f@a@s@x2/_primary.dat
WORK__SDFFASX1 = $(LIB_WORK)/@s@d@f@f@a@s@x1/_primary.dat
WORK__SDFFASRX2 = $(LIB_WORK)/@s@d@f@f@a@s@r@x2/_primary.dat
WORK__SDFFASRX1 = $(LIB_WORK)/@s@d@f@f@a@s@r@x1/_primary.dat
WORK__SDFFASRSX2 = $(LIB_WORK)/@s@d@f@f@a@s@r@s@x2/_primary.dat
WORK__SDFFASRSX1 = $(LIB_WORK)/@s@d@f@f@a@s@r@s@x1/_primary.dat
WORK__SDFFARX2 = $(LIB_WORK)/@s@d@f@f@a@r@x2/_primary.dat
WORK__SDFFARX1 = $(LIB_WORK)/@s@d@f@f@a@r@x1/_primary.dat
WORK__s_sdffx2_Q = $(LIB_WORK)/s_sdffx2_@q/_primary.dat
WORK__s_sdffx1_Q = $(LIB_WORK)/s_sdffx1_@q/_primary.dat
WORK__s_sdffssrx2_Q = $(LIB_WORK)/s_sdffssrx2_@q/_primary.dat
WORK__s_sdffssrx1_Q = $(LIB_WORK)/s_sdffssrx1_@q/_primary.dat
WORK__s_sdffnx2_Q = $(LIB_WORK)/s_sdffnx2_@q/_primary.dat
WORK__s_sdffnx1_Q = $(LIB_WORK)/s_sdffnx1_@q/_primary.dat
WORK__s_sdffnasx2_Q = $(LIB_WORK)/s_sdffnasx2_@q/_primary.dat
WORK__s_sdffnasx1_Q = $(LIB_WORK)/s_sdffnasx1_@q/_primary.dat
WORK__s_sdffnasrx2_QN = $(LIB_WORK)/s_sdffnasrx2_@q@n/_primary.dat
WORK__s_sdffnasrx2_Q = $(LIB_WORK)/s_sdffnasrx2_@q/_primary.dat
WORK__s_sdffnasrx1_QN = $(LIB_WORK)/s_sdffnasrx1_@q@n/_primary.dat
WORK__s_sdffnasrx1_Q = $(LIB_WORK)/s_sdffnasrx1_@q/_primary.dat
WORK__s_sdffnarx2_Q = $(LIB_WORK)/s_sdffnarx2_@q/_primary.dat
WORK__s_sdffnarx1_Q = $(LIB_WORK)/s_sdffnarx1_@q/_primary.dat
WORK__s_sdffasx2_Q = $(LIB_WORK)/s_sdffasx2_@q/_primary.dat
WORK__s_sdffasx1_Q = $(LIB_WORK)/s_sdffasx1_@q/_primary.dat
WORK__s_sdffasrx2_QN = $(LIB_WORK)/s_sdffasrx2_@q@n/_primary.dat
WORK__s_sdffasrx2_Q = $(LIB_WORK)/s_sdffasrx2_@q/_primary.dat
WORK__s_sdffasrx1_QN = $(LIB_WORK)/s_sdffasrx1_@q@n/_primary.dat
WORK__s_sdffasrx1_Q = $(LIB_WORK)/s_sdffasrx1_@q/_primary.dat
WORK__s_sdffasrsx2_S0 = $(LIB_WORK)/s_sdffasrsx2_@s0/_primary.dat
WORK__s_sdffasrsx2_QN = $(LIB_WORK)/s_sdffasrsx2_@q@n/_primary.dat
WORK__s_sdffasrsx2_Q = $(LIB_WORK)/s_sdffasrsx2_@q/_primary.dat
WORK__s_sdffasrsx1_S0 = $(LIB_WORK)/s_sdffasrsx1_@s0/_primary.dat
WORK__s_sdffasrsx1_QN = $(LIB_WORK)/s_sdffasrsx1_@q@n/_primary.dat
WORK__s_sdffasrsx1_Q = $(LIB_WORK)/s_sdffasrsx1_@q/_primary.dat
WORK__s_sdffarx2_Q = $(LIB_WORK)/s_sdffarx2_@q/_primary.dat
WORK__s_sdffarx1_Q = $(LIB_WORK)/s_sdffarx1_@q/_primary.dat
WORK__s_rsdffx2_Q = $(LIB_WORK)/s_rsdffx2_@q/_primary.dat
WORK__s_rsdffx1_Q = $(LIB_WORK)/s_rsdffx1_@q/_primary.dat
WORK__s_rsdffnx2_Q = $(LIB_WORK)/s_rsdffnx2_@q/_primary.dat
WORK__s_rsdffnx1_Q = $(LIB_WORK)/s_rsdffnx1_@q/_primary.dat
WORK__s_RDFFX2_Q = $(LIB_WORK)/s_@r@d@f@f@x2_@q/_primary.dat
WORK__s_rdffx1_Q = $(LIB_WORK)/s_rdffx1_@q/_primary.dat
WORK__s_rdffnx2_Q = $(LIB_WORK)/s_rdffnx2_@q/_primary.dat
WORK__s_rdffnx1_Q = $(LIB_WORK)/s_rdffnx1_@q/_primary.dat
WORK__s_mux41x2 = $(LIB_WORK)/s_mux41x2/_primary.dat
WORK__s_mux41x1 = $(LIB_WORK)/s_mux41x1/_primary.dat
WORK__s_mux21x2 = $(LIB_WORK)/s_mux21x2/_primary.dat
WORK__s_mux21x1 = $(LIB_WORK)/s_mux21x1/_primary.dat
WORK__s_latchx2 = $(LIB_WORK)/s_latchx2/_primary.dat
WORK__s_latchx1 = $(LIB_WORK)/s_latchx1/_primary.dat
WORK__s_lasx2 = $(LIB_WORK)/s_lasx2/_primary.dat
WORK__s_lasx1 = $(LIB_WORK)/s_lasx1/_primary.dat
WORK__s_lasrx2 = $(LIB_WORK)/s_lasrx2/_primary.dat
WORK__s_lasrx1 = $(LIB_WORK)/s_lasrx1/_primary.dat
WORK__s_lasrqx2 = $(LIB_WORK)/s_lasrqx2/_primary.dat
WORK__s_lasrqx1 = $(LIB_WORK)/s_lasrqx1/_primary.dat
WORK__s_lasrnx2 = $(LIB_WORK)/s_lasrnx2/_primary.dat
WORK__s_lasrnx1 = $(LIB_WORK)/s_lasrnx1/_primary.dat
WORK__s_larx2 = $(LIB_WORK)/s_larx2/_primary.dat
WORK__s_larx1 = $(LIB_WORK)/s_larx1/_primary.dat
WORK__s_faddx2_S = $(LIB_WORK)/s_faddx2_@s/_primary.dat
WORK__s_faddx2_CO = $(LIB_WORK)/s_faddx2_@c@o/_primary.dat
WORK__s_faddx1_S = $(LIB_WORK)/s_faddx1_@s/_primary.dat
WORK__s_faddx1_CO = $(LIB_WORK)/s_faddx1_@c@o/_primary.dat
WORK__s_dffx2_Q = $(LIB_WORK)/s_dffx2_@q/_primary.dat
WORK__s_dffx1_Q = $(LIB_WORK)/s_dffx1_@q/_primary.dat
WORK__s_dffssrx2_Q = $(LIB_WORK)/s_dffssrx2_@q/_primary.dat
WORK__s_dffssrx1_Q = $(LIB_WORK)/s_dffssrx1_@q/_primary.dat
WORK__s_dffnx2_Q = $(LIB_WORK)/s_dffnx2_@q/_primary.dat
WORK__s_dffnx1_Q = $(LIB_WORK)/s_dffnx1_@q/_primary.dat
WORK__s_dffnasx2_Q = $(LIB_WORK)/s_dffnasx2_@q/_primary.dat
WORK__s_dffnasx1_Q = $(LIB_WORK)/s_dffnasx1_@q/_primary.dat
WORK__s_dffnasrx2_QN = $(LIB_WORK)/s_dffnasrx2_@q@n/_primary.dat
WORK__s_dffnasrx2_Q = $(LIB_WORK)/s_dffnasrx2_@q/_primary.dat
WORK__s_dffnasrx1_QN = $(LIB_WORK)/s_dffnasrx1_@q@n/_primary.dat
WORK__s_dffnasrx1_Q = $(LIB_WORK)/s_dffnasrx1_@q/_primary.dat
WORK__s_dffnasrqx2 = $(LIB_WORK)/s_dffnasrqx2/_primary.dat
WORK__s_dffnasrqx1 = $(LIB_WORK)/s_dffnasrqx1/_primary.dat
WORK__s_dffnasrnx2 = $(LIB_WORK)/s_dffnasrnx2/_primary.dat
WORK__s_dffnasrnx1 = $(LIB_WORK)/s_dffnasrnx1/_primary.dat
WORK__s_dffnarx2_Q = $(LIB_WORK)/s_dffnarx2_@q/_primary.dat
WORK__s_dffnarx1_Q = $(LIB_WORK)/s_dffnarx1_@q/_primary.dat
WORK__s_dffasx2_Q = $(LIB_WORK)/s_dffasx2_@q/_primary.dat
WORK__s_dffasx1_Q = $(LIB_WORK)/s_dffasx1_@q/_primary.dat
WORK__s_dffasrx2_QN = $(LIB_WORK)/s_dffasrx2_@q@n/_primary.dat
WORK__s_dffasrx2_Q = $(LIB_WORK)/s_dffasrx2_@q/_primary.dat
WORK__s_dffasrx1_QN = $(LIB_WORK)/s_dffasrx1_@q@n/_primary.dat
WORK__s_dffasrx1_Q = $(LIB_WORK)/s_dffasrx1_@q/_primary.dat
WORK__s_dffarx2_Q = $(LIB_WORK)/s_dffarx2_@q/_primary.dat
WORK__s_dffarx1_Q = $(LIB_WORK)/s_dffarx1_@q/_primary.dat
WORK__s_dec24x2_Q3 = $(LIB_WORK)/s_dec24x2_@q3/_primary.dat
WORK__s_dec24x2_Q2 = $(LIB_WORK)/s_dec24x2_@q2/_primary.dat
WORK__s_dec24x2_Q1 = $(LIB_WORK)/s_dec24x2_@q1/_primary.dat
WORK__s_dec24x2_Q0 = $(LIB_WORK)/s_dec24x2_@q0/_primary.dat
WORK__s_dec24x1_Q3 = $(LIB_WORK)/s_dec24x1_@q3/_primary.dat
WORK__s_dec24x1_Q2 = $(LIB_WORK)/s_dec24x1_@q2/_primary.dat
WORK__s_dec24x1_Q1 = $(LIB_WORK)/s_dec24x1_@q1/_primary.dat
WORK__s_dec24x1_Q0 = $(LIB_WORK)/s_dec24x1_@q0/_primary.dat
WORK__s_cglppsx8 = $(LIB_WORK)/s_cglppsx8/_primary.dat
WORK__s_cglppsx4 = $(LIB_WORK)/s_cglppsx4/_primary.dat
WORK__s_cglppsx2 = $(LIB_WORK)/s_cglppsx2/_primary.dat
WORK__s_cglppsx16 = $(LIB_WORK)/s_cglppsx16/_primary.dat
WORK__s_cglpprx8 = $(LIB_WORK)/s_cglpprx8/_primary.dat
WORK__s_cglpprx2 = $(LIB_WORK)/s_cglpprx2/_primary.dat
WORK__s_cglnpsx8 = $(LIB_WORK)/s_cglnpsx8/_primary.dat
WORK__s_cglnpsx4 = $(LIB_WORK)/s_cglnpsx4/_primary.dat
WORK__s_cglnpsx2 = $(LIB_WORK)/s_cglnpsx2/_primary.dat
WORK__s_cglnpsx16 = $(LIB_WORK)/s_cglnpsx16/_primary.dat
WORK__s_cglnprx8 = $(LIB_WORK)/s_cglnprx8/_primary.dat
WORK__s_cglnprx2 = $(LIB_WORK)/s_cglnprx2/_primary.dat
WORK__s_aodffnarx2_Q = $(LIB_WORK)/s_aodffnarx2_@q/_primary.dat
WORK__s_aodffnarx1_Q = $(LIB_WORK)/s_aodffnarx1_@q/_primary.dat
WORK__s_aodffarx2_Q = $(LIB_WORK)/s_aodffarx2_@q/_primary.dat
WORK__s_aodffarx1_Q = $(LIB_WORK)/s_aodffarx1_@q/_primary.dat
WORK__RSDFFX2 = $(LIB_WORK)/@r@s@d@f@f@x2/_primary.dat
WORK__RSDFFX1 = $(LIB_WORK)/@r@s@d@f@f@x1/_primary.dat
WORK__rsdffnx2 = $(LIB_WORK)/rsdffnx2/_primary.dat
WORK__rsdffnx1 = $(LIB_WORK)/rsdffnx1/_primary.dat
WORK__RDFFX2 = $(LIB_WORK)/@r@d@f@f@x2/_primary.dat
WORK__RDFFX1 = $(LIB_WORK)/@r@d@f@f@x1/_primary.dat
WORK__RDFFNX2 = $(LIB_WORK)/@r@d@f@f@n@x2/_primary.dat
WORK__RDFFNX1 = $(LIB_WORK)/@r@d@f@f@n@x1/_primary.dat
WORK__OR4X4 = $(LIB_WORK)/@o@r4@x4/_primary.dat
WORK__OR4X2 = $(LIB_WORK)/@o@r4@x2/_primary.dat
WORK__OR4X1 = $(LIB_WORK)/@o@r4@x1/_primary.dat
WORK__OR3X4 = $(LIB_WORK)/@o@r3@x4/_primary.dat
WORK__OR3X2 = $(LIB_WORK)/@o@r3@x2/_primary.dat
WORK__OR3X1 = $(LIB_WORK)/@o@r3@x1/_primary.dat
WORK__OR2X4 = $(LIB_WORK)/@o@r2@x4/_primary.dat
WORK__OR2X2 = $(LIB_WORK)/@o@r2@x2/_primary.dat
WORK__OR2X1 = $(LIB_WORK)/@o@r2@x1/_primary.dat
WORK__OAI22X2 = $(LIB_WORK)/@o@a@i22@x2/_primary.dat
WORK__OAI22X1 = $(LIB_WORK)/@o@a@i22@x1/_primary.dat
WORK__OAI222X2 = $(LIB_WORK)/@o@a@i222@x2/_primary.dat
WORK__OAI222X1 = $(LIB_WORK)/@o@a@i222@x1/_primary.dat
WORK__OAI221X2 = $(LIB_WORK)/@o@a@i221@x2/_primary.dat
WORK__OAI221X1 = $(LIB_WORK)/@o@a@i221@x1/_primary.dat
WORK__OAI21X2 = $(LIB_WORK)/@o@a@i21@x2/_primary.dat
WORK__OAI21X1 = $(LIB_WORK)/@o@a@i21@x1/_primary.dat
WORK__OA22X2 = $(LIB_WORK)/@o@a22@x2/_primary.dat
WORK__OA22X1 = $(LIB_WORK)/@o@a22@x1/_primary.dat
WORK__OA222X2 = $(LIB_WORK)/@o@a222@x2/_primary.dat
WORK__OA222X1 = $(LIB_WORK)/@o@a222@x1/_primary.dat
WORK__OA221X2 = $(LIB_WORK)/@o@a221@x2/_primary.dat
WORK__OA221X1 = $(LIB_WORK)/@o@a221@x1/_primary.dat
WORK__OA21X2 = $(LIB_WORK)/@o@a21@x2/_primary.dat
WORK__OA21X1 = $(LIB_WORK)/@o@a21@x1/_primary.dat
WORK__NOR4X1 = $(LIB_WORK)/@n@o@r4@x1/_primary.dat
WORK__NOR4X0 = $(LIB_WORK)/@n@o@r4@x0/_primary.dat
WORK__NOR3X4 = $(LIB_WORK)/@n@o@r3@x4/_primary.dat
WORK__NOR3X2 = $(LIB_WORK)/@n@o@r3@x2/_primary.dat
WORK__NOR3X1 = $(LIB_WORK)/@n@o@r3@x1/_primary.dat
WORK__NOR3X0 = $(LIB_WORK)/@n@o@r3@x0/_primary.dat
WORK__NOR2X4 = $(LIB_WORK)/@n@o@r2@x4/_primary.dat
WORK__NOR2X2 = $(LIB_WORK)/@n@o@r2@x2/_primary.dat
WORK__NOR2X1 = $(LIB_WORK)/@n@o@r2@x1/_primary.dat
WORK__NOR2X0 = $(LIB_WORK)/@n@o@r2@x0/_primary.dat
WORK__NBUFFX8 = $(LIB_WORK)/@n@b@u@f@f@x8/_primary.dat
WORK__NBUFFX4 = $(LIB_WORK)/@n@b@u@f@f@x4/_primary.dat
WORK__NBUFFX32 = $(LIB_WORK)/@n@b@u@f@f@x32/_primary.dat
WORK__NBUFFX2 = $(LIB_WORK)/@n@b@u@f@f@x2/_primary.dat
WORK__NBUFFX16 = $(LIB_WORK)/@n@b@u@f@f@x16/_primary.dat
WORK__NAND4X1 = $(LIB_WORK)/@n@a@n@d4@x1/_primary.dat
WORK__NAND4X0 = $(LIB_WORK)/@n@a@n@d4@x0/_primary.dat
WORK__NAND3X4 = $(LIB_WORK)/@n@a@n@d3@x4/_primary.dat
WORK__NAND3X2 = $(LIB_WORK)/@n@a@n@d3@x2/_primary.dat
WORK__NAND3X1 = $(LIB_WORK)/@n@a@n@d3@x1/_primary.dat
WORK__NAND3X0 = $(LIB_WORK)/@n@a@n@d3@x0/_primary.dat
WORK__NAND2X4 = $(LIB_WORK)/@n@a@n@d2@x4/_primary.dat
WORK__NAND2X2 = $(LIB_WORK)/@n@a@n@d2@x2/_primary.dat
WORK__NAND2X1 = $(LIB_WORK)/@n@a@n@d2@x1/_primary.dat
WORK__NAND2X0 = $(LIB_WORK)/@n@a@n@d2@x0/_primary.dat
WORK__MUX41X2 = $(LIB_WORK)/@m@u@x41@x2/_primary.dat
WORK__MUX41X1 = $(LIB_WORK)/@m@u@x41@x1/_primary.dat
WORK__MUX21X2 = $(LIB_WORK)/@m@u@x21@x2/_primary.dat
WORK__MUX21X1 = $(LIB_WORK)/@m@u@x21@x1/_primary.dat
WORK__LSUPX8 = $(LIB_WORK)/@l@s@u@p@x8/_primary.dat
WORK__LSUPX4 = $(LIB_WORK)/@l@s@u@p@x4/_primary.dat
WORK__LSUPX2 = $(LIB_WORK)/@l@s@u@p@x2/_primary.dat
WORK__LSUPX1 = $(LIB_WORK)/@l@s@u@p@x1/_primary.dat
WORK__LSUPENX8 = $(LIB_WORK)/@l@s@u@p@e@n@x8/_primary.dat
WORK__LSUPENX4 = $(LIB_WORK)/@l@s@u@p@e@n@x4/_primary.dat
WORK__LSUPENX2 = $(LIB_WORK)/@l@s@u@p@e@n@x2/_primary.dat
WORK__LSUPENX1 = $(LIB_WORK)/@l@s@u@p@e@n@x1/_primary.dat
WORK__LSDNX8 = $(LIB_WORK)/@l@s@d@n@x8/_primary.dat
WORK__LSDNX4 = $(LIB_WORK)/@l@s@d@n@x4/_primary.dat
WORK__LSDNX2 = $(LIB_WORK)/@l@s@d@n@x2/_primary.dat
WORK__LSDNX1 = $(LIB_WORK)/@l@s@d@n@x1/_primary.dat
WORK__LSDNENX8 = $(LIB_WORK)/@l@s@d@n@e@n@x8/_primary.dat
WORK__LSDNENX4 = $(LIB_WORK)/@l@s@d@n@e@n@x4/_primary.dat
WORK__LSDNENX2 = $(LIB_WORK)/@l@s@d@n@e@n@x2/_primary.dat
WORK__LSDNENX1 = $(LIB_WORK)/@l@s@d@n@e@n@x1/_primary.dat
WORK__LNANDX2 = $(LIB_WORK)/@l@n@a@n@d@x2/_primary.dat
WORK__LNANDX1 = $(LIB_WORK)/@l@n@a@n@d@x1/_primary.dat
WORK__LATCHX2 = $(LIB_WORK)/@l@a@t@c@h@x2/_primary.dat
WORK__LATCHX1 = $(LIB_WORK)/@l@a@t@c@h@x1/_primary.dat
WORK__LASX2 = $(LIB_WORK)/@l@a@s@x2/_primary.dat
WORK__LASX1 = $(LIB_WORK)/@l@a@s@x1/_primary.dat
WORK__LASRX2 = $(LIB_WORK)/@l@a@s@r@x2/_primary.dat
WORK__LASRX1 = $(LIB_WORK)/@l@a@s@r@x1/_primary.dat
WORK__LASRQX2 = $(LIB_WORK)/@l@a@s@r@q@x2/_primary.dat
WORK__LASRQX1 = $(LIB_WORK)/@l@a@s@r@q@x1/_primary.dat
WORK__LASRNX2 = $(LIB_WORK)/@l@a@s@r@n@x2/_primary.dat
WORK__LASRNX1 = $(LIB_WORK)/@l@a@s@r@n@x1/_primary.dat
WORK__LARX2 = $(LIB_WORK)/@l@a@r@x2/_primary.dat
WORK__LARX1 = $(LIB_WORK)/@l@a@r@x1/_primary.dat
WORK__ISOLORX8 = $(LIB_WORK)/@i@s@o@l@o@r@x8/_primary.dat
WORK__ISOLORX4 = $(LIB_WORK)/@i@s@o@l@o@r@x4/_primary.dat
WORK__ISOLORX2 = $(LIB_WORK)/@i@s@o@l@o@r@x2/_primary.dat
WORK__ISOLORX1 = $(LIB_WORK)/@i@s@o@l@o@r@x1/_primary.dat
WORK__ISOLANDX8 = $(LIB_WORK)/@i@s@o@l@a@n@d@x8/_primary.dat
WORK__ISOLANDX4 = $(LIB_WORK)/@i@s@o@l@a@n@d@x4/_primary.dat
WORK__ISOLANDX2 = $(LIB_WORK)/@i@s@o@l@a@n@d@x2/_primary.dat
WORK__ISOLANDX1 = $(LIB_WORK)/@i@s@o@l@a@n@d@x1/_primary.dat
WORK__INVX8 = $(LIB_WORK)/@i@n@v@x8/_primary.dat
WORK__INVX4 = $(LIB_WORK)/@i@n@v@x4/_primary.dat
WORK__INVX32 = $(LIB_WORK)/@i@n@v@x32/_primary.dat
WORK__INVX2 = $(LIB_WORK)/@i@n@v@x2/_primary.dat
WORK__INVX16 = $(LIB_WORK)/@i@n@v@x16/_primary.dat
WORK__INVX1 = $(LIB_WORK)/@i@n@v@x1/_primary.dat
WORK__INVX0 = $(LIB_WORK)/@i@n@v@x0/_primary.dat
WORK__IBUFFX8 = $(LIB_WORK)/@i@b@u@f@f@x8/_primary.dat
WORK__IBUFFX4 = $(LIB_WORK)/@i@b@u@f@f@x4/_primary.dat
WORK__IBUFFX32 = $(LIB_WORK)/@i@b@u@f@f@x32/_primary.dat
WORK__IBUFFX2 = $(LIB_WORK)/@i@b@u@f@f@x2/_primary.dat
WORK__IBUFFX16 = $(LIB_WORK)/@i@b@u@f@f@x16/_primary.dat
WORK__HADDX2 = $(LIB_WORK)/@h@a@d@d@x2/_primary.dat
WORK__HADDX1 = $(LIB_WORK)/@h@a@d@d@x1/_primary.dat
WORK__FADDX2 = $(LIB_WORK)/@f@a@d@d@x2/_primary.dat
WORK__FADDX1 = $(LIB_WORK)/@f@a@d@d@x1/_primary.dat
WORK__fadder = $(LIB_WORK)/fadder/_primary.dat
WORK__DFFX2 = $(LIB_WORK)/@d@f@f@x2/_primary.dat
WORK__DFFX1 = $(LIB_WORK)/@d@f@f@x1/_primary.dat
WORK__DFFSSRX2 = $(LIB_WORK)/@d@f@f@s@s@r@x2/_primary.dat
WORK__DFFSSRX1 = $(LIB_WORK)/@d@f@f@s@s@r@x1/_primary.dat
WORK__DFFNX2 = $(LIB_WORK)/@d@f@f@n@x2/_primary.dat
WORK__DFFNX1 = $(LIB_WORK)/@d@f@f@n@x1/_primary.dat
WORK__DFFNASX2 = $(LIB_WORK)/@d@f@f@n@a@s@x2/_primary.dat
WORK__DFFNASX1 = $(LIB_WORK)/@d@f@f@n@a@s@x1/_primary.dat
WORK__DFFNASRX2 = $(LIB_WORK)/@d@f@f@n@a@s@r@x2/_primary.dat
WORK__DFFNASRX1 = $(LIB_WORK)/@d@f@f@n@a@s@r@x1/_primary.dat
WORK__DFFNASRQX2 = $(LIB_WORK)/@d@f@f@n@a@s@r@q@x2/_primary.dat
WORK__DFFNASRQX1 = $(LIB_WORK)/@d@f@f@n@a@s@r@q@x1/_primary.dat
WORK__DFFNASRNX2 = $(LIB_WORK)/@d@f@f@n@a@s@r@n@x2/_primary.dat
WORK__DFFNASRNX1 = $(LIB_WORK)/@d@f@f@n@a@s@r@n@x1/_primary.dat
WORK__DFFNARX2 = $(LIB_WORK)/@d@f@f@n@a@r@x2/_primary.dat
WORK__DFFNARX1 = $(LIB_WORK)/@d@f@f@n@a@r@x1/_primary.dat
WORK__DFFASX2 = $(LIB_WORK)/@d@f@f@a@s@x2/_primary.dat
WORK__DFFASX1 = $(LIB_WORK)/@d@f@f@a@s@x1/_primary.dat
WORK__DFFASRX2 = $(LIB_WORK)/@d@f@f@a@s@r@x2/_primary.dat
WORK__DFFASRX1 = $(LIB_WORK)/@d@f@f@a@s@r@x1/_primary.dat
WORK__DFFARX2 = $(LIB_WORK)/@d@f@f@a@r@x2/_primary.dat
WORK__DFFARX1 = $(LIB_WORK)/@d@f@f@a@r@x1/_primary.dat
WORK__DELLN3X2 = $(LIB_WORK)/@d@e@l@l@n3@x2/_primary.dat
WORK__DELLN2X2 = $(LIB_WORK)/@d@e@l@l@n2@x2/_primary.dat
WORK__DELLN1X2 = $(LIB_WORK)/@d@e@l@l@n1@x2/_primary.dat
WORK__DEC24X2 = $(LIB_WORK)/@d@e@c24@x2/_primary.dat
WORK__DEC24X1 = $(LIB_WORK)/@d@e@c24@x1/_primary.dat
WORK__CGLPPSX8 = $(LIB_WORK)/@c@g@l@p@p@s@x8/_primary.dat
WORK__CGLPPSX4 = $(LIB_WORK)/@c@g@l@p@p@s@x4/_primary.dat
WORK__CGLPPSX2 = $(LIB_WORK)/@c@g@l@p@p@s@x2/_primary.dat
WORK__CGLPPSX16 = $(LIB_WORK)/@c@g@l@p@p@s@x16/_primary.dat
WORK__CGLPPRX8 = $(LIB_WORK)/@c@g@l@p@p@r@x8/_primary.dat
WORK__CGLPPRX2 = $(LIB_WORK)/@c@g@l@p@p@r@x2/_primary.dat
WORK__CGLNPSX8 = $(LIB_WORK)/@c@g@l@n@p@s@x8/_primary.dat
WORK__CGLNPSX4 = $(LIB_WORK)/@c@g@l@n@p@s@x4/_primary.dat
WORK__CGLNPSX2 = $(LIB_WORK)/@c@g@l@n@p@s@x2/_primary.dat
WORK__CGLNPSX16 = $(LIB_WORK)/@c@g@l@n@p@s@x16/_primary.dat
WORK__CGLNPRX8 = $(LIB_WORK)/@c@g@l@n@p@r@x8/_primary.dat
WORK__CGLNPRX2 = $(LIB_WORK)/@c@g@l@n@p@r@x2/_primary.dat
WORK__AOINVX4 = $(LIB_WORK)/@a@o@i@n@v@x4/_primary.dat
WORK__AOINVX2 = $(LIB_WORK)/@a@o@i@n@v@x2/_primary.dat
WORK__AOINVX1 = $(LIB_WORK)/@a@o@i@n@v@x1/_primary.dat
WORK__AOI22X2 = $(LIB_WORK)/@a@o@i22@x2/_primary.dat
WORK__AOI22X1 = $(LIB_WORK)/@a@o@i22@x1/_primary.dat
WORK__AOI222X2 = $(LIB_WORK)/@a@o@i222@x2/_primary.dat
WORK__AOI222X1 = $(LIB_WORK)/@a@o@i222@x1/_primary.dat
WORK__AOI221X2 = $(LIB_WORK)/@a@o@i221@x2/_primary.dat
WORK__AOI221X1 = $(LIB_WORK)/@a@o@i221@x1/_primary.dat
WORK__AOI21X2 = $(LIB_WORK)/@a@o@i21@x2/_primary.dat
WORK__AOI21X1 = $(LIB_WORK)/@a@o@i21@x1/_primary.dat
WORK__AODFFNARX2 = $(LIB_WORK)/@a@o@d@f@f@n@a@r@x2/_primary.dat
WORK__AODFFNARX1 = $(LIB_WORK)/@a@o@d@f@f@n@a@r@x1/_primary.dat
WORK__AODFFARX2 = $(LIB_WORK)/@a@o@d@f@f@a@r@x2/_primary.dat
WORK__AODFFARX1 = $(LIB_WORK)/@a@o@d@f@f@a@r@x1/_primary.dat
WORK__AOBUFX4 = $(LIB_WORK)/@a@o@b@u@f@x4/_primary.dat
WORK__AOBUFX2 = $(LIB_WORK)/@a@o@b@u@f@x2/_primary.dat
WORK__AOBUFX1 = $(LIB_WORK)/@a@o@b@u@f@x1/_primary.dat
WORK__AO22X2 = $(LIB_WORK)/@a@o22@x2/_primary.dat
WORK__AO22X1 = $(LIB_WORK)/@a@o22@x1/_primary.dat
WORK__AO222X2 = $(LIB_WORK)/@a@o222@x2/_primary.dat
WORK__AO222X1 = $(LIB_WORK)/@a@o222@x1/_primary.dat
WORK__AO221X2 = $(LIB_WORK)/@a@o221@x2/_primary.dat
WORK__AO221X1 = $(LIB_WORK)/@a@o221@x1/_primary.dat
WORK__AO21X2 = $(LIB_WORK)/@a@o21@x2/_primary.dat
WORK__AO21X1 = $(LIB_WORK)/@a@o21@x1/_primary.dat
WORK__AND4X4 = $(LIB_WORK)/@a@n@d4@x4/_primary.dat
WORK__AND4X2 = $(LIB_WORK)/@a@n@d4@x2/_primary.dat
WORK__AND4X1 = $(LIB_WORK)/@a@n@d4@x1/_primary.dat
WORK__AND3X4 = $(LIB_WORK)/@a@n@d3@x4/_primary.dat
WORK__AND3X2 = $(LIB_WORK)/@a@n@d3@x2/_primary.dat
WORK__AND3X1 = $(LIB_WORK)/@a@n@d3@x1/_primary.dat
WORK__AND2X4 = $(LIB_WORK)/@a@n@d2@x4/_primary.dat
WORK__AND2X2 = $(LIB_WORK)/@a@n@d2@x2/_primary.dat
WORK__AND2X1 = $(LIB_WORK)/@a@n@d2@x1/_primary.dat
WORK__adder8 = $(LIB_WORK)/adder8/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(WORK__XOR3X2) \
    $(WORK__XOR3X1) \
    $(WORK__XOR2X2) \
    $(WORK__XOR2X1) \
    $(WORK__XNOR3X2) \
    $(WORK__XNOR3X1) \
    $(WORK__XNOR2X2) \
    $(WORK__XNOR2X1) \
    $(WORK__TNBUFFHX8) \
    $(WORK__TNBUFFHX4) \
    $(WORK__TNBUFFHX32) \
    $(WORK__TNBUFFHX2) \
    $(WORK__TNBUFFHX16) \
    $(WORK__TNBUFFHX1) \
    $(WORK__SDFFX2) \
    $(WORK__SDFFX1) \
    $(WORK__SDFFSSRX2) \
    $(WORK__SDFFSSRX1) \
    $(WORK__SDFFNX2) \
    $(WORK__SDFFNX1) \
    $(WORK__SDFFNASX2) \
    $(WORK__SDFFNASX1) \
    $(WORK__SDFFNASRX2) \
    $(WORK__SDFFNASRX1) \
    $(WORK__SDFFNARX2) \
    $(WORK__SDFFNARX1) \
    $(WORK__SDFFASX2) \
    $(WORK__SDFFASX1) \
    $(WORK__SDFFASRX2) \
    $(WORK__SDFFASRX1) \
    $(WORK__SDFFASRSX2) \
    $(WORK__SDFFASRSX1) \
    $(WORK__SDFFARX2) \
    $(WORK__SDFFARX1) \
    $(WORK__s_sdffx2_Q) \
    $(WORK__s_sdffx1_Q) \
    $(WORK__s_sdffssrx2_Q) \
    $(WORK__s_sdffssrx1_Q) \
    $(WORK__s_sdffnx2_Q) \
    $(WORK__s_sdffnx1_Q) \
    $(WORK__s_sdffnasx2_Q) \
    $(WORK__s_sdffnasx1_Q) \
    $(WORK__s_sdffnasrx2_QN) \
    $(WORK__s_sdffnasrx2_Q) \
    $(WORK__s_sdffnasrx1_QN) \
    $(WORK__s_sdffnasrx1_Q) \
    $(WORK__s_sdffnarx2_Q) \
    $(WORK__s_sdffnarx1_Q) \
    $(WORK__s_sdffasx2_Q) \
    $(WORK__s_sdffasx1_Q) \
    $(WORK__s_sdffasrx2_QN) \
    $(WORK__s_sdffasrx2_Q) \
    $(WORK__s_sdffasrx1_QN) \
    $(WORK__s_sdffasrx1_Q) \
    $(WORK__s_sdffasrsx2_S0) \
    $(WORK__s_sdffasrsx2_QN) \
    $(WORK__s_sdffasrsx2_Q) \
    $(WORK__s_sdffasrsx1_S0) \
    $(WORK__s_sdffasrsx1_QN) \
    $(WORK__s_sdffasrsx1_Q) \
    $(WORK__s_sdffarx2_Q) \
    $(WORK__s_sdffarx1_Q) \
    $(WORK__s_rsdffx2_Q) \
    $(WORK__s_rsdffx1_Q) \
    $(WORK__s_rsdffnx2_Q) \
    $(WORK__s_rsdffnx1_Q) \
    $(WORK__s_RDFFX2_Q) \
    $(WORK__s_rdffx1_Q) \
    $(WORK__s_rdffnx2_Q) \
    $(WORK__s_rdffnx1_Q) \
    $(WORK__s_mux41x2) \
    $(WORK__s_mux41x1) \
    $(WORK__s_mux21x2) \
    $(WORK__s_mux21x1) \
    $(WORK__s_latchx2) \
    $(WORK__s_latchx1) \
    $(WORK__s_lasx2) \
    $(WORK__s_lasx1) \
    $(WORK__s_lasrx2) \
    $(WORK__s_lasrx1) \
    $(WORK__s_lasrqx2) \
    $(WORK__s_lasrqx1) \
    $(WORK__s_lasrnx2) \
    $(WORK__s_lasrnx1) \
    $(WORK__s_larx2) \
    $(WORK__s_larx1) \
    $(WORK__s_faddx2_S) \
    $(WORK__s_faddx2_CO) \
    $(WORK__s_faddx1_S) \
    $(WORK__s_faddx1_CO) \
    $(WORK__s_dffx2_Q) \
    $(WORK__s_dffx1_Q) \
    $(WORK__s_dffssrx2_Q) \
    $(WORK__s_dffssrx1_Q) \
    $(WORK__s_dffnx2_Q) \
    $(WORK__s_dffnx1_Q) \
    $(WORK__s_dffnasx2_Q) \
    $(WORK__s_dffnasx1_Q) \
    $(WORK__s_dffnasrx2_QN) \
    $(WORK__s_dffnasrx2_Q) \
    $(WORK__s_dffnasrx1_QN) \
    $(WORK__s_dffnasrx1_Q) \
    $(WORK__s_dffnasrqx2) \
    $(WORK__s_dffnasrqx1) \
    $(WORK__s_dffnasrnx2) \
    $(WORK__s_dffnasrnx1) \
    $(WORK__s_dffnarx2_Q) \
    $(WORK__s_dffnarx1_Q) \
    $(WORK__s_dffasx2_Q) \
    $(WORK__s_dffasx1_Q) \
    $(WORK__s_dffasrx2_QN) \
    $(WORK__s_dffasrx2_Q) \
    $(WORK__s_dffasrx1_QN) \
    $(WORK__s_dffasrx1_Q) \
    $(WORK__s_dffarx2_Q) \
    $(WORK__s_dffarx1_Q) \
    $(WORK__s_dec24x2_Q3) \
    $(WORK__s_dec24x2_Q2) \
    $(WORK__s_dec24x2_Q1) \
    $(WORK__s_dec24x2_Q0) \
    $(WORK__s_dec24x1_Q3) \
    $(WORK__s_dec24x1_Q2) \
    $(WORK__s_dec24x1_Q1) \
    $(WORK__s_dec24x1_Q0) \
    $(WORK__s_cglppsx8) \
    $(WORK__s_cglppsx4) \
    $(WORK__s_cglppsx2) \
    $(WORK__s_cglppsx16) \
    $(WORK__s_cglpprx8) \
    $(WORK__s_cglpprx2) \
    $(WORK__s_cglnpsx8) \
    $(WORK__s_cglnpsx4) \
    $(WORK__s_cglnpsx2) \
    $(WORK__s_cglnpsx16) \
    $(WORK__s_cglnprx8) \
    $(WORK__s_cglnprx2) \
    $(WORK__s_aodffnarx2_Q) \
    $(WORK__s_aodffnarx1_Q) \
    $(WORK__s_aodffarx2_Q) \
    $(WORK__s_aodffarx1_Q) \
    $(WORK__RSDFFX2) \
    $(WORK__RSDFFX1) \
    $(WORK__rsdffnx2) \
    $(WORK__rsdffnx1) \
    $(WORK__RDFFX2) \
    $(WORK__RDFFX1) \
    $(WORK__RDFFNX2) \
    $(WORK__RDFFNX1) \
    $(WORK__OR4X4) \
    $(WORK__OR4X2) \
    $(WORK__OR4X1) \
    $(WORK__OR3X4) \
    $(WORK__OR3X2) \
    $(WORK__OR3X1) \
    $(WORK__OR2X4) \
    $(WORK__OR2X2) \
    $(WORK__OR2X1) \
    $(WORK__OAI22X2) \
    $(WORK__OAI22X1) \
    $(WORK__OAI222X2) \
    $(WORK__OAI222X1) \
    $(WORK__OAI221X2) \
    $(WORK__OAI221X1) \
    $(WORK__OAI21X2) \
    $(WORK__OAI21X1) \
    $(WORK__OA22X2) \
    $(WORK__OA22X1) \
    $(WORK__OA222X2) \
    $(WORK__OA222X1) \
    $(WORK__OA221X2) \
    $(WORK__OA221X1) \
    $(WORK__OA21X2) \
    $(WORK__OA21X1) \
    $(WORK__NOR4X1) \
    $(WORK__NOR4X0) \
    $(WORK__NOR3X4) \
    $(WORK__NOR3X2) \
    $(WORK__NOR3X1) \
    $(WORK__NOR3X0) \
    $(WORK__NOR2X4) \
    $(WORK__NOR2X2) \
    $(WORK__NOR2X1) \
    $(WORK__NOR2X0) \
    $(WORK__NBUFFX8) \
    $(WORK__NBUFFX4) \
    $(WORK__NBUFFX32) \
    $(WORK__NBUFFX2) \
    $(WORK__NBUFFX16) \
    $(WORK__NAND4X1) \
    $(WORK__NAND4X0) \
    $(WORK__NAND3X4) \
    $(WORK__NAND3X2) \
    $(WORK__NAND3X1) \
    $(WORK__NAND3X0) \
    $(WORK__NAND2X4) \
    $(WORK__NAND2X2) \
    $(WORK__NAND2X1) \
    $(WORK__NAND2X0) \
    $(WORK__MUX41X2) \
    $(WORK__MUX41X1) \
    $(WORK__MUX21X2) \
    $(WORK__MUX21X1) \
    $(WORK__LSUPX8) \
    $(WORK__LSUPX4) \
    $(WORK__LSUPX2) \
    $(WORK__LSUPX1) \
    $(WORK__LSUPENX8) \
    $(WORK__LSUPENX4) \
    $(WORK__LSUPENX2) \
    $(WORK__LSUPENX1) \
    $(WORK__LSDNX8) \
    $(WORK__LSDNX4) \
    $(WORK__LSDNX2) \
    $(WORK__LSDNX1) \
    $(WORK__LSDNENX8) \
    $(WORK__LSDNENX4) \
    $(WORK__LSDNENX2) \
    $(WORK__LSDNENX1) \
    $(WORK__LNANDX2) \
    $(WORK__LNANDX1) \
    $(WORK__LATCHX2) \
    $(WORK__LATCHX1) \
    $(WORK__LASX2) \
    $(WORK__LASX1) \
    $(WORK__LASRX2) \
    $(WORK__LASRX1) \
    $(WORK__LASRQX2) \
    $(WORK__LASRQX1) \
    $(WORK__LASRNX2) \
    $(WORK__LASRNX1) \
    $(WORK__LARX2) \
    $(WORK__LARX1) \
    $(WORK__ISOLORX8) \
    $(WORK__ISOLORX4) \
    $(WORK__ISOLORX2) \
    $(WORK__ISOLORX1) \
    $(WORK__ISOLANDX8) \
    $(WORK__ISOLANDX4) \
    $(WORK__ISOLANDX2) \
    $(WORK__ISOLANDX1) \
    $(WORK__INVX8) \
    $(WORK__INVX4) \
    $(WORK__INVX32) \
    $(WORK__INVX2) \
    $(WORK__INVX16) \
    $(WORK__INVX1) \
    $(WORK__INVX0) \
    $(WORK__IBUFFX8) \
    $(WORK__IBUFFX4) \
    $(WORK__IBUFFX32) \
    $(WORK__IBUFFX2) \
    $(WORK__IBUFFX16) \
    $(WORK__HADDX2) \
    $(WORK__HADDX1) \
    $(WORK__FADDX2) \
    $(WORK__FADDX1) \
    $(WORK__fadder) \
    $(WORK__DFFX2) \
    $(WORK__DFFX1) \
    $(WORK__DFFSSRX2) \
    $(WORK__DFFSSRX1) \
    $(WORK__DFFNX2) \
    $(WORK__DFFNX1) \
    $(WORK__DFFNASX2) \
    $(WORK__DFFNASX1) \
    $(WORK__DFFNASRX2) \
    $(WORK__DFFNASRX1) \
    $(WORK__DFFNASRQX2) \
    $(WORK__DFFNASRQX1) \
    $(WORK__DFFNASRNX2) \
    $(WORK__DFFNASRNX1) \
    $(WORK__DFFNARX2) \
    $(WORK__DFFNARX1) \
    $(WORK__DFFASX2) \
    $(WORK__DFFASX1) \
    $(WORK__DFFASRX2) \
    $(WORK__DFFASRX1) \
    $(WORK__DFFARX2) \
    $(WORK__DFFARX1) \
    $(WORK__DELLN3X2) \
    $(WORK__DELLN2X2) \
    $(WORK__DELLN1X2) \
    $(WORK__DEC24X2) \
    $(WORK__DEC24X1) \
    $(WORK__CGLPPSX8) \
    $(WORK__CGLPPSX4) \
    $(WORK__CGLPPSX2) \
    $(WORK__CGLPPSX16) \
    $(WORK__CGLPPRX8) \
    $(WORK__CGLPPRX2) \
    $(WORK__CGLNPSX8) \
    $(WORK__CGLNPSX4) \
    $(WORK__CGLNPSX2) \
    $(WORK__CGLNPSX16) \
    $(WORK__CGLNPRX8) \
    $(WORK__CGLNPRX2) \
    $(WORK__AOINVX4) \
    $(WORK__AOINVX2) \
    $(WORK__AOINVX1) \
    $(WORK__AOI22X2) \
    $(WORK__AOI22X1) \
    $(WORK__AOI222X2) \
    $(WORK__AOI222X1) \
    $(WORK__AOI221X2) \
    $(WORK__AOI221X1) \
    $(WORK__AOI21X2) \
    $(WORK__AOI21X1) \
    $(WORK__AODFFNARX2) \
    $(WORK__AODFFNARX1) \
    $(WORK__AODFFARX2) \
    $(WORK__AODFFARX1) \
    $(WORK__AOBUFX4) \
    $(WORK__AOBUFX2) \
    $(WORK__AOBUFX1) \
    $(WORK__AO22X2) \
    $(WORK__AO22X1) \
    $(WORK__AO222X2) \
    $(WORK__AO222X1) \
    $(WORK__AO221X2) \
    $(WORK__AO221X1) \
    $(WORK__AO21X2) \
    $(WORK__AO21X1) \
    $(WORK__AND4X4) \
    $(WORK__AND4X2) \
    $(WORK__AND4X1) \
    $(WORK__AND3X4) \
    $(WORK__AND3X2) \
    $(WORK__AND3X1) \
    $(WORK__AND2X4) \
    $(WORK__AND2X2) \
    $(WORK__AND2X1) \
    $(WORK__adder8)

$(WORK__adder8) \
$(WORK__fadder) : fadder.sv adder8.sv \
		$(SV_STD__std)
	$(VLOG) -L mtiAvm -L mtiOvm -L mtiUPF \
		 fadder.sv adder8.sv

$(WORK__AND2X1) \
$(WORK__AND2X2) \
$(WORK__AND2X4) \
$(WORK__AND3X1) \
$(WORK__AND3X2) \
$(WORK__AND3X4) \
$(WORK__AND4X1) \
$(WORK__AND4X2) \
$(WORK__AND4X4) \
$(WORK__AO21X1) \
$(WORK__AO21X2) \
$(WORK__AO221X1) \
$(WORK__AO221X2) \
$(WORK__AO222X1) \
$(WORK__AO222X2) \
$(WORK__AO22X1) \
$(WORK__AO22X2) \
$(WORK__AOBUFX1) \
$(WORK__AOBUFX2) \
$(WORK__AOBUFX4) \
$(WORK__AODFFARX1) \
$(WORK__AODFFARX2) \
$(WORK__AODFFNARX1) \
$(WORK__AODFFNARX2) \
$(WORK__AOI21X1) \
$(WORK__AOI21X2) \
$(WORK__AOI221X1) \
$(WORK__AOI221X2) \
$(WORK__AOI222X1) \
$(WORK__AOI222X2) \
$(WORK__AOI22X1) \
$(WORK__AOI22X2) \
$(WORK__AOINVX1) \
$(WORK__AOINVX2) \
$(WORK__AOINVX4) \
$(WORK__CGLNPRX2) \
$(WORK__CGLNPRX8) \
$(WORK__CGLNPSX16) \
$(WORK__CGLNPSX2) \
$(WORK__CGLNPSX4) \
$(WORK__CGLNPSX8) \
$(WORK__CGLPPRX2) \
$(WORK__CGLPPRX8) \
$(WORK__CGLPPSX16) \
$(WORK__CGLPPSX2) \
$(WORK__CGLPPSX4) \
$(WORK__CGLPPSX8) \
$(WORK__DEC24X1) \
$(WORK__DEC24X2) \
$(WORK__DELLN1X2) \
$(WORK__DELLN2X2) \
$(WORK__DELLN3X2) \
$(WORK__DFFARX1) \
$(WORK__DFFARX2) \
$(WORK__DFFASRX1) \
$(WORK__DFFASRX2) \
$(WORK__DFFASX1) \
$(WORK__DFFASX2) \
$(WORK__DFFNARX1) \
$(WORK__DFFNARX2) \
$(WORK__DFFNASRNX1) \
$(WORK__DFFNASRNX2) \
$(WORK__DFFNASRQX1) \
$(WORK__DFFNASRQX2) \
$(WORK__DFFNASRX1) \
$(WORK__DFFNASRX2) \
$(WORK__DFFNASX1) \
$(WORK__DFFNASX2) \
$(WORK__DFFNX1) \
$(WORK__DFFNX2) \
$(WORK__DFFSSRX1) \
$(WORK__DFFSSRX2) \
$(WORK__DFFX1) \
$(WORK__DFFX2) \
$(WORK__FADDX1) \
$(WORK__FADDX2) \
$(WORK__HADDX1) \
$(WORK__HADDX2) \
$(WORK__IBUFFX16) \
$(WORK__IBUFFX2) \
$(WORK__IBUFFX32) \
$(WORK__IBUFFX4) \
$(WORK__IBUFFX8) \
$(WORK__INVX0) \
$(WORK__INVX1) \
$(WORK__INVX16) \
$(WORK__INVX2) \
$(WORK__INVX32) \
$(WORK__INVX4) \
$(WORK__INVX8) \
$(WORK__ISOLANDX1) \
$(WORK__ISOLANDX2) \
$(WORK__ISOLANDX4) \
$(WORK__ISOLANDX8) \
$(WORK__ISOLORX1) \
$(WORK__ISOLORX2) \
$(WORK__ISOLORX4) \
$(WORK__ISOLORX8) \
$(WORK__LARX1) \
$(WORK__LARX2) \
$(WORK__LASRNX1) \
$(WORK__LASRNX2) \
$(WORK__LASRQX1) \
$(WORK__LASRQX2) \
$(WORK__LASRX1) \
$(WORK__LASRX2) \
$(WORK__LASX1) \
$(WORK__LASX2) \
$(WORK__LATCHX1) \
$(WORK__LATCHX2) \
$(WORK__LNANDX1) \
$(WORK__LNANDX2) \
$(WORK__LSDNENX1) \
$(WORK__LSDNENX2) \
$(WORK__LSDNENX4) \
$(WORK__LSDNENX8) \
$(WORK__LSDNX1) \
$(WORK__LSDNX2) \
$(WORK__LSDNX4) \
$(WORK__LSDNX8) \
$(WORK__LSUPENX1) \
$(WORK__LSUPENX2) \
$(WORK__LSUPENX4) \
$(WORK__LSUPENX8) \
$(WORK__LSUPX1) \
$(WORK__LSUPX2) \
$(WORK__LSUPX4) \
$(WORK__LSUPX8) \
$(WORK__MUX21X1) \
$(WORK__MUX21X2) \
$(WORK__MUX41X1) \
$(WORK__MUX41X2) \
$(WORK__NAND2X0) \
$(WORK__NAND2X1) \
$(WORK__NAND2X2) \
$(WORK__NAND2X4) \
$(WORK__NAND3X0) \
$(WORK__NAND3X1) \
$(WORK__NAND3X2) \
$(WORK__NAND3X4) \
$(WORK__NAND4X0) \
$(WORK__NAND4X1) \
$(WORK__NBUFFX16) \
$(WORK__NBUFFX2) \
$(WORK__NBUFFX32) \
$(WORK__NBUFFX4) \
$(WORK__NBUFFX8) \
$(WORK__NOR2X0) \
$(WORK__NOR2X1) \
$(WORK__NOR2X2) \
$(WORK__NOR2X4) \
$(WORK__NOR3X0) \
$(WORK__NOR3X1) \
$(WORK__NOR3X2) \
$(WORK__NOR3X4) \
$(WORK__NOR4X0) \
$(WORK__NOR4X1) \
$(WORK__OA21X1) \
$(WORK__OA21X2) \
$(WORK__OA221X1) \
$(WORK__OA221X2) \
$(WORK__OA222X1) \
$(WORK__OA222X2) \
$(WORK__OA22X1) \
$(WORK__OA22X2) \
$(WORK__OAI21X1) \
$(WORK__OAI21X2) \
$(WORK__OAI221X1) \
$(WORK__OAI221X2) \
$(WORK__OAI222X1) \
$(WORK__OAI222X2) \
$(WORK__OAI22X1) \
$(WORK__OAI22X2) \
$(WORK__OR2X1) \
$(WORK__OR2X2) \
$(WORK__OR2X4) \
$(WORK__OR3X1) \
$(WORK__OR3X2) \
$(WORK__OR3X4) \
$(WORK__OR4X1) \
$(WORK__OR4X2) \
$(WORK__OR4X4) \
$(WORK__RDFFNX1) \
$(WORK__RDFFNX2) \
$(WORK__RDFFX1) \
$(WORK__RDFFX2) \
$(WORK__rsdffnx1) \
$(WORK__rsdffnx2) \
$(WORK__RSDFFX1) \
$(WORK__RSDFFX2) \
$(WORK__s_aodffarx1_Q) \
$(WORK__s_aodffarx2_Q) \
$(WORK__s_aodffnarx1_Q) \
$(WORK__s_aodffnarx2_Q) \
$(WORK__s_cglnprx2) \
$(WORK__s_cglnprx8) \
$(WORK__s_cglnpsx16) \
$(WORK__s_cglnpsx2) \
$(WORK__s_cglnpsx4) \
$(WORK__s_cglnpsx8) \
$(WORK__s_cglpprx2) \
$(WORK__s_cglpprx8) \
$(WORK__s_cglppsx16) \
$(WORK__s_cglppsx2) \
$(WORK__s_cglppsx4) \
$(WORK__s_cglppsx8) \
$(WORK__s_dec24x1_Q0) \
$(WORK__s_dec24x1_Q1) \
$(WORK__s_dec24x1_Q2) \
$(WORK__s_dec24x1_Q3) \
$(WORK__s_dec24x2_Q0) \
$(WORK__s_dec24x2_Q1) \
$(WORK__s_dec24x2_Q2) \
$(WORK__s_dec24x2_Q3) \
$(WORK__s_dffarx1_Q) \
$(WORK__s_dffarx2_Q) \
$(WORK__s_dffasrx1_Q) \
$(WORK__s_dffasrx1_QN) \
$(WORK__s_dffasrx2_Q) \
$(WORK__s_dffasrx2_QN) \
$(WORK__s_dffasx1_Q) \
$(WORK__s_dffasx2_Q) \
$(WORK__s_dffnarx1_Q) \
$(WORK__s_dffnarx2_Q) \
$(WORK__s_dffnasrnx1) \
$(WORK__s_dffnasrnx2) \
$(WORK__s_dffnasrqx1) \
$(WORK__s_dffnasrqx2) \
$(WORK__s_dffnasrx1_Q) \
$(WORK__s_dffnasrx1_QN) \
$(WORK__s_dffnasrx2_Q) \
$(WORK__s_dffnasrx2_QN) \
$(WORK__s_dffnasx1_Q) \
$(WORK__s_dffnasx2_Q) \
$(WORK__s_dffnx1_Q) \
$(WORK__s_dffnx2_Q) \
$(WORK__s_dffssrx1_Q) \
$(WORK__s_dffssrx2_Q) \
$(WORK__s_dffx1_Q) \
$(WORK__s_dffx2_Q) \
$(WORK__s_faddx1_CO) \
$(WORK__s_faddx1_S) \
$(WORK__s_faddx2_CO) \
$(WORK__s_faddx2_S) \
$(WORK__s_larx1) \
$(WORK__s_larx2) \
$(WORK__s_lasrnx1) \
$(WORK__s_lasrnx2) \
$(WORK__s_lasrqx1) \
$(WORK__s_lasrqx2) \
$(WORK__s_lasrx1) \
$(WORK__s_lasrx2) \
$(WORK__s_lasx1) \
$(WORK__s_lasx2) \
$(WORK__s_latchx1) \
$(WORK__s_latchx2) \
$(WORK__s_mux21x1) \
$(WORK__s_mux21x2) \
$(WORK__s_mux41x1) \
$(WORK__s_mux41x2) \
$(WORK__s_rdffnx1_Q) \
$(WORK__s_rdffnx2_Q) \
$(WORK__s_rdffx1_Q) \
$(WORK__s_RDFFX2_Q) \
$(WORK__s_rsdffnx1_Q) \
$(WORK__s_rsdffnx2_Q) \
$(WORK__s_rsdffx1_Q) \
$(WORK__s_rsdffx2_Q) \
$(WORK__s_sdffarx1_Q) \
$(WORK__s_sdffarx2_Q) \
$(WORK__s_sdffasrsx1_Q) \
$(WORK__s_sdffasrsx1_QN) \
$(WORK__s_sdffasrsx1_S0) \
$(WORK__s_sdffasrsx2_Q) \
$(WORK__s_sdffasrsx2_QN) \
$(WORK__s_sdffasrsx2_S0) \
$(WORK__s_sdffasrx1_Q) \
$(WORK__s_sdffasrx1_QN) \
$(WORK__s_sdffasrx2_Q) \
$(WORK__s_sdffasrx2_QN) \
$(WORK__s_sdffasx1_Q) \
$(WORK__s_sdffasx2_Q) \
$(WORK__s_sdffnarx1_Q) \
$(WORK__s_sdffnarx2_Q) \
$(WORK__s_sdffnasrx1_Q) \
$(WORK__s_sdffnasrx1_QN) \
$(WORK__s_sdffnasrx2_Q) \
$(WORK__s_sdffnasrx2_QN) \
$(WORK__s_sdffnasx1_Q) \
$(WORK__s_sdffnasx2_Q) \
$(WORK__s_sdffnx1_Q) \
$(WORK__s_sdffnx2_Q) \
$(WORK__s_sdffssrx1_Q) \
$(WORK__s_sdffssrx2_Q) \
$(WORK__s_sdffx1_Q) \
$(WORK__s_sdffx2_Q) \
$(WORK__SDFFARX1) \
$(WORK__SDFFARX2) \
$(WORK__SDFFASRSX1) \
$(WORK__SDFFASRSX2) \
$(WORK__SDFFASRX1) \
$(WORK__SDFFASRX2) \
$(WORK__SDFFASX1) \
$(WORK__SDFFASX2) \
$(WORK__SDFFNARX1) \
$(WORK__SDFFNARX2) \
$(WORK__SDFFNASRX1) \
$(WORK__SDFFNASRX2) \
$(WORK__SDFFNASX1) \
$(WORK__SDFFNASX2) \
$(WORK__SDFFNX1) \
$(WORK__SDFFNX2) \
$(WORK__SDFFSSRX1) \
$(WORK__SDFFSSRX2) \
$(WORK__SDFFX1) \
$(WORK__SDFFX2) \
$(WORK__TNBUFFHX1) \
$(WORK__TNBUFFHX16) \
$(WORK__TNBUFFHX2) \
$(WORK__TNBUFFHX32) \
$(WORK__TNBUFFHX4) \
$(WORK__TNBUFFHX8) \
$(WORK__XNOR2X1) \
$(WORK__XNOR2X2) \
$(WORK__XNOR3X1) \
$(WORK__XNOR3X2) \
$(WORK__XOR2X1) \
$(WORK__XOR2X2) \
$(WORK__XOR3X1) \
$(WORK__XOR3X2) : /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v
	$(VLOG) -work work -L mtiAvm -L mtiOvm \
		 -L mtiUPF /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/XNOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/TNBUFFHX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFSSRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFASRSX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/SDFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RSDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/RDFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX41X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/MUX21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LATCHX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRQX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LASRNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/FADDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFSSRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRQX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNASRNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFASRX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DEC24X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPSX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLPPRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPSX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/CGLNPRX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFNARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AODFFARX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OAI21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/OA21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR4X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR3X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NOR2X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NBUFFX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND4X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND3X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/NAND2X0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSUPENx1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LSDNENx1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/LNANDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLORX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/ISOLANDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/INVX0.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX8.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX32.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/IBUFFX16.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/HADDX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/DELLN1X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOINVX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOI21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AOBUFX1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO22X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO222X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO221X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AO21X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND4X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND3X1.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X4.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X2.v \
		 /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/Digital_Standard_Cell_Library/verilog/AND2X1.v

