#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Jul 18 14:43:00 2022
# Process ID: 22356
# Current directory: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/synth_1
# Command line: vivado.exe -log accel_spi_rw.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source accel_spi_rw.tcl
# Log file: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/synth_1/accel_spi_rw.vds
# Journal file: D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/synth_1\vivado.jou
# Running On: Thuong-Nguyen-PC, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17073 MB
#-----------------------------------------------------------
source accel_spi_rw.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1964.867 ; gain = 0.000
Command: read_checkpoint -auto_incremental -incremental D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top accel_spi_rw -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33448
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1964.867 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'accel_spi_rw' [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'accel_spi_rw' (0#1) [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/sources_1/new/accel_spi_rw.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.867 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1964.867 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1964.867 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[5]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[6]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SEG7_CATH[7]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[4]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[5]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[6]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[7]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_R[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:170]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:170]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_G[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[0]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:176]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:176]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_B[3]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_HS'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'VGA_VS'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MISO'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:197]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:197]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_MOSI'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:198]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:198]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_SCLK'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:199]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:199]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_CSN'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:200]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:200]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[1]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:201]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:201]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ACL_INT[2]'. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/constrs_1/new/nexys4_ddr_master_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2013.125 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.srcs/utils_1/imports/synth_1/vga.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'Moore_state_commandFSM_reg' in module 'accel_spi_rw'
INFO: [Synth 8-802] inferred FSM for state register 'Moore_state_spiFSM_reg' in module 'accel_spi_rw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                         00000010 |                              000
                setcslow |                         10000000 |                              001
                  sclkhi |                         00010000 |                              010
                  sclklo |                         01000000 |                              011
             incsclkcntr |                         00100000 |                              111
           checksclkcntr |                         00001000 |                              110
                 setcshi |                         00000100 |                              101
               wait100ms |                         00000001 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Moore_state_spiFSM_reg' using encoding 'one-hot' in module 'accel_spi_rw'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                    0000100000000 |                             0000
             writeaddr2d |                    0000010000000 |                             0001
             donestartup |                    0000000001000 |                             0010
              readaddr00 |                    0000000000001 |                             0011
            captureid_ad |                    0000000000010 |                             0100
              readaddr01 |                    0000000000100 |                             0101
            captureid_1d |                    1000000000000 |                             0110
              readaddr08 |                    0001000000000 |                             0111
                capturex |                    0010000000000 |                             1000
              readaddr09 |                    0100000000000 |                             1001
                capturey |                    0000001000000 |                             1010
              readaddr0a |                    0000000100000 |                             1011
                capturez |                    0000000010000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Moore_state_commandFSM_reg' using encoding 'one-hot' in module 'accel_spi_rw'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   6 Input   20 Bit        Muxes := 1     
	   5 Input   17 Bit        Muxes := 1     
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 6     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT2   |    28|
|4     |LUT3   |    24|
|5     |LUT4   |    12|
|6     |LUT5   |     7|
|7     |LUT6   |    31|
|8     |FDCE   |   115|
|9     |FDPE   |     2|
|10    |IBUF   |     3|
|11    |OBUF   |    43|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 2013.125 ; gain = 48.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:30 . Memory (MB): peak = 2013.125 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2013.125 ; gain = 48.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2013.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2013.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 93f38866
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 46 Warnings, 46 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 2013.125 ; gain = 48.258
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'D:/JHU/FPGA/Lab/Lab5_Nguyen/Lab5_Nguyen.runs/synth_1/accel_spi_rw.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file accel_spi_rw_utilization_synth.rpt -pb accel_spi_rw_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jul 18 14:44:23 2022...
