#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028619bcd530 .scope module, "testbench" "testbench" 2 4;
 .timescale -9 -10;
v0000028619ad2a70_0 .net "OUT", 0 0, L_0000028619a78760;  1 drivers
v0000028619ad3790_0 .var "clk", 0 0;
v0000028619ad4730_0 .var "signal", 0 0;
S_0000028619bcd6c0 .scope module, "FF" "lab00_DFlipFlop" 2 19, 3 3 0, S_0000028619bcd530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "OUT";
L_0000028619a78a70 .functor NOT 1, v0000028619ad3790_0, C4<0>, C4<0>, C4<0>;
v0000028619a7bd70_0 .net "D", 0 0, v0000028619ad4730_0;  1 drivers
v0000028619a7be10_0 .net "E", 0 0, v0000028619ad3790_0;  1 drivers
v0000028619a7beb0_0 .net "OUT", 0 0, L_0000028619a78760;  alias, 1 drivers
v0000028619ad3d30_0 .net "masterE", 0 0, L_0000028619a78a70;  1 drivers
v0000028619ad3150_0 .net "masterOut", 0 0, L_0000028619a78ae0;  1 drivers
S_0000028619bcd850 .scope module, "Master" "lab00_DLatch" 3 18, 4 3 0, S_0000028619bcd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "OUT";
L_0000028619a78920 .functor AND 1, v0000028619ad4730_0, L_0000028619a78a70, C4<1>, C4<1>;
L_0000028619a78d10 .functor NOT 1, v0000028619ad4730_0, C4<0>, C4<0>, C4<0>;
L_0000028619a78990 .functor AND 1, L_0000028619a78d10, L_0000028619a78a70, C4<1>, C4<1>;
v0000028619a7b4b0_0 .net "D", 0 0, v0000028619ad4730_0;  alias, 1 drivers
v0000028619a7b9b0_0 .net "E", 0 0, L_0000028619a78a70;  alias, 1 drivers
v0000028619a7b5f0_0 .net "OUT", 0 0, L_0000028619a78ae0;  alias, 1 drivers
v0000028619a7b190_0 .net *"_ivl_2", 0 0, L_0000028619a78d10;  1 drivers
v0000028619a7bf50_0 .net "srLatchR", 0 0, L_0000028619a78990;  1 drivers
v0000028619a7b730_0 .net "srLatchS", 0 0, L_0000028619a78920;  1 drivers
S_0000028619a85b80 .scope module, "SRLatch" "lab00_SRLatch" 4 19, 5 1 0, S_0000028619bcd850;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "OUT";
L_0000028619a78610 .functor NOT 1, L_0000028619a78990, C4<0>, C4<0>, C4<0>;
L_0000028619a788b0 .functor OR 1, L_0000028619a78920, L_0000028619a78ae0, C4<0>, C4<0>;
L_0000028619a78ae0 .functor AND 1, L_0000028619a78610, L_0000028619a788b0, C4<1>, C4<1>;
v0000028619a7b690_0 .net "OUT", 0 0, L_0000028619a78ae0;  alias, 1 drivers
v0000028619a7b550_0 .net "R", 0 0, L_0000028619a78990;  alias, 1 drivers
v0000028619a7b910_0 .net "S", 0 0, L_0000028619a78920;  alias, 1 drivers
v0000028619a7b410_0 .net *"_ivl_0", 0 0, L_0000028619a78610;  1 drivers
v0000028619a7b7d0_0 .net *"_ivl_3", 0 0, L_0000028619a788b0;  1 drivers
S_0000028619a85d10 .scope module, "Slave" "lab00_DLatch" 3 19, 4 3 0, S_0000028619bcd6c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 1 "OUT";
L_0000028619a78b50 .functor AND 1, L_0000028619a78ae0, v0000028619ad3790_0, C4<1>, C4<1>;
L_0000028619a78bc0 .functor NOT 1, L_0000028619a78ae0, C4<0>, C4<0>, C4<0>;
L_0000028619a78680 .functor AND 1, L_0000028619a78bc0, v0000028619ad3790_0, C4<1>, C4<1>;
v0000028619a7baf0_0 .net "D", 0 0, L_0000028619a78ae0;  alias, 1 drivers
v0000028619a7b230_0 .net "E", 0 0, v0000028619ad3790_0;  alias, 1 drivers
v0000028619a7bff0_0 .net "OUT", 0 0, L_0000028619a78760;  alias, 1 drivers
v0000028619a7b2d0_0 .net *"_ivl_2", 0 0, L_0000028619a78bc0;  1 drivers
v0000028619a7bb90_0 .net "srLatchR", 0 0, L_0000028619a78680;  1 drivers
v0000028619a7bcd0_0 .net "srLatchS", 0 0, L_0000028619a78b50;  1 drivers
S_0000028619a85ea0 .scope module, "SRLatch" "lab00_SRLatch" 4 19, 5 1 0, S_0000028619a85d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "R";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 1 "OUT";
L_0000028619a78c30 .functor NOT 1, L_0000028619a78680, C4<0>, C4<0>, C4<0>;
L_0000028619a786f0 .functor OR 1, L_0000028619a78b50, L_0000028619a78760, C4<0>, C4<0>;
L_0000028619a78760 .functor AND 1, L_0000028619a78c30, L_0000028619a786f0, C4<1>, C4<1>;
v0000028619a7b370_0 .net "OUT", 0 0, L_0000028619a78760;  alias, 1 drivers
v0000028619a7b870_0 .net "R", 0 0, L_0000028619a78680;  alias, 1 drivers
v0000028619a7bc30_0 .net "S", 0 0, L_0000028619a78b50;  alias, 1 drivers
v0000028619a7b0f0_0 .net *"_ivl_0", 0 0, L_0000028619a78c30;  1 drivers
v0000028619a7ba50_0 .net *"_ivl_3", 0 0, L_0000028619a786f0;  1 drivers
    .scope S_0000028619bcd530;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028619ad3790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028619ad4730_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000028619bcd530;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0000028619ad3790_0;
    %inv;
    %store/vec4 v0000028619ad3790_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000028619bcd530;
T_2 ;
    %delay 15, 0;
    %load/vec4 v0000028619ad4730_0;
    %inv;
    %store/vec4 v0000028619ad4730_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000028619bcd530;
T_3 ;
    %vpi_call 2 23 "$dumpvars" {0 0 0};
    %vpi_call 2 24 "$display", "Testing..." {0 0 0};
    %delay 100, 0;
    %vpi_call 2 25 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "lab00_testbench.vl";
    "./lab00_DFF.vl";
    "./lab00_DLatch.vl";
    "./lab00_SRLatch.vl";
