// Seed: 654465506
module module_0 (
    output wire id_0,
    input  wire id_1,
    output tri1 id_2
);
  wire [1 'b0 : (  1  )] id_4;
  nor primCall (id_2, id_4, id_1);
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd11
) (
    input supply0 id_0,
    input tri _id_1,
    input tri0 id_2,
    output wand id_3,
    input tri id_4
);
  wire [id_1 : id_1] id_6["" : (  id_1  ==  -1  )];
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always_latch @(posedge -1);
  assign module_0.id_2 = 0;
  wire id_5 = id_5;
  assign id_5 = (1);
endmodule
