[{"DBLP title": "Introduction to the Special Section on FCCM'16.", "DBLP authors": ["Jason D. Bakos"], "year": 2018, "MAG papers": [{"PaperId": 2798651889, "PaperTitle": "introduction to the special section on fccm 16", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of south carolina"]}], "source": "ES"}, {"DBLP title": "High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2018, "MAG papers": [{"PaperId": 2782868422, "PaperTitle": "high performance instruction scheduling circuits for superscalar out of order soft processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "KAPow: High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs.", "DBLP authors": ["James J. Davis", "Eddie Hung", "Joshua M. Levine", "Edward A. Stott", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2018, "MAG papers": [{"PaperId": 2783532808, "PaperTitle": "kapow high accuracy low overhead online per module power estimation for fpga designs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP).", "DBLP authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji Kim", "Andr\u00e9 DeHon"], "year": 2018, "MAG papers": [{"PaperId": 2794057135, "PaperTitle": "continuous online self monitoring introspection circuitry for timing repair by incremental partial reconfiguration cosmic trip", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of pennsylvania", "university of pennsylvania", "university of pennsylvania", "university of pennsylvania", "university of pennsylvania"]}], "source": "ES"}, {"DBLP title": "Fine-Grained Module-Based Error Recovery in FPGA-Based TMR Systems.", "DBLP authors": ["Zhuoran Zhao", "Nguyen T. H. Nguyen", "Dimitris Agiakatsikas", "Ganghee Lee", "Ediz Cetin", "Oliver Diessel"], "year": 2018, "MAG papers": [{"PaperId": 2794208964, "PaperTitle": "fine grained module based error recovery in fpga based tmr systems", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["macquarie university", "macquarie university", "macquarie university", "macquarie university", "macquarie university", "macquarie university"]}], "source": "ES"}, {"DBLP title": "General-Purpose Computing with Soft GPUs on FPGAs.", "DBLP authors": ["Muhammed Al Kadi", "Benedikt Jan\u00dfen", "Jones Yudi Mori", "Michael H\u00fcbner"], "year": 2018, "MAG papers": [{"PaperId": 2790317782, "PaperTitle": "general purpose computing with soft gpus on fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ruhr university bochum", "ruhr university bochum", "ruhr university bochum", "ruhr university bochum"]}], "source": "ES"}, {"DBLP title": "Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs.", "DBLP authors": ["Kosuke Tatsumura", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2018, "MAG papers": [{"PaperId": 2793377509, "PaperTitle": "enhancing fpgas with magnetic tunnel junction based block rams", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "toshiba", "university of toronto"]}], "source": "ES"}, {"DBLP title": "RIPL: A Parallel Image Processing Language for FPGAs.", "DBLP authors": ["Rob Stewart", "Kirsty Duncan", "Greg Michaelson", "Paulo Garcia", "Deepayan Bhowmik", "Andrew M. Wallace"], "year": 2018, "MAG papers": [{"PaperId": 2788102204, "PaperTitle": "ripl a parallel image processing language for fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["heriot watt university", "heriot watt university", "heriot watt university", "sheffield hallam university", "heriot watt university", "heriot watt university"]}], "source": "ES"}, {"DBLP title": "An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures.", "DBLP authors": ["Farheen Fatima Khan", "Andy Ye"], "year": 2018, "MAG papers": [{"PaperId": 2794259726, "PaperTitle": "an evaluation on the accuracy of the minimum width transistor area models in ranking the layout area of fpga architectures", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ryerson university", "ryerson university"]}], "source": "ES"}, {"DBLP title": "Framework for Rapid Performance Estimation of Embedded Soft Core Processors.", "DBLP authors": ["Deshya Wijesundera", "Alok Prakash", "Thambipillai Srikanthan", "Achintha Ihalage"], "year": 2018, "MAG papers": [{"PaperId": 2883414960, "PaperTitle": "framework for rapid performance estimation of embedded soft core processors", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["nanyang technological university", "nanyang technological university", "nanyang technological university", "nanyang technological university"]}], "source": "ES"}, {"DBLP title": "Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs.", "DBLP authors": ["Enrico Rossi", "Marvin Damschen", "Lars Bauer", "Giorgio C. Buttazzo", "J\u00f6rg Henkel"], "year": 2018, "MAG papers": [{"PaperId": 2884923139, "PaperTitle": "preemption of the partial reconfiguration process to enable real time computing with fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["sant anna school of advanced studies", "karlsruhe institute of technology", "sant anna school of advanced studies", "karlsruhe institute of technology", "karlsruhe institute of technology"]}], "source": "ES"}, {"DBLP title": "Wotan: Evaluating FPGA Architecture Routability without Benchmarks.", "DBLP authors": ["Oleg Petelin", "Vaughn Betz"], "year": 2018, "MAG papers": [{"PaperId": 2883647869, "PaperTitle": "wotan evaluating fpga architecture routability without benchmarks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Reconfigurable Hardware Architecture for Authenticated Key Agreement Protocol Over Binary Edwards Curve.", "DBLP authors": ["N. Nalla Anandakumar", "M. Prem Laxman Das", "Somitra Kumar Sanadhya", "Mohammad S. Hashmi"], "year": 2018, "MAG papers": [{"PaperId": 2899912039, "PaperTitle": "reconfigurable hardware architecture for authenticated key agreement protocol over binary edwards curve", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["indian institute of technology ropar", "indraprastha institute of information technology", null, "nazarbayev university"]}], "source": "ES"}, {"DBLP title": "Automated Synthesis of Streaming Transfer Level Hardware Designs.", "DBLP authors": ["Marc-Andr\u00e9 Daigneault", "Jean-Pierre David"], "year": 2018, "MAG papers": [{"PaperId": 2901251593, "PaperTitle": "automated synthesis of streaming transfer level hardware designs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["ecole polytechnique de montreal", "ecole polytechnique de montreal"]}], "source": "ES"}, {"DBLP title": "High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression.", "DBLP authors": ["Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2018, "MAG papers": [{"PaperId": 2905006747, "PaperTitle": "high efficiency convolutional ternary neural networks with custom adder trees and weight compression", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["centre national de la recherche scientifique", "centre national de la recherche scientifique", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks.", "DBLP authors": ["Michaela Blott", "Thomas B. Preu\u00dfer", "Nicholas J. Fraser", "Giulio Gambardella", "Kenneth O'Brien", "Yaman Umuroglu", "Miriam Leeser", "Kees A. Vissers"], "year": 2018, "MAG papers": [{"PaperId": 2891946740, "PaperTitle": "finn r an end to end deep learning framework for fast exploration of quantized neural networks", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["northeastern university", "xilinx", "xilinx", "xilinx", "xilinx", "xilinx", "xilinx", "xilinx"]}], "source": "ES"}, {"DBLP title": "Lightening the Load with Highly Accurate Storage- and Energy-Efficient LightNNs.", "DBLP authors": ["Ruizhou Ding", "Zeye Liu", "R. D. (Shawn) Blanton", "Diana Marculescu"], "year": 2018, "MAG papers": [{"PaperId": 2905175929, "PaperTitle": "lightening the load with highly accurate storage and energy efficient lightnns", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["carnegie mellon university", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs.", "DBLP authors": ["Paolo Meloni", "Alessandro Capotondi", "Gianfranco Deriu", "Michele Brian", "Francesco Conti", "Davide Rossi", "Luigi Raffo", "Luca Benini"], "year": 2018, "MAG papers": [{"PaperId": 2773756801, "PaperTitle": "neuraghe exploiting cpu fpga synergies for efficient and flexible cnn inference acceleration on zynq socs", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of bologna", "university of bologna", "university of cagliari", "university of cagliari", "university of bologna", null, "university of bologna", "university of cagliari"]}], "source": "ES"}, {"DBLP title": "Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA.", "DBLP authors": ["Shuanglong Liu", "Hongxiang Fan", "Xinyu Niu", "Ho-Cheung Ng", "Yang Chu", "Wayne Luk"], "year": 2018, "MAG papers": [{"PaperId": 2906403229, "PaperTitle": "optimizing cnn based segmentation with deeply customized convolutional and deconvolutional architectures on fpga", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london", "imperial college london"]}], "source": "ES"}, {"DBLP title": "You Cannot Improve What You Do not Measure: FPGA vs. ASIC Efficiency Gaps for Convolutional Neural Network Inference.", "DBLP authors": ["Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2018, "MAG papers": [{"PaperId": 2903688003, "PaperTitle": "you cannot improve what you do not measure fpga vs asic efficiency gaps for convolutional neural network inference", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "ReDCrypt: Real-Time Privacy-Preserving Deep Learning Inference in Clouds Using FPGAs.", "DBLP authors": ["Bita Darvish Rouhani", "Siam Umar Hussain", "Kristin E. Lauter", "Farinaz Koushanfar"], "year": 2018, "MAG papers": [{"PaperId": 2904873688, "PaperTitle": "redcrypt real time privacy preserving deep learning inference in clouds using fpgas", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california san diego", "university of california san diego", "microsoft", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Instruction Driven Cross-layer CNN Accelerator for Fast Detection on FPGA.", "DBLP authors": ["Jincheng Yu", "Guangjun Ge", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"], "year": 2018, "MAG papers": [{"PaperId": 2903778355, "PaperTitle": "instruction driven cross layer cnn accelerator for fast detection on fpga", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}]