#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2680f30 .scope module, "testALU" "testALU" 2 7;
 .timescale -9 -12;
v0x2728a10_0 .net "alupassed", 0 0, v0x2728020_0;  1 drivers
v0x2728b00_0 .var "begintest", 0 0;
v0x2728bd0_0 .net "carryout", 0 0, L_0x278aab0;  1 drivers
v0x2728ca0_0 .net "command", 2 0, v0x27282c0_0;  1 drivers
v0x2728d40_0 .net "endtest", 0 0, v0x2728360_0;  1 drivers
v0x2728e30_0 .net "operandA", 31 0, v0x2728450_0;  1 drivers
v0x2728f20_0 .net "operandB", 31 0, v0x2728510_0;  1 drivers
v0x2729010_0 .net "overflow", 0 0, L_0x2786dd0;  1 drivers
v0x2729100_0 .net "result", 31 0, L_0x2789ba0;  1 drivers
v0x2729230_0 .net "zero", 0 0, L_0x278acd0;  1 drivers
E_0x25fc240 .event edge, v0x2728360_0;
S_0x24d4be0 .scope module, "alu" "ALU" 2 20, 3 30 0, S_0x2680f30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x2786060/d .functor NOT 1, L_0x2783920, C4<0>, C4<0>, C4<0>;
L_0x2786060 .delay 1 (10000,10000,10000) L_0x2786060/d;
L_0x2783a80/d .functor NOT 1, L_0x2786510, C4<0>, C4<0>, C4<0>;
L_0x2783a80 .delay 1 (10000,10000,10000) L_0x2783a80/d;
L_0x2786670/d .functor AND 1, L_0x27867d0, L_0x2786060, L_0x2783a80, C4<1>;
L_0x2786670 .delay 1 (40000,40000,40000) L_0x2786670/d;
L_0x27861c0/d .functor AND 1, L_0x27863e0, L_0x27862d0, L_0x2783a80, C4<1>;
L_0x27861c0 .delay 1 (40000,40000,40000) L_0x27861c0/d;
L_0x2786930/d .functor OR 1, L_0x2786670, L_0x27861c0, C4<0>, C4<0>;
L_0x2786930 .delay 1 (30000,30000,30000) L_0x2786930/d;
L_0x2786dd0/d .functor XOR 1, L_0x2786e90, L_0x278ae40, C4<0>, C4<0>;
L_0x2786dd0 .delay 1 (60000,60000,60000) L_0x2786dd0/d;
L_0x278aab0/d .functor AND 1, L_0x278ab70, C4<1>, C4<1>, C4<1>;
L_0x278aab0 .delay 1 (20000,20000,20000) L_0x278aab0/d;
L_0x278acd0/0/0 .functor OR 1, L_0x278b3e0, L_0x278af30, L_0x278afd0, L_0x278b0c0;
L_0x278acd0/0/4 .functor OR 1, L_0x278b1b0, L_0x278b4d0, L_0x278b5c0, L_0x278b6b0;
L_0x278acd0/0/8 .functor OR 1, L_0x278b7a0, L_0x278bdd0, L_0x278bec0, L_0x278ba30;
L_0x278acd0/0/12 .functor OR 1, L_0x278bb20, L_0x278b920, L_0x278bc10, L_0x278bd00;
L_0x278acd0/0/16 .functor OR 1, L_0x278c000, L_0x278c0f0, L_0x278c1e0, L_0x278c960;
L_0x278acd0/0/20 .functor OR 1, L_0x278ca00, L_0x278c570, L_0x278c660, L_0x278c750;
L_0x278acd0/0/24 .functor OR 1, L_0x278c840, L_0x278cf10, L_0x278d000, L_0x278caf0;
L_0x278acd0/0/28 .functor OR 1, L_0x278cbe0, L_0x278ccd0, L_0x278cdc0, L_0x278c320;
L_0x278acd0/1/0 .functor OR 1, L_0x278acd0/0/0, L_0x278acd0/0/4, L_0x278acd0/0/8, L_0x278acd0/0/12;
L_0x278acd0/1/4 .functor OR 1, L_0x278acd0/0/16, L_0x278acd0/0/20, L_0x278acd0/0/24, L_0x278acd0/0/28;
L_0x278acd0/d .functor NOR 1, L_0x278acd0/1/0, L_0x278acd0/1/4, C4<0>, C4<0>;
L_0x278acd0 .delay 1 (320000,320000,320000) L_0x278acd0/d;
v0x2724850_0 .net *"_s218", 0 0, L_0x2783920;  1 drivers
v0x2724950_0 .net *"_s220", 0 0, L_0x2786510;  1 drivers
v0x2724a30_0 .net *"_s222", 0 0, L_0x27867d0;  1 drivers
v0x2724b20_0 .net *"_s224", 0 0, L_0x27863e0;  1 drivers
v0x2724c00_0 .net *"_s226", 0 0, L_0x27862d0;  1 drivers
v0x2724d30_0 .net *"_s238", 0 0, L_0x2786e90;  1 drivers
v0x2724e10_0 .net *"_s240", 0 0, L_0x278ae40;  1 drivers
v0x2724ef0_0 .net *"_s242", 0 0, L_0x278ab70;  1 drivers
v0x2724fd0_0 .net *"_s244", 0 0, L_0x278b3e0;  1 drivers
v0x2725140_0 .net *"_s246", 0 0, L_0x278af30;  1 drivers
v0x2725220_0 .net *"_s248", 0 0, L_0x278afd0;  1 drivers
v0x2725300_0 .net *"_s250", 0 0, L_0x278b0c0;  1 drivers
v0x27253e0_0 .net *"_s252", 0 0, L_0x278b1b0;  1 drivers
v0x27254c0_0 .net *"_s254", 0 0, L_0x278b4d0;  1 drivers
v0x27255a0_0 .net *"_s256", 0 0, L_0x278b5c0;  1 drivers
v0x2725680_0 .net *"_s258", 0 0, L_0x278b6b0;  1 drivers
v0x2725760_0 .net *"_s260", 0 0, L_0x278b7a0;  1 drivers
v0x2725910_0 .net *"_s262", 0 0, L_0x278bdd0;  1 drivers
v0x27259b0_0 .net *"_s264", 0 0, L_0x278bec0;  1 drivers
v0x2725a90_0 .net *"_s266", 0 0, L_0x278ba30;  1 drivers
v0x2725b70_0 .net *"_s268", 0 0, L_0x278bb20;  1 drivers
v0x2725c50_0 .net *"_s270", 0 0, L_0x278b920;  1 drivers
v0x2725d30_0 .net *"_s272", 0 0, L_0x278bc10;  1 drivers
v0x2725e10_0 .net *"_s274", 0 0, L_0x278bd00;  1 drivers
v0x2725ef0_0 .net *"_s276", 0 0, L_0x278c000;  1 drivers
v0x2725fd0_0 .net *"_s278", 0 0, L_0x278c0f0;  1 drivers
v0x27260b0_0 .net *"_s280", 0 0, L_0x278c1e0;  1 drivers
v0x2726190_0 .net *"_s282", 0 0, L_0x278c960;  1 drivers
v0x2726270_0 .net *"_s284", 0 0, L_0x278ca00;  1 drivers
v0x2726350_0 .net *"_s286", 0 0, L_0x278c570;  1 drivers
v0x2726430_0 .net *"_s288", 0 0, L_0x278c660;  1 drivers
v0x2726510_0 .net *"_s290", 0 0, L_0x278c750;  1 drivers
v0x27265f0_0 .net *"_s292", 0 0, L_0x278c840;  1 drivers
v0x2725840_0 .net *"_s294", 0 0, L_0x278cf10;  1 drivers
v0x27268c0_0 .net *"_s296", 0 0, L_0x278d000;  1 drivers
v0x27269a0_0 .net *"_s298", 0 0, L_0x278caf0;  1 drivers
v0x2726a80_0 .net *"_s300", 0 0, L_0x278cbe0;  1 drivers
v0x2726b60_0 .net *"_s302", 0 0, L_0x278ccd0;  1 drivers
v0x2726c40_0 .net *"_s304", 0 0, L_0x278cdc0;  1 drivers
v0x2726d20_0 .net *"_s306", 0 0, L_0x278c320;  1 drivers
v0x2726e00_0 .net "carryout", 0 0, L_0x278aab0;  alias, 1 drivers
v0x2726ec0_0 .net "carryoutArray", 31 0, L_0x2789e10;  1 drivers
v0x2726fa0_0 .net "command", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26efee0_0 .net "notCommand1", 0 0, L_0x2786060;  1 drivers
v0x26effa0_0 .net "notCommand2", 0 0, L_0x2783a80;  1 drivers
v0x26f0060_0 .net "operandA", 31 0, v0x2728450_0;  alias, 1 drivers
v0x26f0140_0 .net "operandB", 31 0, v0x2728510_0;  alias, 1 drivers
v0x26f0220_0 .net "overflow", 0 0, L_0x2786dd0;  alias, 1 drivers
v0x2727870_0 .net "result", 31 0, L_0x2789ba0;  alias, 1 drivers
v0x2727910_0 .net "slt", 0 0, L_0x27861c0;  1 drivers
v0x27279b0_0 .net "suborslt", 0 0, L_0x2786930;  1 drivers
v0x2727a50_0 .net "subtract", 0 0, L_0x2786670;  1 drivers
v0x2727af0_0 .net "zero", 0 0, L_0x278acd0;  alias, 1 drivers
L_0x272c100 .part v0x2728450_0, 1, 1;
L_0x272c260 .part v0x2728510_0, 1, 1;
L_0x272c300 .part L_0x2789e10, 0, 1;
L_0x272f060 .part v0x2728450_0, 2, 1;
L_0x272f250 .part v0x2728510_0, 2, 1;
L_0x272f380 .part L_0x2789e10, 1, 1;
L_0x2732090 .part v0x2728450_0, 3, 1;
L_0x27321f0 .part v0x2728510_0, 3, 1;
L_0x2732290 .part L_0x2789e10, 2, 1;
L_0x2734f00 .part v0x2728450_0, 4, 1;
L_0x2735060 .part v0x2728510_0, 4, 1;
L_0x2735100 .part L_0x2789e10, 3, 1;
L_0x2737e80 .part v0x2728450_0, 5, 1;
L_0x2737fe0 .part v0x2728510_0, 5, 1;
L_0x2738100 .part L_0x2789e10, 4, 1;
L_0x273ae40 .part v0x2728450_0, 6, 1;
L_0x273b0b0 .part v0x2728510_0, 6, 1;
L_0x273b260 .part L_0x2789e10, 5, 1;
L_0x273dec0 .part v0x2728450_0, 7, 1;
L_0x273e020 .part v0x2728510_0, 7, 1;
L_0x273b300 .part L_0x2789e10, 6, 1;
L_0x2740e10 .part v0x2728450_0, 8, 1;
L_0x273e0c0 .part v0x2728510_0, 8, 1;
L_0x2741030 .part L_0x2789e10, 7, 1;
L_0x2743e40 .part v0x2728450_0, 9, 1;
L_0x2743fa0 .part v0x2728510_0, 9, 1;
L_0x27411e0 .part L_0x2789e10, 8, 1;
L_0x2746e80 .part v0x2728450_0, 10, 1;
L_0x2744040 .part v0x2728510_0, 10, 1;
L_0x27470d0 .part L_0x2789e10, 9, 1;
L_0x2749e20 .part v0x2728450_0, 11, 1;
L_0x2749f80 .part v0x2728510_0, 11, 1;
L_0x2747170 .part L_0x2789e10, 10, 1;
L_0x274cda0 .part v0x2728450_0, 12, 1;
L_0x274a020 .part v0x2728510_0, 12, 1;
L_0x274d020 .part L_0x2789e10, 11, 1;
L_0x27504b0 .part v0x2728450_0, 13, 1;
L_0x2750610 .part v0x2728510_0, 13, 1;
L_0x274d0c0 .part L_0x2789e10, 12, 1;
L_0x2753460 .part v0x2728450_0, 14, 1;
L_0x273afa0 .part v0x2728510_0, 14, 1;
L_0x273b150 .part L_0x2789e10, 13, 1;
L_0x2756470 .part v0x2728450_0, 15, 1;
L_0x27565d0 .part v0x2728510_0, 15, 1;
L_0x2753b30 .part L_0x2789e10, 14, 1;
L_0x2759420 .part v0x2728450_0, 16, 1;
L_0x2756670 .part v0x2728510_0, 16, 1;
L_0x2756710 .part L_0x2789e10, 15, 1;
L_0x275c4d0 .part v0x2728450_0, 17, 1;
L_0x275c630 .part v0x2728510_0, 17, 1;
L_0x2759910 .part L_0x2789e10, 16, 1;
L_0x275f400 .part v0x2728450_0, 18, 1;
L_0x275c6d0 .part v0x2728510_0, 18, 1;
L_0x275c770 .part L_0x2789e10, 17, 1;
L_0x2762370 .part v0x2728450_0, 19, 1;
L_0x27624d0 .part v0x2728510_0, 19, 1;
L_0x275f560 .part L_0x2789e10, 18, 1;
L_0x27652d0 .part v0x2728450_0, 20, 1;
L_0x2762570 .part v0x2728510_0, 20, 1;
L_0x2762610 .part L_0x2789e10, 19, 1;
L_0x2768330 .part v0x2728450_0, 21, 1;
L_0x2768490 .part v0x2728510_0, 21, 1;
L_0x2765430 .part L_0x2789e10, 20, 1;
L_0x276b290 .part v0x2728450_0, 22, 1;
L_0x2768530 .part v0x2728510_0, 22, 1;
L_0x27685d0 .part L_0x2789e10, 21, 1;
L_0x276e210 .part v0x2728450_0, 23, 1;
L_0x276e370 .part v0x2728510_0, 23, 1;
L_0x276b3f0 .part L_0x2789e10, 22, 1;
L_0x27711a0 .part v0x2728450_0, 24, 1;
L_0x276e410 .part v0x2728510_0, 24, 1;
L_0x276e4b0 .part L_0x2789e10, 23, 1;
L_0x2774100 .part v0x2728450_0, 25, 1;
L_0x2774260 .part v0x2728510_0, 25, 1;
L_0x2771300 .part L_0x2789e10, 24, 1;
L_0x2776e60 .part v0x2728450_0, 26, 1;
L_0x2774300 .part v0x2728510_0, 26, 1;
L_0x27743a0 .part L_0x2789e10, 25, 1;
L_0x2779dd0 .part v0x2728450_0, 27, 1;
L_0x2779f30 .part v0x2728510_0, 27, 1;
L_0x2776fc0 .part L_0x2789e10, 26, 1;
L_0x277cd50 .part v0x2728450_0, 28, 1;
L_0x2779fd0 .part v0x2728510_0, 28, 1;
L_0x277a070 .part L_0x2789e10, 27, 1;
L_0x277fca0 .part v0x2728450_0, 29, 1;
L_0x277fe00 .part v0x2728510_0, 29, 1;
L_0x277ceb0 .part L_0x2789e10, 28, 1;
L_0x2782be0 .part v0x2728450_0, 30, 1;
L_0x27535c0 .part v0x2728510_0, 30, 1;
L_0x2753660 .part L_0x2789e10, 29, 1;
L_0x2785fc0 .part v0x2728450_0, 31, 1;
L_0x2786120 .part v0x2728510_0, 31, 1;
L_0x2783830 .part L_0x2789e10, 30, 1;
L_0x2783920 .part v0x27282c0_0, 1, 1;
L_0x2786510 .part v0x27282c0_0, 2, 1;
L_0x27867d0 .part v0x27282c0_0, 0, 1;
L_0x27863e0 .part v0x27282c0_0, 0, 1;
L_0x27862d0 .part v0x27282c0_0, 1, 1;
LS_0x2789ba0_0_0 .concat8 [ 1 1 1 1], L_0x2789950, L_0x272beb0, L_0x272ee10, L_0x2731e40;
LS_0x2789ba0_0_4 .concat8 [ 1 1 1 1], L_0x2734c70, L_0x2737bf0, L_0x273abb0, L_0x273dc30;
LS_0x2789ba0_0_8 .concat8 [ 1 1 1 1], L_0x2740b80, L_0x2743bb0, L_0x2746c30, L_0x2749bd0;
LS_0x2789ba0_0_12 .concat8 [ 1 1 1 1], L_0x274cb50, L_0x2750260, L_0x2753210, L_0x27561e0;
LS_0x2789ba0_0_16 .concat8 [ 1 1 1 1], L_0x2759190, L_0x275c240, L_0x275f170, L_0x27620e0;
LS_0x2789ba0_0_20 .concat8 [ 1 1 1 1], L_0x2765040, L_0x27680e0, L_0x276b040, L_0x276dfc0;
LS_0x2789ba0_0_24 .concat8 [ 1 1 1 1], L_0x2770f50, L_0x2773eb0, L_0x2776bd0, L_0x2779b40;
LS_0x2789ba0_0_28 .concat8 [ 1 1 1 1], L_0x277cac0, L_0x277fa10, L_0x2782950, L_0x2785d30;
LS_0x2789ba0_1_0 .concat8 [ 4 4 4 4], LS_0x2789ba0_0_0, LS_0x2789ba0_0_4, LS_0x2789ba0_0_8, LS_0x2789ba0_0_12;
LS_0x2789ba0_1_4 .concat8 [ 4 4 4 4], LS_0x2789ba0_0_16, LS_0x2789ba0_0_20, LS_0x2789ba0_0_24, LS_0x2789ba0_0_28;
L_0x2789ba0 .concat8 [ 16 16 0 0], LS_0x2789ba0_1_0, LS_0x2789ba0_1_4;
LS_0x2789e10_0_0 .concat8 [ 1 1 1 1], L_0x2788320, L_0x272a790, L_0x272d790, L_0x27307c0;
LS_0x2789e10_0_4 .concat8 [ 1 1 1 1], L_0x2733790, L_0x2736580, L_0x2739540, L_0x273c5c0;
LS_0x2789e10_0_8 .concat8 [ 1 1 1 1], L_0x273f510, L_0x2742540, L_0x2745510, L_0x2748550;
LS_0x2789e10_0_12 .concat8 [ 1 1 1 1], L_0x274b4d0, L_0x274eb40, L_0x2751b90, L_0x2754d50;
LS_0x2789e10_0_16 .concat8 [ 1 1 1 1], L_0x2757b10, L_0x275abd0, L_0x275db00, L_0x2760a70;
LS_0x2789e10_0_20 .concat8 [ 1 1 1 1], L_0x27639d0, L_0x27669c0, L_0x27699c0, L_0x276c940;
LS_0x2789e10_0_24 .concat8 [ 1 1 1 1], L_0x276f8d0, L_0x2772830, L_0x2775550, L_0x27784d0;
LS_0x2789e10_0_28 .concat8 [ 1 1 1 1], L_0x277b450, L_0x277e3a0, L_0x27812e0, L_0x2784600;
LS_0x2789e10_1_0 .concat8 [ 4 4 4 4], LS_0x2789e10_0_0, LS_0x2789e10_0_4, LS_0x2789e10_0_8, LS_0x2789e10_0_12;
LS_0x2789e10_1_4 .concat8 [ 4 4 4 4], LS_0x2789e10_0_16, LS_0x2789e10_0_20, LS_0x2789e10_0_24, LS_0x2789e10_0_28;
L_0x2789e10 .concat8 [ 16 16 0 0], LS_0x2789e10_1_0, LS_0x2789e10_1_4;
L_0x2786c90 .part v0x2728450_0, 0, 1;
L_0x2786d30 .part v0x2728510_0, 0, 1;
L_0x2786e90 .part L_0x2789e10, 30, 1;
L_0x278ae40 .part L_0x2789e10, 31, 1;
L_0x278ab70 .part L_0x2789e10, 31, 1;
L_0x278b3e0 .part L_0x2789ba0, 0, 1;
L_0x278af30 .part L_0x2789ba0, 1, 1;
L_0x278afd0 .part L_0x2789ba0, 2, 1;
L_0x278b0c0 .part L_0x2789ba0, 3, 1;
L_0x278b1b0 .part L_0x2789ba0, 4, 1;
L_0x278b4d0 .part L_0x2789ba0, 5, 1;
L_0x278b5c0 .part L_0x2789ba0, 6, 1;
L_0x278b6b0 .part L_0x2789ba0, 7, 1;
L_0x278b7a0 .part L_0x2789ba0, 8, 1;
L_0x278bdd0 .part L_0x2789ba0, 9, 1;
L_0x278bec0 .part L_0x2789ba0, 10, 1;
L_0x278ba30 .part L_0x2789ba0, 11, 1;
L_0x278bb20 .part L_0x2789ba0, 12, 1;
L_0x278b920 .part L_0x2789ba0, 13, 1;
L_0x278bc10 .part L_0x2789ba0, 14, 1;
L_0x278bd00 .part L_0x2789ba0, 15, 1;
L_0x278c000 .part L_0x2789ba0, 16, 1;
L_0x278c0f0 .part L_0x2789ba0, 17, 1;
L_0x278c1e0 .part L_0x2789ba0, 18, 1;
L_0x278c960 .part L_0x2789ba0, 19, 1;
L_0x278ca00 .part L_0x2789ba0, 20, 1;
L_0x278c570 .part L_0x2789ba0, 21, 1;
L_0x278c660 .part L_0x2789ba0, 22, 1;
L_0x278c750 .part L_0x2789ba0, 23, 1;
L_0x278c840 .part L_0x2789ba0, 24, 1;
L_0x278cf10 .part L_0x2789ba0, 25, 1;
L_0x278d000 .part L_0x2789ba0, 26, 1;
L_0x278caf0 .part L_0x2789ba0, 27, 1;
L_0x278cbe0 .part L_0x2789ba0, 28, 1;
L_0x278ccd0 .part L_0x2789ba0, 29, 1;
L_0x278cdc0 .part L_0x2789ba0, 30, 1;
L_0x278c320 .part L_0x2789ba0, 31, 1;
S_0x24cfc20 .scope module, "bitslice1" "structuralBitSlice" 3 51, 4 66 0, S_0x24d4be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2786ae0/d .functor NOT 1, L_0x2786fb0, C4<0>, C4<0>, C4<0>;
L_0x2786ae0 .delay 1 (10000,10000,10000) L_0x2786ae0/d;
L_0x27870a0/d .functor NOT 1, L_0x2787160, C4<0>, C4<0>, C4<0>;
L_0x27870a0 .delay 1 (10000,10000,10000) L_0x27870a0/d;
L_0x27872c0/d .functor AND 1, L_0x2787420, L_0x2786ae0, L_0x27870a0, C4<1>;
L_0x27872c0 .delay 1 (40000,40000,40000) L_0x27872c0/d;
L_0x2787580/d .functor AND 1, L_0x2787640, L_0x27877a0, L_0x27870a0, C4<1>;
L_0x2787580 .delay 1 (40000,40000,40000) L_0x2787580/d;
L_0x2787890/d .functor OR 1, L_0x27872c0, L_0x2787580, C4<0>, C4<0>;
L_0x2787890 .delay 1 (30000,30000,30000) L_0x2787890/d;
L_0x27879f0/d .functor XOR 1, L_0x2787890, L_0x2786d30, C4<0>, C4<0>;
L_0x27879f0 .delay 1 (60000,60000,60000) L_0x27879f0/d;
L_0x2787b50/d .functor XOR 1, L_0x2786c90, L_0x27879f0, C4<0>, C4<0>;
L_0x2787b50 .delay 1 (60000,60000,60000) L_0x2787b50/d;
L_0x2787cb0/d .functor XOR 1, L_0x2787b50, L_0x2786930, C4<0>, C4<0>;
L_0x2787cb0 .delay 1 (60000,60000,60000) L_0x2787cb0/d;
L_0x2787eb0/d .functor AND 1, L_0x2786c90, L_0x2786d30, C4<1>, C4<1>;
L_0x2787eb0 .delay 1 (30000,30000,30000) L_0x2787eb0/d;
L_0x2788060/d .functor AND 1, L_0x2786c90, L_0x27879f0, C4<1>, C4<1>;
L_0x2788060 .delay 1 (30000,30000,30000) L_0x2788060/d;
L_0x2788220/d .functor AND 1, L_0x2786930, L_0x2787b50, C4<1>, C4<1>;
L_0x2788220 .delay 1 (30000,30000,30000) L_0x2788220/d;
L_0x2788320/d .functor OR 1, L_0x2788060, L_0x2788220, C4<0>, C4<0>;
L_0x2788320 .delay 1 (30000,30000,30000) L_0x2788320/d;
L_0x27884f0/d .functor OR 1, L_0x2786c90, L_0x2786d30, C4<0>, C4<0>;
L_0x27884f0 .delay 1 (30000,30000,30000) L_0x27884f0/d;
L_0x2788670/d .functor XOR 1, v0x26badb0_0, L_0x27884f0, C4<0>, C4<0>;
L_0x2788670 .delay 1 (60000,60000,60000) L_0x2788670/d;
L_0x2788480/d .functor XOR 1, v0x26badb0_0, L_0x2787eb0, C4<0>, C4<0>;
L_0x2788480 .delay 1 (60000,60000,60000) L_0x2788480/d;
L_0x27889d0/d .functor XOR 1, L_0x2786c90, L_0x2786d30, C4<0>, C4<0>;
L_0x27889d0 .delay 1 (60000,60000,60000) L_0x27889d0/d;
v0x26bc110_0 .net "AB", 0 0, L_0x2787eb0;  1 drivers
v0x26bc1f0_0 .net "AnewB", 0 0, L_0x2788060;  1 drivers
v0x26bc2b0_0 .net "AorB", 0 0, L_0x27884f0;  1 drivers
v0x26bc350_0 .net "AxorB", 0 0, L_0x27889d0;  1 drivers
v0x26bc420_0 .net "AxorB2", 0 0, L_0x2787b50;  1 drivers
v0x26bc4c0_0 .net "AxorBC", 0 0, L_0x2788220;  1 drivers
v0x26bc580_0 .net *"_s1", 0 0, L_0x2786fb0;  1 drivers
v0x26bc660_0 .net *"_s3", 0 0, L_0x2787160;  1 drivers
v0x26bc740_0 .net *"_s5", 0 0, L_0x2787420;  1 drivers
v0x26bc8b0_0 .net *"_s7", 0 0, L_0x2787640;  1 drivers
v0x26bc990_0 .net *"_s9", 0 0, L_0x27877a0;  1 drivers
v0x26bca70_0 .net "a", 0 0, L_0x2786c90;  1 drivers
v0x26bcb30_0 .net "address0", 0 0, v0x26bac20_0;  1 drivers
v0x26bcbd0_0 .net "address1", 0 0, v0x26bace0_0;  1 drivers
v0x26bccc0_0 .net "b", 0 0, L_0x2786d30;  1 drivers
v0x26bcd80_0 .net "carryin", 0 0, L_0x2786930;  alias, 1 drivers
v0x26bce40_0 .net "carryout", 0 0, L_0x2788320;  1 drivers
v0x26bcff0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26bd090_0 .net "invert", 0 0, v0x26badb0_0;  1 drivers
v0x26bd130_0 .net "nandand", 0 0, L_0x2788480;  1 drivers
v0x26bd1d0_0 .net "newB", 0 0, L_0x27879f0;  1 drivers
v0x26bd270_0 .net "noror", 0 0, L_0x2788670;  1 drivers
v0x26bd310_0 .net "notControl1", 0 0, L_0x2786ae0;  1 drivers
v0x26bd3b0_0 .net "notControl2", 0 0, L_0x27870a0;  1 drivers
v0x26bd450_0 .net "slt", 0 0, L_0x2787580;  1 drivers
v0x26bd4f0_0 .net "suborslt", 0 0, L_0x2787890;  1 drivers
v0x26bd590_0 .net "subtract", 0 0, L_0x27872c0;  1 drivers
v0x26bd650_0 .net "sum", 0 0, L_0x2789950;  1 drivers
v0x26bd720_0 .net "sumval", 0 0, L_0x2787cb0;  1 drivers
L_0x2786fb0 .part v0x27282c0_0, 1, 1;
L_0x2787160 .part v0x27282c0_0, 2, 1;
L_0x2787420 .part v0x27282c0_0, 0, 1;
L_0x2787640 .part v0x27282c0_0, 0, 1;
L_0x27877a0 .part v0x27282c0_0, 1, 1;
S_0x2570c90 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x24cfc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x25ab280_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26bac20_0 .var "address0", 0 0;
v0x26bace0_0 .var "address1", 0 0;
v0x26badb0_0 .var "invert", 0 0;
E_0x25cf150 .event edge, v0x25ab280_0;
S_0x26baf20 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x24cfc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2788c50/d .functor NOT 1, v0x26bac20_0, C4<0>, C4<0>, C4<0>;
L_0x2788c50 .delay 1 (10000,10000,10000) L_0x2788c50/d;
L_0x2788d10/d .functor NOT 1, v0x26bace0_0, C4<0>, C4<0>, C4<0>;
L_0x2788d10 .delay 1 (10000,10000,10000) L_0x2788d10/d;
L_0x2788e70/d .functor AND 1, v0x26bac20_0, v0x26bace0_0, C4<1>, C4<1>;
L_0x2788e70 .delay 1 (30000,30000,30000) L_0x2788e70/d;
L_0x2789000/d .functor AND 1, v0x26bac20_0, L_0x2788d10, C4<1>, C4<1>;
L_0x2789000 .delay 1 (30000,30000,30000) L_0x2789000/d;
L_0x2789110/d .functor AND 1, L_0x2788c50, v0x26bace0_0, C4<1>, C4<1>;
L_0x2789110 .delay 1 (30000,30000,30000) L_0x2789110/d;
L_0x2789270/d .functor AND 1, L_0x2788c50, L_0x2788d10, C4<1>, C4<1>;
L_0x2789270 .delay 1 (30000,30000,30000) L_0x2789270/d;
L_0x27893d0/d .functor AND 1, L_0x2787cb0, L_0x2789270, C4<1>, C4<1>;
L_0x27893d0 .delay 1 (30000,30000,30000) L_0x27893d0/d;
L_0x27894e0/d .functor AND 1, L_0x2788670, L_0x2789000, C4<1>, C4<1>;
L_0x27894e0 .delay 1 (30000,30000,30000) L_0x27894e0/d;
L_0x2789690/d .functor AND 1, L_0x2788480, L_0x2789110, C4<1>, C4<1>;
L_0x2789690 .delay 1 (30000,30000,30000) L_0x2789690/d;
L_0x27897f0/d .functor AND 1, L_0x27889d0, L_0x2788e70, C4<1>, C4<1>;
L_0x27897f0 .delay 1 (30000,30000,30000) L_0x27897f0/d;
L_0x2789950/d .functor OR 1, L_0x27893d0, L_0x27894e0, L_0x2789690, L_0x27897f0;
L_0x2789950 .delay 1 (50000,50000,50000) L_0x2789950/d;
v0x26bb200_0 .net "A0andA1", 0 0, L_0x2788e70;  1 drivers
v0x26bb2c0_0 .net "A0andnotA1", 0 0, L_0x2789000;  1 drivers
v0x26bb380_0 .net "addr0", 0 0, v0x26bac20_0;  alias, 1 drivers
v0x26bb450_0 .net "addr1", 0 0, v0x26bace0_0;  alias, 1 drivers
v0x26bb520_0 .net "in0", 0 0, L_0x2787cb0;  alias, 1 drivers
v0x26bb610_0 .net "in0and", 0 0, L_0x27893d0;  1 drivers
v0x26bb6b0_0 .net "in1", 0 0, L_0x2788670;  alias, 1 drivers
v0x26bb750_0 .net "in1and", 0 0, L_0x27894e0;  1 drivers
v0x26bb810_0 .net "in2", 0 0, L_0x2788480;  alias, 1 drivers
v0x26bb960_0 .net "in2and", 0 0, L_0x2789690;  1 drivers
v0x26bba20_0 .net "in3", 0 0, L_0x27889d0;  alias, 1 drivers
v0x26bbae0_0 .net "in3and", 0 0, L_0x27897f0;  1 drivers
v0x26bbba0_0 .net "notA0", 0 0, L_0x2788c50;  1 drivers
v0x26bbc60_0 .net "notA0andA1", 0 0, L_0x2789110;  1 drivers
v0x26bbd20_0 .net "notA0andnotA1", 0 0, L_0x2789270;  1 drivers
v0x26bbde0_0 .net "notA1", 0 0, L_0x2788d10;  1 drivers
v0x26bbea0_0 .net "out", 0 0, L_0x2789950;  alias, 1 drivers
S_0x26bd870 .scope generate, "genblock[1]" "genblock[1]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26bda80 .param/l "i" 0 3 55, +C4<01>;
S_0x26bdb40 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26bd870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2729320/d .functor NOT 1, L_0x2729400, C4<0>, C4<0>, C4<0>;
L_0x2729320 .delay 1 (10000,10000,10000) L_0x2729320/d;
L_0x2729560/d .functor NOT 1, L_0x2729620, C4<0>, C4<0>, C4<0>;
L_0x2729560 .delay 1 (10000,10000,10000) L_0x2729560/d;
L_0x2729780/d .functor AND 1, L_0x27298e0, L_0x2729320, L_0x2729560, C4<1>;
L_0x2729780 .delay 1 (40000,40000,40000) L_0x2729780/d;
L_0x2729a40/d .functor AND 1, L_0x2729b30, L_0x2729cb0, L_0x2729560, C4<1>;
L_0x2729a40 .delay 1 (40000,40000,40000) L_0x2729a40/d;
L_0x2729da0/d .functor OR 1, L_0x2729780, L_0x2729a40, C4<0>, C4<0>;
L_0x2729da0 .delay 1 (30000,30000,30000) L_0x2729da0/d;
L_0x2729f00/d .functor XOR 1, L_0x2729da0, L_0x272c260, C4<0>, C4<0>;
L_0x2729f00 .delay 1 (60000,60000,60000) L_0x2729f00/d;
L_0x272a060/d .functor XOR 1, L_0x272c100, L_0x2729f00, C4<0>, C4<0>;
L_0x272a060 .delay 1 (60000,60000,60000) L_0x272a060/d;
L_0x272a1c0/d .functor XOR 1, L_0x272a060, L_0x272c300, C4<0>, C4<0>;
L_0x272a1c0 .delay 1 (60000,60000,60000) L_0x272a1c0/d;
L_0x272a3c0/d .functor AND 1, L_0x272c100, L_0x272c260, C4<1>, C4<1>;
L_0x272a3c0 .delay 1 (30000,30000,30000) L_0x272a3c0/d;
L_0x272a570/d .functor AND 1, L_0x272c100, L_0x2729f00, C4<1>, C4<1>;
L_0x272a570 .delay 1 (30000,30000,30000) L_0x272a570/d;
L_0x272a6d0/d .functor AND 1, L_0x272c300, L_0x272a060, C4<1>, C4<1>;
L_0x272a6d0 .delay 1 (30000,30000,30000) L_0x272a6d0/d;
L_0x272a790/d .functor OR 1, L_0x272a570, L_0x272a6d0, C4<0>, C4<0>;
L_0x272a790 .delay 1 (30000,30000,30000) L_0x272a790/d;
L_0x272a9b0/d .functor OR 1, L_0x272c100, L_0x272c260, C4<0>, C4<0>;
L_0x272a9b0 .delay 1 (30000,30000,30000) L_0x272a9b0/d;
L_0x272ab30/d .functor XOR 1, v0x26be2d0_0, L_0x272a9b0, C4<0>, C4<0>;
L_0x272ab30 .delay 1 (60000,60000,60000) L_0x272ab30/d;
L_0x272a940/d .functor XOR 1, v0x26be2d0_0, L_0x272a3c0, C4<0>, C4<0>;
L_0x272a940 .delay 1 (60000,60000,60000) L_0x272a940/d;
L_0x272af30/d .functor XOR 1, L_0x272c100, L_0x272c260, C4<0>, C4<0>;
L_0x272af30 .delay 1 (60000,60000,60000) L_0x272af30/d;
v0x26bf630_0 .net "AB", 0 0, L_0x272a3c0;  1 drivers
v0x26bf710_0 .net "AnewB", 0 0, L_0x272a570;  1 drivers
v0x26bf7d0_0 .net "AorB", 0 0, L_0x272a9b0;  1 drivers
v0x26bf870_0 .net "AxorB", 0 0, L_0x272af30;  1 drivers
v0x26bf940_0 .net "AxorB2", 0 0, L_0x272a060;  1 drivers
v0x26bf9e0_0 .net "AxorBC", 0 0, L_0x272a6d0;  1 drivers
v0x26bfaa0_0 .net *"_s1", 0 0, L_0x2729400;  1 drivers
v0x26bfb80_0 .net *"_s3", 0 0, L_0x2729620;  1 drivers
v0x26bfc60_0 .net *"_s5", 0 0, L_0x27298e0;  1 drivers
v0x26bfdd0_0 .net *"_s7", 0 0, L_0x2729b30;  1 drivers
v0x26bfeb0_0 .net *"_s9", 0 0, L_0x2729cb0;  1 drivers
v0x26bff90_0 .net "a", 0 0, L_0x272c100;  1 drivers
v0x26c0050_0 .net "address0", 0 0, v0x26be170_0;  1 drivers
v0x26c00f0_0 .net "address1", 0 0, v0x26be230_0;  1 drivers
v0x26c01e0_0 .net "b", 0 0, L_0x272c260;  1 drivers
v0x26c02a0_0 .net "carryin", 0 0, L_0x272c300;  1 drivers
v0x26c0360_0 .net "carryout", 0 0, L_0x272a790;  1 drivers
v0x26c0510_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c05b0_0 .net "invert", 0 0, v0x26be2d0_0;  1 drivers
v0x26c0650_0 .net "nandand", 0 0, L_0x272a940;  1 drivers
v0x26c06f0_0 .net "newB", 0 0, L_0x2729f00;  1 drivers
v0x26c0790_0 .net "noror", 0 0, L_0x272ab30;  1 drivers
v0x26c0830_0 .net "notControl1", 0 0, L_0x2729320;  1 drivers
v0x26c08d0_0 .net "notControl2", 0 0, L_0x2729560;  1 drivers
v0x26c0970_0 .net "slt", 0 0, L_0x2729a40;  1 drivers
v0x26c0a10_0 .net "suborslt", 0 0, L_0x2729da0;  1 drivers
v0x26c0ab0_0 .net "subtract", 0 0, L_0x2729780;  1 drivers
v0x26c0b70_0 .net "sum", 0 0, L_0x272beb0;  1 drivers
v0x26c0c40_0 .net "sumval", 0 0, L_0x272a1c0;  1 drivers
L_0x2729400 .part v0x27282c0_0, 1, 1;
L_0x2729620 .part v0x27282c0_0, 2, 1;
L_0x27298e0 .part v0x27282c0_0, 0, 1;
L_0x2729b30 .part v0x27282c0_0, 0, 1;
L_0x2729cb0 .part v0x27282c0_0, 1, 1;
S_0x26bddb0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26bdb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26be040_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26be170_0 .var "address0", 0 0;
v0x26be230_0 .var "address1", 0 0;
v0x26be2d0_0 .var "invert", 0 0;
S_0x26be440 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26bdb40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x272b1b0/d .functor NOT 1, v0x26be170_0, C4<0>, C4<0>, C4<0>;
L_0x272b1b0 .delay 1 (10000,10000,10000) L_0x272b1b0/d;
L_0x272b270/d .functor NOT 1, v0x26be230_0, C4<0>, C4<0>, C4<0>;
L_0x272b270 .delay 1 (10000,10000,10000) L_0x272b270/d;
L_0x272b3d0/d .functor AND 1, v0x26be170_0, v0x26be230_0, C4<1>, C4<1>;
L_0x272b3d0 .delay 1 (30000,30000,30000) L_0x272b3d0/d;
L_0x272b560/d .functor AND 1, v0x26be170_0, L_0x272b270, C4<1>, C4<1>;
L_0x272b560 .delay 1 (30000,30000,30000) L_0x272b560/d;
L_0x272b670/d .functor AND 1, L_0x272b1b0, v0x26be230_0, C4<1>, C4<1>;
L_0x272b670 .delay 1 (30000,30000,30000) L_0x272b670/d;
L_0x272b7d0/d .functor AND 1, L_0x272b1b0, L_0x272b270, C4<1>, C4<1>;
L_0x272b7d0 .delay 1 (30000,30000,30000) L_0x272b7d0/d;
L_0x272b930/d .functor AND 1, L_0x272a1c0, L_0x272b7d0, C4<1>, C4<1>;
L_0x272b930 .delay 1 (30000,30000,30000) L_0x272b930/d;
L_0x272ba40/d .functor AND 1, L_0x272ab30, L_0x272b560, C4<1>, C4<1>;
L_0x272ba40 .delay 1 (30000,30000,30000) L_0x272ba40/d;
L_0x272bbf0/d .functor AND 1, L_0x272a940, L_0x272b670, C4<1>, C4<1>;
L_0x272bbf0 .delay 1 (30000,30000,30000) L_0x272bbf0/d;
L_0x272bd50/d .functor AND 1, L_0x272af30, L_0x272b3d0, C4<1>, C4<1>;
L_0x272bd50 .delay 1 (30000,30000,30000) L_0x272bd50/d;
L_0x272beb0/d .functor OR 1, L_0x272b930, L_0x272ba40, L_0x272bbf0, L_0x272bd50;
L_0x272beb0 .delay 1 (50000,50000,50000) L_0x272beb0/d;
v0x26be720_0 .net "A0andA1", 0 0, L_0x272b3d0;  1 drivers
v0x26be7e0_0 .net "A0andnotA1", 0 0, L_0x272b560;  1 drivers
v0x26be8a0_0 .net "addr0", 0 0, v0x26be170_0;  alias, 1 drivers
v0x26be970_0 .net "addr1", 0 0, v0x26be230_0;  alias, 1 drivers
v0x26bea40_0 .net "in0", 0 0, L_0x272a1c0;  alias, 1 drivers
v0x26beb30_0 .net "in0and", 0 0, L_0x272b930;  1 drivers
v0x26bebd0_0 .net "in1", 0 0, L_0x272ab30;  alias, 1 drivers
v0x26bec70_0 .net "in1and", 0 0, L_0x272ba40;  1 drivers
v0x26bed30_0 .net "in2", 0 0, L_0x272a940;  alias, 1 drivers
v0x26bee80_0 .net "in2and", 0 0, L_0x272bbf0;  1 drivers
v0x26bef40_0 .net "in3", 0 0, L_0x272af30;  alias, 1 drivers
v0x26bf000_0 .net "in3and", 0 0, L_0x272bd50;  1 drivers
v0x26bf0c0_0 .net "notA0", 0 0, L_0x272b1b0;  1 drivers
v0x26bf180_0 .net "notA0andA1", 0 0, L_0x272b670;  1 drivers
v0x26bf240_0 .net "notA0andnotA1", 0 0, L_0x272b7d0;  1 drivers
v0x26bf300_0 .net "notA1", 0 0, L_0x272b270;  1 drivers
v0x26bf3c0_0 .net "out", 0 0, L_0x272beb0;  alias, 1 drivers
S_0x26c0d90 .scope generate, "genblock[2]" "genblock[2]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26c0fd0 .param/l "i" 0 3 55, +C4<010>;
S_0x26c1070 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26c0d90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x272c1a0/d .functor NOT 1, L_0x272c3f0, C4<0>, C4<0>, C4<0>;
L_0x272c1a0 .delay 1 (10000,10000,10000) L_0x272c1a0/d;
L_0x272c550/d .functor NOT 1, L_0x272c610, C4<0>, C4<0>, C4<0>;
L_0x272c550 .delay 1 (10000,10000,10000) L_0x272c550/d;
L_0x272c770/d .functor AND 1, L_0x272c8d0, L_0x272c1a0, L_0x272c550, C4<1>;
L_0x272c770 .delay 1 (40000,40000,40000) L_0x272c770/d;
L_0x272ca30/d .functor AND 1, L_0x272caf0, L_0x272cc50, L_0x272c550, C4<1>;
L_0x272ca30 .delay 1 (40000,40000,40000) L_0x272ca30/d;
L_0x272cd40/d .functor OR 1, L_0x272c770, L_0x272ca30, C4<0>, C4<0>;
L_0x272cd40 .delay 1 (30000,30000,30000) L_0x272cd40/d;
L_0x272cea0/d .functor XOR 1, L_0x272cd40, L_0x272f250, C4<0>, C4<0>;
L_0x272cea0 .delay 1 (60000,60000,60000) L_0x272cea0/d;
L_0x272d000/d .functor XOR 1, L_0x272f060, L_0x272cea0, C4<0>, C4<0>;
L_0x272d000 .delay 1 (60000,60000,60000) L_0x272d000/d;
L_0x272d160/d .functor XOR 1, L_0x272d000, L_0x272f380, C4<0>, C4<0>;
L_0x272d160 .delay 1 (60000,60000,60000) L_0x272d160/d;
L_0x272d360/d .functor AND 1, L_0x272f060, L_0x272f250, C4<1>, C4<1>;
L_0x272d360 .delay 1 (30000,30000,30000) L_0x272d360/d;
L_0x272d510/d .functor AND 1, L_0x272f060, L_0x272cea0, C4<1>, C4<1>;
L_0x272d510 .delay 1 (30000,30000,30000) L_0x272d510/d;
L_0x272d6d0/d .functor AND 1, L_0x272f380, L_0x272d000, C4<1>, C4<1>;
L_0x272d6d0 .delay 1 (30000,30000,30000) L_0x272d6d0/d;
L_0x272d790/d .functor OR 1, L_0x272d510, L_0x272d6d0, C4<0>, C4<0>;
L_0x272d790 .delay 1 (30000,30000,30000) L_0x272d790/d;
L_0x272d9b0/d .functor OR 1, L_0x272f060, L_0x272f250, C4<0>, C4<0>;
L_0x272d9b0 .delay 1 (30000,30000,30000) L_0x272d9b0/d;
L_0x272db30/d .functor XOR 1, v0x26c1870_0, L_0x272d9b0, C4<0>, C4<0>;
L_0x272db30 .delay 1 (60000,60000,60000) L_0x272db30/d;
L_0x272d940/d .functor XOR 1, v0x26c1870_0, L_0x272d360, C4<0>, C4<0>;
L_0x272d940 .delay 1 (60000,60000,60000) L_0x272d940/d;
L_0x272de90/d .functor XOR 1, L_0x272f060, L_0x272f250, C4<0>, C4<0>;
L_0x272de90 .delay 1 (60000,60000,60000) L_0x272de90/d;
v0x26c2b80_0 .net "AB", 0 0, L_0x272d360;  1 drivers
v0x26c2c60_0 .net "AnewB", 0 0, L_0x272d510;  1 drivers
v0x26c2d20_0 .net "AorB", 0 0, L_0x272d9b0;  1 drivers
v0x26c2dc0_0 .net "AxorB", 0 0, L_0x272de90;  1 drivers
v0x26c2e90_0 .net "AxorB2", 0 0, L_0x272d000;  1 drivers
v0x26c2f30_0 .net "AxorBC", 0 0, L_0x272d6d0;  1 drivers
v0x26c2ff0_0 .net *"_s1", 0 0, L_0x272c3f0;  1 drivers
v0x26c30d0_0 .net *"_s3", 0 0, L_0x272c610;  1 drivers
v0x26c31b0_0 .net *"_s5", 0 0, L_0x272c8d0;  1 drivers
v0x26c3320_0 .net *"_s7", 0 0, L_0x272caf0;  1 drivers
v0x26c3400_0 .net *"_s9", 0 0, L_0x272cc50;  1 drivers
v0x26c34e0_0 .net "a", 0 0, L_0x272f060;  1 drivers
v0x26c35a0_0 .net "address0", 0 0, v0x26c16e0_0;  1 drivers
v0x26c3640_0 .net "address1", 0 0, v0x26c17a0_0;  1 drivers
v0x26c3730_0 .net "b", 0 0, L_0x272f250;  1 drivers
v0x26c37f0_0 .net "carryin", 0 0, L_0x272f380;  1 drivers
v0x26c38b0_0 .net "carryout", 0 0, L_0x272d790;  1 drivers
v0x26c3a60_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c3b00_0 .net "invert", 0 0, v0x26c1870_0;  1 drivers
v0x26c3ba0_0 .net "nandand", 0 0, L_0x272d940;  1 drivers
v0x26c3c40_0 .net "newB", 0 0, L_0x272cea0;  1 drivers
v0x26c3ce0_0 .net "noror", 0 0, L_0x272db30;  1 drivers
v0x26c3d80_0 .net "notControl1", 0 0, L_0x272c1a0;  1 drivers
v0x26c3e20_0 .net "notControl2", 0 0, L_0x272c550;  1 drivers
v0x26c3ec0_0 .net "slt", 0 0, L_0x272ca30;  1 drivers
v0x26c3f60_0 .net "suborslt", 0 0, L_0x272cd40;  1 drivers
v0x26c4000_0 .net "subtract", 0 0, L_0x272c770;  1 drivers
v0x26c40c0_0 .net "sum", 0 0, L_0x272ee10;  1 drivers
v0x26c4190_0 .net "sumval", 0 0, L_0x272d160;  1 drivers
L_0x272c3f0 .part v0x27282c0_0, 1, 1;
L_0x272c610 .part v0x27282c0_0, 2, 1;
L_0x272c8d0 .part v0x27282c0_0, 0, 1;
L_0x272caf0 .part v0x27282c0_0, 0, 1;
L_0x272cc50 .part v0x27282c0_0, 1, 1;
S_0x26c12e0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26c1070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26c1570_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c16e0_0 .var "address0", 0 0;
v0x26c17a0_0 .var "address1", 0 0;
v0x26c1870_0 .var "invert", 0 0;
S_0x26c19e0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26c1070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x272e110/d .functor NOT 1, v0x26c16e0_0, C4<0>, C4<0>, C4<0>;
L_0x272e110 .delay 1 (10000,10000,10000) L_0x272e110/d;
L_0x272e1d0/d .functor NOT 1, v0x26c17a0_0, C4<0>, C4<0>, C4<0>;
L_0x272e1d0 .delay 1 (10000,10000,10000) L_0x272e1d0/d;
L_0x272e330/d .functor AND 1, v0x26c16e0_0, v0x26c17a0_0, C4<1>, C4<1>;
L_0x272e330 .delay 1 (30000,30000,30000) L_0x272e330/d;
L_0x272e4c0/d .functor AND 1, v0x26c16e0_0, L_0x272e1d0, C4<1>, C4<1>;
L_0x272e4c0 .delay 1 (30000,30000,30000) L_0x272e4c0/d;
L_0x272e5d0/d .functor AND 1, L_0x272e110, v0x26c17a0_0, C4<1>, C4<1>;
L_0x272e5d0 .delay 1 (30000,30000,30000) L_0x272e5d0/d;
L_0x272e730/d .functor AND 1, L_0x272e110, L_0x272e1d0, C4<1>, C4<1>;
L_0x272e730 .delay 1 (30000,30000,30000) L_0x272e730/d;
L_0x272e890/d .functor AND 1, L_0x272d160, L_0x272e730, C4<1>, C4<1>;
L_0x272e890 .delay 1 (30000,30000,30000) L_0x272e890/d;
L_0x272e9a0/d .functor AND 1, L_0x272db30, L_0x272e4c0, C4<1>, C4<1>;
L_0x272e9a0 .delay 1 (30000,30000,30000) L_0x272e9a0/d;
L_0x272eb50/d .functor AND 1, L_0x272d940, L_0x272e5d0, C4<1>, C4<1>;
L_0x272eb50 .delay 1 (30000,30000,30000) L_0x272eb50/d;
L_0x272ecb0/d .functor AND 1, L_0x272de90, L_0x272e330, C4<1>, C4<1>;
L_0x272ecb0 .delay 1 (30000,30000,30000) L_0x272ecb0/d;
L_0x272ee10/d .functor OR 1, L_0x272e890, L_0x272e9a0, L_0x272eb50, L_0x272ecb0;
L_0x272ee10 .delay 1 (50000,50000,50000) L_0x272ee10/d;
v0x26c1c70_0 .net "A0andA1", 0 0, L_0x272e330;  1 drivers
v0x26c1d30_0 .net "A0andnotA1", 0 0, L_0x272e4c0;  1 drivers
v0x26c1df0_0 .net "addr0", 0 0, v0x26c16e0_0;  alias, 1 drivers
v0x26c1ec0_0 .net "addr1", 0 0, v0x26c17a0_0;  alias, 1 drivers
v0x26c1f90_0 .net "in0", 0 0, L_0x272d160;  alias, 1 drivers
v0x26c2080_0 .net "in0and", 0 0, L_0x272e890;  1 drivers
v0x26c2120_0 .net "in1", 0 0, L_0x272db30;  alias, 1 drivers
v0x26c21c0_0 .net "in1and", 0 0, L_0x272e9a0;  1 drivers
v0x26c2280_0 .net "in2", 0 0, L_0x272d940;  alias, 1 drivers
v0x26c23d0_0 .net "in2and", 0 0, L_0x272eb50;  1 drivers
v0x26c2490_0 .net "in3", 0 0, L_0x272de90;  alias, 1 drivers
v0x26c2550_0 .net "in3and", 0 0, L_0x272ecb0;  1 drivers
v0x26c2610_0 .net "notA0", 0 0, L_0x272e110;  1 drivers
v0x26c26d0_0 .net "notA0andA1", 0 0, L_0x272e5d0;  1 drivers
v0x26c2790_0 .net "notA0andnotA1", 0 0, L_0x272e730;  1 drivers
v0x26c2850_0 .net "notA1", 0 0, L_0x272e1d0;  1 drivers
v0x26c2910_0 .net "out", 0 0, L_0x272ee10;  alias, 1 drivers
S_0x26c42e0 .scope generate, "genblock[3]" "genblock[3]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26c44f0 .param/l "i" 0 3 55, +C4<011>;
S_0x26c45b0 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26c42e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x272f100/d .functor NOT 1, L_0x272f420, C4<0>, C4<0>, C4<0>;
L_0x272f100 .delay 1 (10000,10000,10000) L_0x272f100/d;
L_0x272f580/d .functor NOT 1, L_0x272f640, C4<0>, C4<0>, C4<0>;
L_0x272f580 .delay 1 (10000,10000,10000) L_0x272f580/d;
L_0x272f7a0/d .functor AND 1, L_0x272f900, L_0x272f100, L_0x272f580, C4<1>;
L_0x272f7a0 .delay 1 (40000,40000,40000) L_0x272f7a0/d;
L_0x272fa60/d .functor AND 1, L_0x272fb20, L_0x272fc80, L_0x272f580, C4<1>;
L_0x272fa60 .delay 1 (40000,40000,40000) L_0x272fa60/d;
L_0x272fd70/d .functor OR 1, L_0x272f7a0, L_0x272fa60, C4<0>, C4<0>;
L_0x272fd70 .delay 1 (30000,30000,30000) L_0x272fd70/d;
L_0x272fed0/d .functor XOR 1, L_0x272fd70, L_0x27321f0, C4<0>, C4<0>;
L_0x272fed0 .delay 1 (60000,60000,60000) L_0x272fed0/d;
L_0x2730030/d .functor XOR 1, L_0x2732090, L_0x272fed0, C4<0>, C4<0>;
L_0x2730030 .delay 1 (60000,60000,60000) L_0x2730030/d;
L_0x2730190/d .functor XOR 1, L_0x2730030, L_0x2732290, C4<0>, C4<0>;
L_0x2730190 .delay 1 (60000,60000,60000) L_0x2730190/d;
L_0x2730390/d .functor AND 1, L_0x2732090, L_0x27321f0, C4<1>, C4<1>;
L_0x2730390 .delay 1 (30000,30000,30000) L_0x2730390/d;
L_0x2730540/d .functor AND 1, L_0x2732090, L_0x272fed0, C4<1>, C4<1>;
L_0x2730540 .delay 1 (30000,30000,30000) L_0x2730540/d;
L_0x2730700/d .functor AND 1, L_0x2732290, L_0x2730030, C4<1>, C4<1>;
L_0x2730700 .delay 1 (30000,30000,30000) L_0x2730700/d;
L_0x27307c0/d .functor OR 1, L_0x2730540, L_0x2730700, C4<0>, C4<0>;
L_0x27307c0 .delay 1 (30000,30000,30000) L_0x27307c0/d;
L_0x27309e0/d .functor OR 1, L_0x2732090, L_0x27321f0, C4<0>, C4<0>;
L_0x27309e0 .delay 1 (30000,30000,30000) L_0x27309e0/d;
L_0x2730b60/d .functor XOR 1, v0x26c4d20_0, L_0x27309e0, C4<0>, C4<0>;
L_0x2730b60 .delay 1 (60000,60000,60000) L_0x2730b60/d;
L_0x2730970/d .functor XOR 1, v0x26c4d20_0, L_0x2730390, C4<0>, C4<0>;
L_0x2730970 .delay 1 (60000,60000,60000) L_0x2730970/d;
L_0x2730ec0/d .functor XOR 1, L_0x2732090, L_0x27321f0, C4<0>, C4<0>;
L_0x2730ec0 .delay 1 (60000,60000,60000) L_0x2730ec0/d;
v0x26c6080_0 .net "AB", 0 0, L_0x2730390;  1 drivers
v0x26c6160_0 .net "AnewB", 0 0, L_0x2730540;  1 drivers
v0x26c6220_0 .net "AorB", 0 0, L_0x27309e0;  1 drivers
v0x26c62c0_0 .net "AxorB", 0 0, L_0x2730ec0;  1 drivers
v0x26c6390_0 .net "AxorB2", 0 0, L_0x2730030;  1 drivers
v0x26c6430_0 .net "AxorBC", 0 0, L_0x2730700;  1 drivers
v0x26c64f0_0 .net *"_s1", 0 0, L_0x272f420;  1 drivers
v0x26c65d0_0 .net *"_s3", 0 0, L_0x272f640;  1 drivers
v0x26c66b0_0 .net *"_s5", 0 0, L_0x272f900;  1 drivers
v0x26c6820_0 .net *"_s7", 0 0, L_0x272fb20;  1 drivers
v0x26c6900_0 .net *"_s9", 0 0, L_0x272fc80;  1 drivers
v0x26c69e0_0 .net "a", 0 0, L_0x2732090;  1 drivers
v0x26c6aa0_0 .net "address0", 0 0, v0x26c4b90_0;  1 drivers
v0x26c6b40_0 .net "address1", 0 0, v0x26c4c50_0;  1 drivers
v0x26c6c30_0 .net "b", 0 0, L_0x27321f0;  1 drivers
v0x26c6cf0_0 .net "carryin", 0 0, L_0x2732290;  1 drivers
v0x26c6db0_0 .net "carryout", 0 0, L_0x27307c0;  1 drivers
v0x26c6f60_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c7000_0 .net "invert", 0 0, v0x26c4d20_0;  1 drivers
v0x26c70a0_0 .net "nandand", 0 0, L_0x2730970;  1 drivers
v0x26c7140_0 .net "newB", 0 0, L_0x272fed0;  1 drivers
v0x26c71e0_0 .net "noror", 0 0, L_0x2730b60;  1 drivers
v0x26c7280_0 .net "notControl1", 0 0, L_0x272f100;  1 drivers
v0x26c7320_0 .net "notControl2", 0 0, L_0x272f580;  1 drivers
v0x26c73c0_0 .net "slt", 0 0, L_0x272fa60;  1 drivers
v0x26c7460_0 .net "suborslt", 0 0, L_0x272fd70;  1 drivers
v0x26c7500_0 .net "subtract", 0 0, L_0x272f7a0;  1 drivers
v0x26c75c0_0 .net "sum", 0 0, L_0x2731e40;  1 drivers
v0x26c7690_0 .net "sumval", 0 0, L_0x2730190;  1 drivers
L_0x272f420 .part v0x27282c0_0, 1, 1;
L_0x272f640 .part v0x27282c0_0, 2, 1;
L_0x272f900 .part v0x27282c0_0, 0, 1;
L_0x272fb20 .part v0x27282c0_0, 0, 1;
L_0x272fc80 .part v0x27282c0_0, 1, 1;
S_0x26c4820 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26c45b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26c4ab0_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c4b90_0 .var "address0", 0 0;
v0x26c4c50_0 .var "address1", 0 0;
v0x26c4d20_0 .var "invert", 0 0;
S_0x26c4e90 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26c45b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2731140/d .functor NOT 1, v0x26c4b90_0, C4<0>, C4<0>, C4<0>;
L_0x2731140 .delay 1 (10000,10000,10000) L_0x2731140/d;
L_0x2731200/d .functor NOT 1, v0x26c4c50_0, C4<0>, C4<0>, C4<0>;
L_0x2731200 .delay 1 (10000,10000,10000) L_0x2731200/d;
L_0x2731360/d .functor AND 1, v0x26c4b90_0, v0x26c4c50_0, C4<1>, C4<1>;
L_0x2731360 .delay 1 (30000,30000,30000) L_0x2731360/d;
L_0x27314f0/d .functor AND 1, v0x26c4b90_0, L_0x2731200, C4<1>, C4<1>;
L_0x27314f0 .delay 1 (30000,30000,30000) L_0x27314f0/d;
L_0x2731600/d .functor AND 1, L_0x2731140, v0x26c4c50_0, C4<1>, C4<1>;
L_0x2731600 .delay 1 (30000,30000,30000) L_0x2731600/d;
L_0x2731760/d .functor AND 1, L_0x2731140, L_0x2731200, C4<1>, C4<1>;
L_0x2731760 .delay 1 (30000,30000,30000) L_0x2731760/d;
L_0x27318c0/d .functor AND 1, L_0x2730190, L_0x2731760, C4<1>, C4<1>;
L_0x27318c0 .delay 1 (30000,30000,30000) L_0x27318c0/d;
L_0x27319d0/d .functor AND 1, L_0x2730b60, L_0x27314f0, C4<1>, C4<1>;
L_0x27319d0 .delay 1 (30000,30000,30000) L_0x27319d0/d;
L_0x2731b80/d .functor AND 1, L_0x2730970, L_0x2731600, C4<1>, C4<1>;
L_0x2731b80 .delay 1 (30000,30000,30000) L_0x2731b80/d;
L_0x2731ce0/d .functor AND 1, L_0x2730ec0, L_0x2731360, C4<1>, C4<1>;
L_0x2731ce0 .delay 1 (30000,30000,30000) L_0x2731ce0/d;
L_0x2731e40/d .functor OR 1, L_0x27318c0, L_0x27319d0, L_0x2731b80, L_0x2731ce0;
L_0x2731e40 .delay 1 (50000,50000,50000) L_0x2731e40/d;
v0x26c5170_0 .net "A0andA1", 0 0, L_0x2731360;  1 drivers
v0x26c5230_0 .net "A0andnotA1", 0 0, L_0x27314f0;  1 drivers
v0x26c52f0_0 .net "addr0", 0 0, v0x26c4b90_0;  alias, 1 drivers
v0x26c53c0_0 .net "addr1", 0 0, v0x26c4c50_0;  alias, 1 drivers
v0x26c5490_0 .net "in0", 0 0, L_0x2730190;  alias, 1 drivers
v0x26c5580_0 .net "in0and", 0 0, L_0x27318c0;  1 drivers
v0x26c5620_0 .net "in1", 0 0, L_0x2730b60;  alias, 1 drivers
v0x26c56c0_0 .net "in1and", 0 0, L_0x27319d0;  1 drivers
v0x26c5780_0 .net "in2", 0 0, L_0x2730970;  alias, 1 drivers
v0x26c58d0_0 .net "in2and", 0 0, L_0x2731b80;  1 drivers
v0x26c5990_0 .net "in3", 0 0, L_0x2730ec0;  alias, 1 drivers
v0x26c5a50_0 .net "in3and", 0 0, L_0x2731ce0;  1 drivers
v0x26c5b10_0 .net "notA0", 0 0, L_0x2731140;  1 drivers
v0x26c5bd0_0 .net "notA0andA1", 0 0, L_0x2731600;  1 drivers
v0x26c5c90_0 .net "notA0andnotA1", 0 0, L_0x2731760;  1 drivers
v0x26c5d50_0 .net "notA1", 0 0, L_0x2731200;  1 drivers
v0x26c5e10_0 .net "out", 0 0, L_0x2731e40;  alias, 1 drivers
S_0x26c77e0 .scope generate, "genblock[4]" "genblock[4]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26c7a40 .param/l "i" 0 3 55, +C4<0100>;
S_0x26c7b00 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26c77e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2732330/d .functor NOT 1, L_0x27323f0, C4<0>, C4<0>, C4<0>;
L_0x2732330 .delay 1 (10000,10000,10000) L_0x2732330/d;
L_0x2732550/d .functor NOT 1, L_0x2732610, C4<0>, C4<0>, C4<0>;
L_0x2732550 .delay 1 (10000,10000,10000) L_0x2732550/d;
L_0x2732770/d .functor AND 1, L_0x27328d0, L_0x2732330, L_0x2732550, C4<1>;
L_0x2732770 .delay 1 (40000,40000,40000) L_0x2732770/d;
L_0x2732a30/d .functor AND 1, L_0x2732af0, L_0x2732c50, L_0x2732550, C4<1>;
L_0x2732a30 .delay 1 (40000,40000,40000) L_0x2732a30/d;
L_0x2732d40/d .functor OR 1, L_0x2732770, L_0x2732a30, C4<0>, C4<0>;
L_0x2732d40 .delay 1 (30000,30000,30000) L_0x2732d40/d;
L_0x2732ea0/d .functor XOR 1, L_0x2732d40, L_0x2735060, C4<0>, C4<0>;
L_0x2732ea0 .delay 1 (60000,60000,60000) L_0x2732ea0/d;
L_0x2733000/d .functor XOR 1, L_0x2734f00, L_0x2732ea0, C4<0>, C4<0>;
L_0x2733000 .delay 1 (60000,60000,60000) L_0x2733000/d;
L_0x2733160/d .functor XOR 1, L_0x2733000, L_0x2735100, C4<0>, C4<0>;
L_0x2733160 .delay 1 (60000,60000,60000) L_0x2733160/d;
L_0x2733360/d .functor AND 1, L_0x2734f00, L_0x2735060, C4<1>, C4<1>;
L_0x2733360 .delay 1 (30000,30000,30000) L_0x2733360/d;
L_0x2733510/d .functor AND 1, L_0x2734f00, L_0x2732ea0, C4<1>, C4<1>;
L_0x2733510 .delay 1 (30000,30000,30000) L_0x2733510/d;
L_0x27336d0/d .functor AND 1, L_0x2735100, L_0x2733000, C4<1>, C4<1>;
L_0x27336d0 .delay 1 (30000,30000,30000) L_0x27336d0/d;
L_0x2733790/d .functor OR 1, L_0x2733510, L_0x27336d0, C4<0>, C4<0>;
L_0x2733790 .delay 1 (30000,30000,30000) L_0x2733790/d;
L_0x27339b0/d .functor OR 1, L_0x2734f00, L_0x2735060, C4<0>, C4<0>;
L_0x27339b0 .delay 1 (30000,30000,30000) L_0x27339b0/d;
L_0x2733b30/d .functor XOR 1, v0x26c8300_0, L_0x27339b0, C4<0>, C4<0>;
L_0x2733b30 .delay 1 (60000,60000,60000) L_0x2733b30/d;
L_0x2733940/d .functor XOR 1, v0x26c8300_0, L_0x2733360, C4<0>, C4<0>;
L_0x2733940 .delay 1 (60000,60000,60000) L_0x2733940/d;
L_0x2733e90/d .functor XOR 1, L_0x2734f00, L_0x2735060, C4<0>, C4<0>;
L_0x2733e90 .delay 1 (60000,60000,60000) L_0x2733e90/d;
v0x26c9620_0 .net "AB", 0 0, L_0x2733360;  1 drivers
v0x26c9700_0 .net "AnewB", 0 0, L_0x2733510;  1 drivers
v0x26c97c0_0 .net "AorB", 0 0, L_0x27339b0;  1 drivers
v0x26c9860_0 .net "AxorB", 0 0, L_0x2733e90;  1 drivers
v0x26c9930_0 .net "AxorB2", 0 0, L_0x2733000;  1 drivers
v0x26c99d0_0 .net "AxorBC", 0 0, L_0x27336d0;  1 drivers
v0x26c9a90_0 .net *"_s1", 0 0, L_0x27323f0;  1 drivers
v0x26c9b70_0 .net *"_s3", 0 0, L_0x2732610;  1 drivers
v0x26c9c50_0 .net *"_s5", 0 0, L_0x27328d0;  1 drivers
v0x26c9dc0_0 .net *"_s7", 0 0, L_0x2732af0;  1 drivers
v0x26c9ea0_0 .net *"_s9", 0 0, L_0x2732c50;  1 drivers
v0x26c9f80_0 .net "a", 0 0, L_0x2734f00;  1 drivers
v0x26ca040_0 .net "address0", 0 0, v0x26c81c0_0;  1 drivers
v0x26ca0e0_0 .net "address1", 0 0, v0x26c8260_0;  1 drivers
v0x26ca1d0_0 .net "b", 0 0, L_0x2735060;  1 drivers
v0x26ca290_0 .net "carryin", 0 0, L_0x2735100;  1 drivers
v0x26ca350_0 .net "carryout", 0 0, L_0x2733790;  1 drivers
v0x26ca500_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26ca5a0_0 .net "invert", 0 0, v0x26c8300_0;  1 drivers
v0x26ca640_0 .net "nandand", 0 0, L_0x2733940;  1 drivers
v0x26ca6e0_0 .net "newB", 0 0, L_0x2732ea0;  1 drivers
v0x26ca780_0 .net "noror", 0 0, L_0x2733b30;  1 drivers
v0x26ca820_0 .net "notControl1", 0 0, L_0x2732330;  1 drivers
v0x26ca8c0_0 .net "notControl2", 0 0, L_0x2732550;  1 drivers
v0x26ca960_0 .net "slt", 0 0, L_0x2732a30;  1 drivers
v0x26caa00_0 .net "suborslt", 0 0, L_0x2732d40;  1 drivers
v0x26caaa0_0 .net "subtract", 0 0, L_0x2732770;  1 drivers
v0x26cab60_0 .net "sum", 0 0, L_0x2734c70;  1 drivers
v0x26cac30_0 .net "sumval", 0 0, L_0x2733160;  1 drivers
L_0x27323f0 .part v0x27282c0_0, 1, 1;
L_0x2732610 .part v0x27282c0_0, 2, 1;
L_0x27328d0 .part v0x27282c0_0, 0, 1;
L_0x2732af0 .part v0x27282c0_0, 0, 1;
L_0x2732c50 .part v0x27282c0_0, 1, 1;
S_0x26c7d70 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26c7b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26c7fd0_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c81c0_0 .var "address0", 0 0;
v0x26c8260_0 .var "address1", 0 0;
v0x26c8300_0 .var "invert", 0 0;
S_0x26c8430 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26c7b00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2734110/d .functor NOT 1, v0x26c81c0_0, C4<0>, C4<0>, C4<0>;
L_0x2734110 .delay 1 (10000,10000,10000) L_0x2734110/d;
L_0x272ad30/d .functor NOT 1, v0x26c8260_0, C4<0>, C4<0>, C4<0>;
L_0x272ad30 .delay 1 (10000,10000,10000) L_0x272ad30/d;
L_0x2734180/d .functor AND 1, v0x26c81c0_0, v0x26c8260_0, C4<1>, C4<1>;
L_0x2734180 .delay 1 (30000,30000,30000) L_0x2734180/d;
L_0x2734310/d .functor AND 1, v0x26c81c0_0, L_0x272ad30, C4<1>, C4<1>;
L_0x2734310 .delay 1 (30000,30000,30000) L_0x2734310/d;
L_0x27343d0/d .functor AND 1, L_0x2734110, v0x26c8260_0, C4<1>, C4<1>;
L_0x27343d0 .delay 1 (30000,30000,30000) L_0x27343d0/d;
L_0x2734530/d .functor AND 1, L_0x2734110, L_0x272ad30, C4<1>, C4<1>;
L_0x2734530 .delay 1 (30000,30000,30000) L_0x2734530/d;
L_0x2734690/d .functor AND 1, L_0x2733160, L_0x2734530, C4<1>, C4<1>;
L_0x2734690 .delay 1 (30000,30000,30000) L_0x2734690/d;
L_0x27347a0/d .functor AND 1, L_0x2733b30, L_0x2734310, C4<1>, C4<1>;
L_0x27347a0 .delay 1 (30000,30000,30000) L_0x27347a0/d;
L_0x2734950/d .functor AND 1, L_0x2733940, L_0x27343d0, C4<1>, C4<1>;
L_0x2734950 .delay 1 (30000,30000,30000) L_0x2734950/d;
L_0x2734ab0/d .functor AND 1, L_0x2733e90, L_0x2734180, C4<1>, C4<1>;
L_0x2734ab0 .delay 1 (30000,30000,30000) L_0x2734ab0/d;
L_0x2734c70/d .functor OR 1, L_0x2734690, L_0x27347a0, L_0x2734950, L_0x2734ab0;
L_0x2734c70 .delay 1 (50000,50000,50000) L_0x2734c70/d;
v0x26c8710_0 .net "A0andA1", 0 0, L_0x2734180;  1 drivers
v0x26c87d0_0 .net "A0andnotA1", 0 0, L_0x2734310;  1 drivers
v0x26c8890_0 .net "addr0", 0 0, v0x26c81c0_0;  alias, 1 drivers
v0x26c8960_0 .net "addr1", 0 0, v0x26c8260_0;  alias, 1 drivers
v0x26c8a30_0 .net "in0", 0 0, L_0x2733160;  alias, 1 drivers
v0x26c8b20_0 .net "in0and", 0 0, L_0x2734690;  1 drivers
v0x26c8bc0_0 .net "in1", 0 0, L_0x2733b30;  alias, 1 drivers
v0x26c8c60_0 .net "in1and", 0 0, L_0x27347a0;  1 drivers
v0x26c8d20_0 .net "in2", 0 0, L_0x2733940;  alias, 1 drivers
v0x26c8e70_0 .net "in2and", 0 0, L_0x2734950;  1 drivers
v0x26c8f30_0 .net "in3", 0 0, L_0x2733e90;  alias, 1 drivers
v0x26c8ff0_0 .net "in3and", 0 0, L_0x2734ab0;  1 drivers
v0x26c90b0_0 .net "notA0", 0 0, L_0x2734110;  1 drivers
v0x26c9170_0 .net "notA0andA1", 0 0, L_0x27343d0;  1 drivers
v0x26c9230_0 .net "notA0andnotA1", 0 0, L_0x2734530;  1 drivers
v0x26c92f0_0 .net "notA1", 0 0, L_0x272ad30;  1 drivers
v0x26c93b0_0 .net "out", 0 0, L_0x2734c70;  alias, 1 drivers
S_0x26cad80 .scope generate, "genblock[5]" "genblock[5]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26caf90 .param/l "i" 0 3 55, +C4<0101>;
S_0x26cb050 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26cad80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2734fa0/d .functor NOT 1, L_0x2735230, C4<0>, C4<0>, C4<0>;
L_0x2734fa0 .delay 1 (10000,10000,10000) L_0x2734fa0/d;
L_0x2735390/d .functor NOT 1, L_0x2735450, C4<0>, C4<0>, C4<0>;
L_0x2735390 .delay 1 (10000,10000,10000) L_0x2735390/d;
L_0x27355b0/d .functor AND 1, L_0x2735710, L_0x2734fa0, L_0x2735390, C4<1>;
L_0x27355b0 .delay 1 (40000,40000,40000) L_0x27355b0/d;
L_0x2735870/d .functor AND 1, L_0x2735930, L_0x2735a90, L_0x2735390, C4<1>;
L_0x2735870 .delay 1 (40000,40000,40000) L_0x2735870/d;
L_0x2735b80/d .functor OR 1, L_0x27355b0, L_0x2735870, C4<0>, C4<0>;
L_0x2735b80 .delay 1 (30000,30000,30000) L_0x2735b80/d;
L_0x2735ce0/d .functor XOR 1, L_0x2735b80, L_0x2737fe0, C4<0>, C4<0>;
L_0x2735ce0 .delay 1 (60000,60000,60000) L_0x2735ce0/d;
L_0x2735e40/d .functor XOR 1, L_0x2737e80, L_0x2735ce0, C4<0>, C4<0>;
L_0x2735e40 .delay 1 (60000,60000,60000) L_0x2735e40/d;
L_0x2735fa0/d .functor XOR 1, L_0x2735e40, L_0x2738100, C4<0>, C4<0>;
L_0x2735fa0 .delay 1 (60000,60000,60000) L_0x2735fa0/d;
L_0x27361a0/d .functor AND 1, L_0x2737e80, L_0x2737fe0, C4<1>, C4<1>;
L_0x27361a0 .delay 1 (30000,30000,30000) L_0x27361a0/d;
L_0x2736350/d .functor AND 1, L_0x2737e80, L_0x2735ce0, C4<1>, C4<1>;
L_0x2736350 .delay 1 (30000,30000,30000) L_0x2736350/d;
L_0x2736510/d .functor AND 1, L_0x2738100, L_0x2735e40, C4<1>, C4<1>;
L_0x2736510 .delay 1 (30000,30000,30000) L_0x2736510/d;
L_0x2736580/d .functor OR 1, L_0x2736350, L_0x2736510, C4<0>, C4<0>;
L_0x2736580 .delay 1 (30000,30000,30000) L_0x2736580/d;
L_0x27367a0/d .functor OR 1, L_0x2737e80, L_0x2737fe0, C4<0>, C4<0>;
L_0x27367a0 .delay 1 (30000,30000,30000) L_0x27367a0/d;
L_0x2736920/d .functor XOR 1, v0x26cb7c0_0, L_0x27367a0, C4<0>, C4<0>;
L_0x2736920 .delay 1 (60000,60000,60000) L_0x2736920/d;
L_0x2736730/d .functor XOR 1, v0x26cb7c0_0, L_0x27361a0, C4<0>, C4<0>;
L_0x2736730 .delay 1 (60000,60000,60000) L_0x2736730/d;
L_0x2736d20/d .functor XOR 1, L_0x2737e80, L_0x2737fe0, C4<0>, C4<0>;
L_0x2736d20 .delay 1 (60000,60000,60000) L_0x2736d20/d;
v0x26ccb20_0 .net "AB", 0 0, L_0x27361a0;  1 drivers
v0x26ccc00_0 .net "AnewB", 0 0, L_0x2736350;  1 drivers
v0x26cccc0_0 .net "AorB", 0 0, L_0x27367a0;  1 drivers
v0x26ccd60_0 .net "AxorB", 0 0, L_0x2736d20;  1 drivers
v0x26cce30_0 .net "AxorB2", 0 0, L_0x2735e40;  1 drivers
v0x26cced0_0 .net "AxorBC", 0 0, L_0x2736510;  1 drivers
v0x26ccf90_0 .net *"_s1", 0 0, L_0x2735230;  1 drivers
v0x26cd070_0 .net *"_s3", 0 0, L_0x2735450;  1 drivers
v0x26cd150_0 .net *"_s5", 0 0, L_0x2735710;  1 drivers
v0x26cd2c0_0 .net *"_s7", 0 0, L_0x2735930;  1 drivers
v0x26cd3a0_0 .net *"_s9", 0 0, L_0x2735a90;  1 drivers
v0x26cd480_0 .net "a", 0 0, L_0x2737e80;  1 drivers
v0x26cd540_0 .net "address0", 0 0, v0x26cb630_0;  1 drivers
v0x26cd5e0_0 .net "address1", 0 0, v0x26cb6f0_0;  1 drivers
v0x26cd6d0_0 .net "b", 0 0, L_0x2737fe0;  1 drivers
v0x26cd790_0 .net "carryin", 0 0, L_0x2738100;  1 drivers
v0x26cd850_0 .net "carryout", 0 0, L_0x2736580;  1 drivers
v0x26cda00_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26cdaa0_0 .net "invert", 0 0, v0x26cb7c0_0;  1 drivers
v0x26cdb40_0 .net "nandand", 0 0, L_0x2736730;  1 drivers
v0x26cdbe0_0 .net "newB", 0 0, L_0x2735ce0;  1 drivers
v0x26cdc80_0 .net "noror", 0 0, L_0x2736920;  1 drivers
v0x26cdd20_0 .net "notControl1", 0 0, L_0x2734fa0;  1 drivers
v0x26cddc0_0 .net "notControl2", 0 0, L_0x2735390;  1 drivers
v0x26cde60_0 .net "slt", 0 0, L_0x2735870;  1 drivers
v0x26cdf00_0 .net "suborslt", 0 0, L_0x2735b80;  1 drivers
v0x26cdfa0_0 .net "subtract", 0 0, L_0x27355b0;  1 drivers
v0x26ce060_0 .net "sum", 0 0, L_0x2737bf0;  1 drivers
v0x26ce130_0 .net "sumval", 0 0, L_0x2735fa0;  1 drivers
L_0x2735230 .part v0x27282c0_0, 1, 1;
L_0x2735450 .part v0x27282c0_0, 2, 1;
L_0x2735710 .part v0x27282c0_0, 0, 1;
L_0x2735930 .part v0x27282c0_0, 0, 1;
L_0x2735a90 .part v0x27282c0_0, 1, 1;
S_0x26cb2c0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26cb050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26cb550_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26cb630_0 .var "address0", 0 0;
v0x26cb6f0_0 .var "address1", 0 0;
v0x26cb7c0_0 .var "invert", 0 0;
S_0x26cb930 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26cb050;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2736fa0/d .functor NOT 1, v0x26cb630_0, C4<0>, C4<0>, C4<0>;
L_0x2736fa0 .delay 1 (10000,10000,10000) L_0x2736fa0/d;
L_0x2737010/d .functor NOT 1, v0x26cb6f0_0, C4<0>, C4<0>, C4<0>;
L_0x2737010 .delay 1 (10000,10000,10000) L_0x2737010/d;
L_0x2736b20/d .functor AND 1, v0x26cb630_0, v0x26cb6f0_0, C4<1>, C4<1>;
L_0x2736b20 .delay 1 (30000,30000,30000) L_0x2736b20/d;
L_0x2737290/d .functor AND 1, v0x26cb630_0, L_0x2737010, C4<1>, C4<1>;
L_0x2737290 .delay 1 (30000,30000,30000) L_0x2737290/d;
L_0x27373a0/d .functor AND 1, L_0x2736fa0, v0x26cb6f0_0, C4<1>, C4<1>;
L_0x27373a0 .delay 1 (30000,30000,30000) L_0x27373a0/d;
L_0x2737500/d .functor AND 1, L_0x2736fa0, L_0x2737010, C4<1>, C4<1>;
L_0x2737500 .delay 1 (30000,30000,30000) L_0x2737500/d;
L_0x2737660/d .functor AND 1, L_0x2735fa0, L_0x2737500, C4<1>, C4<1>;
L_0x2737660 .delay 1 (30000,30000,30000) L_0x2737660/d;
L_0x2737720/d .functor AND 1, L_0x2736920, L_0x2737290, C4<1>, C4<1>;
L_0x2737720 .delay 1 (30000,30000,30000) L_0x2737720/d;
L_0x27378d0/d .functor AND 1, L_0x2736730, L_0x27373a0, C4<1>, C4<1>;
L_0x27378d0 .delay 1 (30000,30000,30000) L_0x27378d0/d;
L_0x2737a30/d .functor AND 1, L_0x2736d20, L_0x2736b20, C4<1>, C4<1>;
L_0x2737a30 .delay 1 (30000,30000,30000) L_0x2737a30/d;
L_0x2737bf0/d .functor OR 1, L_0x2737660, L_0x2737720, L_0x27378d0, L_0x2737a30;
L_0x2737bf0 .delay 1 (50000,50000,50000) L_0x2737bf0/d;
v0x26cbc10_0 .net "A0andA1", 0 0, L_0x2736b20;  1 drivers
v0x26cbcd0_0 .net "A0andnotA1", 0 0, L_0x2737290;  1 drivers
v0x26cbd90_0 .net "addr0", 0 0, v0x26cb630_0;  alias, 1 drivers
v0x26cbe60_0 .net "addr1", 0 0, v0x26cb6f0_0;  alias, 1 drivers
v0x26cbf30_0 .net "in0", 0 0, L_0x2735fa0;  alias, 1 drivers
v0x26cc020_0 .net "in0and", 0 0, L_0x2737660;  1 drivers
v0x26cc0c0_0 .net "in1", 0 0, L_0x2736920;  alias, 1 drivers
v0x26cc160_0 .net "in1and", 0 0, L_0x2737720;  1 drivers
v0x26cc220_0 .net "in2", 0 0, L_0x2736730;  alias, 1 drivers
v0x26cc370_0 .net "in2and", 0 0, L_0x27378d0;  1 drivers
v0x26cc430_0 .net "in3", 0 0, L_0x2736d20;  alias, 1 drivers
v0x26cc4f0_0 .net "in3and", 0 0, L_0x2737a30;  1 drivers
v0x26cc5b0_0 .net "notA0", 0 0, L_0x2736fa0;  1 drivers
v0x26cc670_0 .net "notA0andA1", 0 0, L_0x27373a0;  1 drivers
v0x26cc730_0 .net "notA0andnotA1", 0 0, L_0x2737500;  1 drivers
v0x26cc7f0_0 .net "notA1", 0 0, L_0x2737010;  1 drivers
v0x26cc8b0_0 .net "out", 0 0, L_0x2737bf0;  alias, 1 drivers
S_0x26ce280 .scope generate, "genblock[6]" "genblock[6]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26ce490 .param/l "i" 0 3 55, +C4<0110>;
S_0x26ce550 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26ce280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2732130/d .functor NOT 1, L_0x27381a0, C4<0>, C4<0>, C4<0>;
L_0x2732130 .delay 1 (10000,10000,10000) L_0x2732130/d;
L_0x2738300/d .functor NOT 1, L_0x27383c0, C4<0>, C4<0>, C4<0>;
L_0x2738300 .delay 1 (10000,10000,10000) L_0x2738300/d;
L_0x2738520/d .functor AND 1, L_0x2738680, L_0x2732130, L_0x2738300, C4<1>;
L_0x2738520 .delay 1 (40000,40000,40000) L_0x2738520/d;
L_0x27387e0/d .functor AND 1, L_0x27388a0, L_0x2738a00, L_0x2738300, C4<1>;
L_0x27387e0 .delay 1 (40000,40000,40000) L_0x27387e0/d;
L_0x2738af0/d .functor OR 1, L_0x2738520, L_0x27387e0, C4<0>, C4<0>;
L_0x2738af0 .delay 1 (30000,30000,30000) L_0x2738af0/d;
L_0x2738c50/d .functor XOR 1, L_0x2738af0, L_0x273b0b0, C4<0>, C4<0>;
L_0x2738c50 .delay 1 (60000,60000,60000) L_0x2738c50/d;
L_0x2738db0/d .functor XOR 1, L_0x273ae40, L_0x2738c50, C4<0>, C4<0>;
L_0x2738db0 .delay 1 (60000,60000,60000) L_0x2738db0/d;
L_0x2738f10/d .functor XOR 1, L_0x2738db0, L_0x273b260, C4<0>, C4<0>;
L_0x2738f10 .delay 1 (60000,60000,60000) L_0x2738f10/d;
L_0x2739110/d .functor AND 1, L_0x273ae40, L_0x273b0b0, C4<1>, C4<1>;
L_0x2739110 .delay 1 (30000,30000,30000) L_0x2739110/d;
L_0x27392c0/d .functor AND 1, L_0x273ae40, L_0x2738c50, C4<1>, C4<1>;
L_0x27392c0 .delay 1 (30000,30000,30000) L_0x27392c0/d;
L_0x2739480/d .functor AND 1, L_0x273b260, L_0x2738db0, C4<1>, C4<1>;
L_0x2739480 .delay 1 (30000,30000,30000) L_0x2739480/d;
L_0x2739540/d .functor OR 1, L_0x27392c0, L_0x2739480, C4<0>, C4<0>;
L_0x2739540 .delay 1 (30000,30000,30000) L_0x2739540/d;
L_0x2739760/d .functor OR 1, L_0x273ae40, L_0x273b0b0, C4<0>, C4<0>;
L_0x2739760 .delay 1 (30000,30000,30000) L_0x2739760/d;
L_0x27398e0/d .functor XOR 1, v0x26cecc0_0, L_0x2739760, C4<0>, C4<0>;
L_0x27398e0 .delay 1 (60000,60000,60000) L_0x27398e0/d;
L_0x27396f0/d .functor XOR 1, v0x26cecc0_0, L_0x2739110, C4<0>, C4<0>;
L_0x27396f0 .delay 1 (60000,60000,60000) L_0x27396f0/d;
L_0x2739ce0/d .functor XOR 1, L_0x273ae40, L_0x273b0b0, C4<0>, C4<0>;
L_0x2739ce0 .delay 1 (60000,60000,60000) L_0x2739ce0/d;
v0x26d0020_0 .net "AB", 0 0, L_0x2739110;  1 drivers
v0x26d0100_0 .net "AnewB", 0 0, L_0x27392c0;  1 drivers
v0x26d01c0_0 .net "AorB", 0 0, L_0x2739760;  1 drivers
v0x26d0260_0 .net "AxorB", 0 0, L_0x2739ce0;  1 drivers
v0x26d0330_0 .net "AxorB2", 0 0, L_0x2738db0;  1 drivers
v0x26d03d0_0 .net "AxorBC", 0 0, L_0x2739480;  1 drivers
v0x26d0490_0 .net *"_s1", 0 0, L_0x27381a0;  1 drivers
v0x26d0570_0 .net *"_s3", 0 0, L_0x27383c0;  1 drivers
v0x26d0650_0 .net *"_s5", 0 0, L_0x2738680;  1 drivers
v0x26d07c0_0 .net *"_s7", 0 0, L_0x27388a0;  1 drivers
v0x26d08a0_0 .net *"_s9", 0 0, L_0x2738a00;  1 drivers
v0x26d0980_0 .net "a", 0 0, L_0x273ae40;  1 drivers
v0x26d0a40_0 .net "address0", 0 0, v0x26ceb30_0;  1 drivers
v0x26d0ae0_0 .net "address1", 0 0, v0x26cebf0_0;  1 drivers
v0x26d0bd0_0 .net "b", 0 0, L_0x273b0b0;  1 drivers
v0x26d0c90_0 .net "carryin", 0 0, L_0x273b260;  1 drivers
v0x26d0d50_0 .net "carryout", 0 0, L_0x2739540;  1 drivers
v0x26d0f00_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d0fa0_0 .net "invert", 0 0, v0x26cecc0_0;  1 drivers
v0x26d1040_0 .net "nandand", 0 0, L_0x27396f0;  1 drivers
v0x26d10e0_0 .net "newB", 0 0, L_0x2738c50;  1 drivers
v0x26d1180_0 .net "noror", 0 0, L_0x27398e0;  1 drivers
v0x26d1220_0 .net "notControl1", 0 0, L_0x2732130;  1 drivers
v0x26d12c0_0 .net "notControl2", 0 0, L_0x2738300;  1 drivers
v0x26d1360_0 .net "slt", 0 0, L_0x27387e0;  1 drivers
v0x26d1400_0 .net "suborslt", 0 0, L_0x2738af0;  1 drivers
v0x26d14a0_0 .net "subtract", 0 0, L_0x2738520;  1 drivers
v0x26d1540_0 .net "sum", 0 0, L_0x273abb0;  1 drivers
v0x26d15e0_0 .net "sumval", 0 0, L_0x2738f10;  1 drivers
L_0x27381a0 .part v0x27282c0_0, 1, 1;
L_0x27383c0 .part v0x27282c0_0, 2, 1;
L_0x2738680 .part v0x27282c0_0, 0, 1;
L_0x27388a0 .part v0x27282c0_0, 0, 1;
L_0x2738a00 .part v0x27282c0_0, 1, 1;
S_0x26ce7c0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26ce550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26cea50_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26ceb30_0 .var "address0", 0 0;
v0x26cebf0_0 .var "address1", 0 0;
v0x26cecc0_0 .var "invert", 0 0;
S_0x26cee30 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26ce550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2739f60/d .functor NOT 1, v0x26ceb30_0, C4<0>, C4<0>, C4<0>;
L_0x2739f60 .delay 1 (10000,10000,10000) L_0x2739f60/d;
L_0x2739fd0/d .functor NOT 1, v0x26cebf0_0, C4<0>, C4<0>, C4<0>;
L_0x2739fd0 .delay 1 (10000,10000,10000) L_0x2739fd0/d;
L_0x2739ae0/d .functor AND 1, v0x26ceb30_0, v0x26cebf0_0, C4<1>, C4<1>;
L_0x2739ae0 .delay 1 (30000,30000,30000) L_0x2739ae0/d;
L_0x273a250/d .functor AND 1, v0x26ceb30_0, L_0x2739fd0, C4<1>, C4<1>;
L_0x273a250 .delay 1 (30000,30000,30000) L_0x273a250/d;
L_0x273a360/d .functor AND 1, L_0x2739f60, v0x26cebf0_0, C4<1>, C4<1>;
L_0x273a360 .delay 1 (30000,30000,30000) L_0x273a360/d;
L_0x273a4c0/d .functor AND 1, L_0x2739f60, L_0x2739fd0, C4<1>, C4<1>;
L_0x273a4c0 .delay 1 (30000,30000,30000) L_0x273a4c0/d;
L_0x273a620/d .functor AND 1, L_0x2738f10, L_0x273a4c0, C4<1>, C4<1>;
L_0x273a620 .delay 1 (30000,30000,30000) L_0x273a620/d;
L_0x273a6e0/d .functor AND 1, L_0x27398e0, L_0x273a250, C4<1>, C4<1>;
L_0x273a6e0 .delay 1 (30000,30000,30000) L_0x273a6e0/d;
L_0x273a890/d .functor AND 1, L_0x27396f0, L_0x273a360, C4<1>, C4<1>;
L_0x273a890 .delay 1 (30000,30000,30000) L_0x273a890/d;
L_0x273a9f0/d .functor AND 1, L_0x2739ce0, L_0x2739ae0, C4<1>, C4<1>;
L_0x273a9f0 .delay 1 (30000,30000,30000) L_0x273a9f0/d;
L_0x273abb0/d .functor OR 1, L_0x273a620, L_0x273a6e0, L_0x273a890, L_0x273a9f0;
L_0x273abb0 .delay 1 (50000,50000,50000) L_0x273abb0/d;
v0x26cf110_0 .net "A0andA1", 0 0, L_0x2739ae0;  1 drivers
v0x26cf1d0_0 .net "A0andnotA1", 0 0, L_0x273a250;  1 drivers
v0x26cf290_0 .net "addr0", 0 0, v0x26ceb30_0;  alias, 1 drivers
v0x26cf360_0 .net "addr1", 0 0, v0x26cebf0_0;  alias, 1 drivers
v0x26cf430_0 .net "in0", 0 0, L_0x2738f10;  alias, 1 drivers
v0x26cf520_0 .net "in0and", 0 0, L_0x273a620;  1 drivers
v0x26cf5c0_0 .net "in1", 0 0, L_0x27398e0;  alias, 1 drivers
v0x26cf660_0 .net "in1and", 0 0, L_0x273a6e0;  1 drivers
v0x26cf720_0 .net "in2", 0 0, L_0x27396f0;  alias, 1 drivers
v0x26cf870_0 .net "in2and", 0 0, L_0x273a890;  1 drivers
v0x26cf930_0 .net "in3", 0 0, L_0x2739ce0;  alias, 1 drivers
v0x26cf9f0_0 .net "in3and", 0 0, L_0x273a9f0;  1 drivers
v0x26cfab0_0 .net "notA0", 0 0, L_0x2739f60;  1 drivers
v0x26cfb70_0 .net "notA0andA1", 0 0, L_0x273a360;  1 drivers
v0x26cfc30_0 .net "notA0andnotA1", 0 0, L_0x273a4c0;  1 drivers
v0x26cfcf0_0 .net "notA1", 0 0, L_0x2739fd0;  1 drivers
v0x26cfdb0_0 .net "out", 0 0, L_0x273abb0;  alias, 1 drivers
S_0x26d1770 .scope generate, "genblock[7]" "genblock[7]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26d1980 .param/l "i" 0 3 55, +C4<0111>;
S_0x26d1a40 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26d1770;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x273aee0/d .functor NOT 1, L_0x273b3a0, C4<0>, C4<0>, C4<0>;
L_0x273aee0 .delay 1 (10000,10000,10000) L_0x273aee0/d;
L_0x2738080/d .functor NOT 1, L_0x273b490, C4<0>, C4<0>, C4<0>;
L_0x2738080 .delay 1 (10000,10000,10000) L_0x2738080/d;
L_0x273b5f0/d .functor AND 1, L_0x273b750, L_0x273aee0, L_0x2738080, C4<1>;
L_0x273b5f0 .delay 1 (40000,40000,40000) L_0x273b5f0/d;
L_0x273b8b0/d .functor AND 1, L_0x273b970, L_0x273bad0, L_0x2738080, C4<1>;
L_0x273b8b0 .delay 1 (40000,40000,40000) L_0x273b8b0/d;
L_0x273bbc0/d .functor OR 1, L_0x273b5f0, L_0x273b8b0, C4<0>, C4<0>;
L_0x273bbc0 .delay 1 (30000,30000,30000) L_0x273bbc0/d;
L_0x273bd20/d .functor XOR 1, L_0x273bbc0, L_0x273e020, C4<0>, C4<0>;
L_0x273bd20 .delay 1 (60000,60000,60000) L_0x273bd20/d;
L_0x273be80/d .functor XOR 1, L_0x273dec0, L_0x273bd20, C4<0>, C4<0>;
L_0x273be80 .delay 1 (60000,60000,60000) L_0x273be80/d;
L_0x273bfe0/d .functor XOR 1, L_0x273be80, L_0x273b300, C4<0>, C4<0>;
L_0x273bfe0 .delay 1 (60000,60000,60000) L_0x273bfe0/d;
L_0x273c1e0/d .functor AND 1, L_0x273dec0, L_0x273e020, C4<1>, C4<1>;
L_0x273c1e0 .delay 1 (30000,30000,30000) L_0x273c1e0/d;
L_0x273c390/d .functor AND 1, L_0x273dec0, L_0x273bd20, C4<1>, C4<1>;
L_0x273c390 .delay 1 (30000,30000,30000) L_0x273c390/d;
L_0x273c550/d .functor AND 1, L_0x273b300, L_0x273be80, C4<1>, C4<1>;
L_0x273c550 .delay 1 (30000,30000,30000) L_0x273c550/d;
L_0x273c5c0/d .functor OR 1, L_0x273c390, L_0x273c550, C4<0>, C4<0>;
L_0x273c5c0 .delay 1 (30000,30000,30000) L_0x273c5c0/d;
L_0x273c7e0/d .functor OR 1, L_0x273dec0, L_0x273e020, C4<0>, C4<0>;
L_0x273c7e0 .delay 1 (30000,30000,30000) L_0x273c7e0/d;
L_0x273c960/d .functor XOR 1, v0x26d21b0_0, L_0x273c7e0, C4<0>, C4<0>;
L_0x273c960 .delay 1 (60000,60000,60000) L_0x273c960/d;
L_0x273c770/d .functor XOR 1, v0x26d21b0_0, L_0x273c1e0, C4<0>, C4<0>;
L_0x273c770 .delay 1 (60000,60000,60000) L_0x273c770/d;
L_0x273cd60/d .functor XOR 1, L_0x273dec0, L_0x273e020, C4<0>, C4<0>;
L_0x273cd60 .delay 1 (60000,60000,60000) L_0x273cd60/d;
v0x26d3510_0 .net "AB", 0 0, L_0x273c1e0;  1 drivers
v0x26d35f0_0 .net "AnewB", 0 0, L_0x273c390;  1 drivers
v0x26d36b0_0 .net "AorB", 0 0, L_0x273c7e0;  1 drivers
v0x26d3750_0 .net "AxorB", 0 0, L_0x273cd60;  1 drivers
v0x26d3820_0 .net "AxorB2", 0 0, L_0x273be80;  1 drivers
v0x26d38c0_0 .net "AxorBC", 0 0, L_0x273c550;  1 drivers
v0x26d3980_0 .net *"_s1", 0 0, L_0x273b3a0;  1 drivers
v0x26d3a60_0 .net *"_s3", 0 0, L_0x273b490;  1 drivers
v0x26d3b40_0 .net *"_s5", 0 0, L_0x273b750;  1 drivers
v0x26d3cb0_0 .net *"_s7", 0 0, L_0x273b970;  1 drivers
v0x26d3d90_0 .net *"_s9", 0 0, L_0x273bad0;  1 drivers
v0x26d3e70_0 .net "a", 0 0, L_0x273dec0;  1 drivers
v0x26d3f30_0 .net "address0", 0 0, v0x26d2020_0;  1 drivers
v0x26d3fd0_0 .net "address1", 0 0, v0x26d20e0_0;  1 drivers
v0x26d40c0_0 .net "b", 0 0, L_0x273e020;  1 drivers
v0x26d4180_0 .net "carryin", 0 0, L_0x273b300;  1 drivers
v0x26d4240_0 .net "carryout", 0 0, L_0x273c5c0;  1 drivers
v0x26d43f0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d4490_0 .net "invert", 0 0, v0x26d21b0_0;  1 drivers
v0x26d4530_0 .net "nandand", 0 0, L_0x273c770;  1 drivers
v0x26d45d0_0 .net "newB", 0 0, L_0x273bd20;  1 drivers
v0x26d4670_0 .net "noror", 0 0, L_0x273c960;  1 drivers
v0x26d4710_0 .net "notControl1", 0 0, L_0x273aee0;  1 drivers
v0x26d47b0_0 .net "notControl2", 0 0, L_0x2738080;  1 drivers
v0x26d4850_0 .net "slt", 0 0, L_0x273b8b0;  1 drivers
v0x26d48f0_0 .net "suborslt", 0 0, L_0x273bbc0;  1 drivers
v0x26d4990_0 .net "subtract", 0 0, L_0x273b5f0;  1 drivers
v0x26d4a50_0 .net "sum", 0 0, L_0x273dc30;  1 drivers
v0x26d4b20_0 .net "sumval", 0 0, L_0x273bfe0;  1 drivers
L_0x273b3a0 .part v0x27282c0_0, 1, 1;
L_0x273b490 .part v0x27282c0_0, 2, 1;
L_0x273b750 .part v0x27282c0_0, 0, 1;
L_0x273b970 .part v0x27282c0_0, 0, 1;
L_0x273bad0 .part v0x27282c0_0, 1, 1;
S_0x26d1cb0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26d1a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26d1f40_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d2020_0 .var "address0", 0 0;
v0x26d20e0_0 .var "address1", 0 0;
v0x26d21b0_0 .var "invert", 0 0;
S_0x26d2320 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26d1a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x273cfe0/d .functor NOT 1, v0x26d2020_0, C4<0>, C4<0>, C4<0>;
L_0x273cfe0 .delay 1 (10000,10000,10000) L_0x273cfe0/d;
L_0x273d050/d .functor NOT 1, v0x26d20e0_0, C4<0>, C4<0>, C4<0>;
L_0x273d050 .delay 1 (10000,10000,10000) L_0x273d050/d;
L_0x273cb60/d .functor AND 1, v0x26d2020_0, v0x26d20e0_0, C4<1>, C4<1>;
L_0x273cb60 .delay 1 (30000,30000,30000) L_0x273cb60/d;
L_0x273d2d0/d .functor AND 1, v0x26d2020_0, L_0x273d050, C4<1>, C4<1>;
L_0x273d2d0 .delay 1 (30000,30000,30000) L_0x273d2d0/d;
L_0x273d3e0/d .functor AND 1, L_0x273cfe0, v0x26d20e0_0, C4<1>, C4<1>;
L_0x273d3e0 .delay 1 (30000,30000,30000) L_0x273d3e0/d;
L_0x273d540/d .functor AND 1, L_0x273cfe0, L_0x273d050, C4<1>, C4<1>;
L_0x273d540 .delay 1 (30000,30000,30000) L_0x273d540/d;
L_0x273d6a0/d .functor AND 1, L_0x273bfe0, L_0x273d540, C4<1>, C4<1>;
L_0x273d6a0 .delay 1 (30000,30000,30000) L_0x273d6a0/d;
L_0x273d760/d .functor AND 1, L_0x273c960, L_0x273d2d0, C4<1>, C4<1>;
L_0x273d760 .delay 1 (30000,30000,30000) L_0x273d760/d;
L_0x273d910/d .functor AND 1, L_0x273c770, L_0x273d3e0, C4<1>, C4<1>;
L_0x273d910 .delay 1 (30000,30000,30000) L_0x273d910/d;
L_0x273da70/d .functor AND 1, L_0x273cd60, L_0x273cb60, C4<1>, C4<1>;
L_0x273da70 .delay 1 (30000,30000,30000) L_0x273da70/d;
L_0x273dc30/d .functor OR 1, L_0x273d6a0, L_0x273d760, L_0x273d910, L_0x273da70;
L_0x273dc30 .delay 1 (50000,50000,50000) L_0x273dc30/d;
v0x26d2600_0 .net "A0andA1", 0 0, L_0x273cb60;  1 drivers
v0x26d26c0_0 .net "A0andnotA1", 0 0, L_0x273d2d0;  1 drivers
v0x26d2780_0 .net "addr0", 0 0, v0x26d2020_0;  alias, 1 drivers
v0x26d2850_0 .net "addr1", 0 0, v0x26d20e0_0;  alias, 1 drivers
v0x26d2920_0 .net "in0", 0 0, L_0x273bfe0;  alias, 1 drivers
v0x26d2a10_0 .net "in0and", 0 0, L_0x273d6a0;  1 drivers
v0x26d2ab0_0 .net "in1", 0 0, L_0x273c960;  alias, 1 drivers
v0x26d2b50_0 .net "in1and", 0 0, L_0x273d760;  1 drivers
v0x26d2c10_0 .net "in2", 0 0, L_0x273c770;  alias, 1 drivers
v0x26d2d60_0 .net "in2and", 0 0, L_0x273d910;  1 drivers
v0x26d2e20_0 .net "in3", 0 0, L_0x273cd60;  alias, 1 drivers
v0x26d2ee0_0 .net "in3and", 0 0, L_0x273da70;  1 drivers
v0x26d2fa0_0 .net "notA0", 0 0, L_0x273cfe0;  1 drivers
v0x26d3060_0 .net "notA0andA1", 0 0, L_0x273d3e0;  1 drivers
v0x26d3120_0 .net "notA0andnotA1", 0 0, L_0x273d540;  1 drivers
v0x26d31e0_0 .net "notA1", 0 0, L_0x273d050;  1 drivers
v0x26d32a0_0 .net "out", 0 0, L_0x273dc30;  alias, 1 drivers
S_0x26d4c70 .scope generate, "genblock[8]" "genblock[8]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26c79f0 .param/l "i" 0 3 55, +C4<01000>;
S_0x26d4f80 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26d4c70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x273df60/d .functor NOT 1, L_0x273e1c0, C4<0>, C4<0>, C4<0>;
L_0x273df60 .delay 1 (10000,10000,10000) L_0x273df60/d;
L_0x273e320/d .functor NOT 1, L_0x273e3e0, C4<0>, C4<0>, C4<0>;
L_0x273e320 .delay 1 (10000,10000,10000) L_0x273e320/d;
L_0x273e540/d .functor AND 1, L_0x273e6a0, L_0x273df60, L_0x273e320, C4<1>;
L_0x273e540 .delay 1 (40000,40000,40000) L_0x273e540/d;
L_0x273e800/d .functor AND 1, L_0x273e8c0, L_0x273ea20, L_0x273e320, C4<1>;
L_0x273e800 .delay 1 (40000,40000,40000) L_0x273e800/d;
L_0x273eb10/d .functor OR 1, L_0x273e540, L_0x273e800, C4<0>, C4<0>;
L_0x273eb10 .delay 1 (30000,30000,30000) L_0x273eb10/d;
L_0x273ec70/d .functor XOR 1, L_0x273eb10, L_0x273e0c0, C4<0>, C4<0>;
L_0x273ec70 .delay 1 (60000,60000,60000) L_0x273ec70/d;
L_0x273edd0/d .functor XOR 1, L_0x2740e10, L_0x273ec70, C4<0>, C4<0>;
L_0x273edd0 .delay 1 (60000,60000,60000) L_0x273edd0/d;
L_0x273ef30/d .functor XOR 1, L_0x273edd0, L_0x2741030, C4<0>, C4<0>;
L_0x273ef30 .delay 1 (60000,60000,60000) L_0x273ef30/d;
L_0x273f130/d .functor AND 1, L_0x2740e10, L_0x273e0c0, C4<1>, C4<1>;
L_0x273f130 .delay 1 (30000,30000,30000) L_0x273f130/d;
L_0x273f2e0/d .functor AND 1, L_0x2740e10, L_0x273ec70, C4<1>, C4<1>;
L_0x273f2e0 .delay 1 (30000,30000,30000) L_0x273f2e0/d;
L_0x273f4a0/d .functor AND 1, L_0x2741030, L_0x273edd0, C4<1>, C4<1>;
L_0x273f4a0 .delay 1 (30000,30000,30000) L_0x273f4a0/d;
L_0x273f510/d .functor OR 1, L_0x273f2e0, L_0x273f4a0, C4<0>, C4<0>;
L_0x273f510 .delay 1 (30000,30000,30000) L_0x273f510/d;
L_0x273f730/d .functor OR 1, L_0x2740e10, L_0x273e0c0, C4<0>, C4<0>;
L_0x273f730 .delay 1 (30000,30000,30000) L_0x273f730/d;
L_0x273f8b0/d .functor XOR 1, v0x26d5810_0, L_0x273f730, C4<0>, C4<0>;
L_0x273f8b0 .delay 1 (60000,60000,60000) L_0x273f8b0/d;
L_0x273f6c0/d .functor XOR 1, v0x26d5810_0, L_0x273f130, C4<0>, C4<0>;
L_0x273f6c0 .delay 1 (60000,60000,60000) L_0x273f6c0/d;
L_0x273fcb0/d .functor XOR 1, L_0x2740e10, L_0x273e0c0, C4<0>, C4<0>;
L_0x273fcb0 .delay 1 (60000,60000,60000) L_0x273fcb0/d;
v0x26d6b50_0 .net "AB", 0 0, L_0x273f130;  1 drivers
v0x26d6c30_0 .net "AnewB", 0 0, L_0x273f2e0;  1 drivers
v0x26d6cf0_0 .net "AorB", 0 0, L_0x273f730;  1 drivers
v0x26d6d90_0 .net "AxorB", 0 0, L_0x273fcb0;  1 drivers
v0x26d6e60_0 .net "AxorB2", 0 0, L_0x273edd0;  1 drivers
v0x26d6f00_0 .net "AxorBC", 0 0, L_0x273f4a0;  1 drivers
v0x26d6fc0_0 .net *"_s1", 0 0, L_0x273e1c0;  1 drivers
v0x26d70a0_0 .net *"_s3", 0 0, L_0x273e3e0;  1 drivers
v0x26d7180_0 .net *"_s5", 0 0, L_0x273e6a0;  1 drivers
v0x26d72f0_0 .net *"_s7", 0 0, L_0x273e8c0;  1 drivers
v0x26d73d0_0 .net *"_s9", 0 0, L_0x273ea20;  1 drivers
v0x26d74b0_0 .net "a", 0 0, L_0x2740e10;  1 drivers
v0x26d7570_0 .net "address0", 0 0, v0x26c80b0_0;  1 drivers
v0x26d7610_0 .net "address1", 0 0, v0x26d5770_0;  1 drivers
v0x26d7700_0 .net "b", 0 0, L_0x273e0c0;  1 drivers
v0x26d77c0_0 .net "carryin", 0 0, L_0x2741030;  1 drivers
v0x26d7880_0 .net "carryout", 0 0, L_0x273f510;  1 drivers
v0x26d7a30_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d7ad0_0 .net "invert", 0 0, v0x26d5810_0;  1 drivers
v0x26d7b70_0 .net "nandand", 0 0, L_0x273f6c0;  1 drivers
v0x26d7c10_0 .net "newB", 0 0, L_0x273ec70;  1 drivers
v0x26d7cb0_0 .net "noror", 0 0, L_0x273f8b0;  1 drivers
v0x26d7d50_0 .net "notControl1", 0 0, L_0x273df60;  1 drivers
v0x26d7df0_0 .net "notControl2", 0 0, L_0x273e320;  1 drivers
v0x26d7e90_0 .net "slt", 0 0, L_0x273e800;  1 drivers
v0x26d7f30_0 .net "suborslt", 0 0, L_0x273eb10;  1 drivers
v0x26d7fd0_0 .net "subtract", 0 0, L_0x273e540;  1 drivers
v0x26d8090_0 .net "sum", 0 0, L_0x2740b80;  1 drivers
v0x26d8160_0 .net "sumval", 0 0, L_0x273ef30;  1 drivers
L_0x273e1c0 .part v0x27282c0_0, 1, 1;
L_0x273e3e0 .part v0x27282c0_0, 2, 1;
L_0x273e6a0 .part v0x27282c0_0, 0, 1;
L_0x273e8c0 .part v0x27282c0_0, 0, 1;
L_0x273ea20 .part v0x27282c0_0, 1, 1;
S_0x26d51f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26d4f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26d5480_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26c80b0_0 .var "address0", 0 0;
v0x26d5770_0 .var "address1", 0 0;
v0x26d5810_0 .var "invert", 0 0;
S_0x26d5960 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26d4f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x273ff30/d .functor NOT 1, v0x26c80b0_0, C4<0>, C4<0>, C4<0>;
L_0x273ff30 .delay 1 (10000,10000,10000) L_0x273ff30/d;
L_0x273ffa0/d .functor NOT 1, v0x26d5770_0, C4<0>, C4<0>, C4<0>;
L_0x273ffa0 .delay 1 (10000,10000,10000) L_0x273ffa0/d;
L_0x273fab0/d .functor AND 1, v0x26c80b0_0, v0x26d5770_0, C4<1>, C4<1>;
L_0x273fab0 .delay 1 (30000,30000,30000) L_0x273fab0/d;
L_0x2740220/d .functor AND 1, v0x26c80b0_0, L_0x273ffa0, C4<1>, C4<1>;
L_0x2740220 .delay 1 (30000,30000,30000) L_0x2740220/d;
L_0x2740330/d .functor AND 1, L_0x273ff30, v0x26d5770_0, C4<1>, C4<1>;
L_0x2740330 .delay 1 (30000,30000,30000) L_0x2740330/d;
L_0x2740490/d .functor AND 1, L_0x273ff30, L_0x273ffa0, C4<1>, C4<1>;
L_0x2740490 .delay 1 (30000,30000,30000) L_0x2740490/d;
L_0x27405f0/d .functor AND 1, L_0x273ef30, L_0x2740490, C4<1>, C4<1>;
L_0x27405f0 .delay 1 (30000,30000,30000) L_0x27405f0/d;
L_0x27406b0/d .functor AND 1, L_0x273f8b0, L_0x2740220, C4<1>, C4<1>;
L_0x27406b0 .delay 1 (30000,30000,30000) L_0x27406b0/d;
L_0x2740860/d .functor AND 1, L_0x273f6c0, L_0x2740330, C4<1>, C4<1>;
L_0x2740860 .delay 1 (30000,30000,30000) L_0x2740860/d;
L_0x27409c0/d .functor AND 1, L_0x273fcb0, L_0x273fab0, C4<1>, C4<1>;
L_0x27409c0 .delay 1 (30000,30000,30000) L_0x27409c0/d;
L_0x2740b80/d .functor OR 1, L_0x27405f0, L_0x27406b0, L_0x2740860, L_0x27409c0;
L_0x2740b80 .delay 1 (50000,50000,50000) L_0x2740b80/d;
v0x26d5c40_0 .net "A0andA1", 0 0, L_0x273fab0;  1 drivers
v0x26d5d00_0 .net "A0andnotA1", 0 0, L_0x2740220;  1 drivers
v0x26d5dc0_0 .net "addr0", 0 0, v0x26c80b0_0;  alias, 1 drivers
v0x26d5e90_0 .net "addr1", 0 0, v0x26d5770_0;  alias, 1 drivers
v0x26d5f60_0 .net "in0", 0 0, L_0x273ef30;  alias, 1 drivers
v0x26d6050_0 .net "in0and", 0 0, L_0x27405f0;  1 drivers
v0x26d60f0_0 .net "in1", 0 0, L_0x273f8b0;  alias, 1 drivers
v0x26d6190_0 .net "in1and", 0 0, L_0x27406b0;  1 drivers
v0x26d6250_0 .net "in2", 0 0, L_0x273f6c0;  alias, 1 drivers
v0x26d63a0_0 .net "in2and", 0 0, L_0x2740860;  1 drivers
v0x26d6460_0 .net "in3", 0 0, L_0x273fcb0;  alias, 1 drivers
v0x26d6520_0 .net "in3and", 0 0, L_0x27409c0;  1 drivers
v0x26d65e0_0 .net "notA0", 0 0, L_0x273ff30;  1 drivers
v0x26d66a0_0 .net "notA0andA1", 0 0, L_0x2740330;  1 drivers
v0x26d6760_0 .net "notA0andnotA1", 0 0, L_0x2740490;  1 drivers
v0x26d6820_0 .net "notA1", 0 0, L_0x273ffa0;  1 drivers
v0x26d68e0_0 .net "out", 0 0, L_0x2740b80;  alias, 1 drivers
S_0x26d82b0 .scope generate, "genblock[9]" "genblock[9]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26d84c0 .param/l "i" 0 3 55, +C4<01001>;
S_0x26d8580 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26d82b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2740eb0/d .functor NOT 1, L_0x27412b0, C4<0>, C4<0>, C4<0>;
L_0x2740eb0 .delay 1 (10000,10000,10000) L_0x2740eb0/d;
L_0x2741350/d .functor NOT 1, L_0x2741410, C4<0>, C4<0>, C4<0>;
L_0x2741350 .delay 1 (10000,10000,10000) L_0x2741350/d;
L_0x2741570/d .functor AND 1, L_0x27416d0, L_0x2740eb0, L_0x2741350, C4<1>;
L_0x2741570 .delay 1 (40000,40000,40000) L_0x2741570/d;
L_0x2741830/d .functor AND 1, L_0x27418f0, L_0x2741a50, L_0x2741350, C4<1>;
L_0x2741830 .delay 1 (40000,40000,40000) L_0x2741830/d;
L_0x2741b40/d .functor OR 1, L_0x2741570, L_0x2741830, C4<0>, C4<0>;
L_0x2741b40 .delay 1 (30000,30000,30000) L_0x2741b40/d;
L_0x2741ca0/d .functor XOR 1, L_0x2741b40, L_0x2743fa0, C4<0>, C4<0>;
L_0x2741ca0 .delay 1 (60000,60000,60000) L_0x2741ca0/d;
L_0x2741e00/d .functor XOR 1, L_0x2743e40, L_0x2741ca0, C4<0>, C4<0>;
L_0x2741e00 .delay 1 (60000,60000,60000) L_0x2741e00/d;
L_0x2741f60/d .functor XOR 1, L_0x2741e00, L_0x27411e0, C4<0>, C4<0>;
L_0x2741f60 .delay 1 (60000,60000,60000) L_0x2741f60/d;
L_0x2742160/d .functor AND 1, L_0x2743e40, L_0x2743fa0, C4<1>, C4<1>;
L_0x2742160 .delay 1 (30000,30000,30000) L_0x2742160/d;
L_0x2742310/d .functor AND 1, L_0x2743e40, L_0x2741ca0, C4<1>, C4<1>;
L_0x2742310 .delay 1 (30000,30000,30000) L_0x2742310/d;
L_0x27424d0/d .functor AND 1, L_0x27411e0, L_0x2741e00, C4<1>, C4<1>;
L_0x27424d0 .delay 1 (30000,30000,30000) L_0x27424d0/d;
L_0x2742540/d .functor OR 1, L_0x2742310, L_0x27424d0, C4<0>, C4<0>;
L_0x2742540 .delay 1 (30000,30000,30000) L_0x2742540/d;
L_0x2742760/d .functor OR 1, L_0x2743e40, L_0x2743fa0, C4<0>, C4<0>;
L_0x2742760 .delay 1 (30000,30000,30000) L_0x2742760/d;
L_0x27428e0/d .functor XOR 1, v0x26d8cf0_0, L_0x2742760, C4<0>, C4<0>;
L_0x27428e0 .delay 1 (60000,60000,60000) L_0x27428e0/d;
L_0x27426f0/d .functor XOR 1, v0x26d8cf0_0, L_0x2742160, C4<0>, C4<0>;
L_0x27426f0 .delay 1 (60000,60000,60000) L_0x27426f0/d;
L_0x2742ce0/d .functor XOR 1, L_0x2743e40, L_0x2743fa0, C4<0>, C4<0>;
L_0x2742ce0 .delay 1 (60000,60000,60000) L_0x2742ce0/d;
v0x26da050_0 .net "AB", 0 0, L_0x2742160;  1 drivers
v0x26da130_0 .net "AnewB", 0 0, L_0x2742310;  1 drivers
v0x26da1f0_0 .net "AorB", 0 0, L_0x2742760;  1 drivers
v0x26da290_0 .net "AxorB", 0 0, L_0x2742ce0;  1 drivers
v0x26da360_0 .net "AxorB2", 0 0, L_0x2741e00;  1 drivers
v0x26da400_0 .net "AxorBC", 0 0, L_0x27424d0;  1 drivers
v0x26da4c0_0 .net *"_s1", 0 0, L_0x27412b0;  1 drivers
v0x26da5a0_0 .net *"_s3", 0 0, L_0x2741410;  1 drivers
v0x26da680_0 .net *"_s5", 0 0, L_0x27416d0;  1 drivers
v0x26da7f0_0 .net *"_s7", 0 0, L_0x27418f0;  1 drivers
v0x26da8d0_0 .net *"_s9", 0 0, L_0x2741a50;  1 drivers
v0x26da9b0_0 .net "a", 0 0, L_0x2743e40;  1 drivers
v0x26daa70_0 .net "address0", 0 0, v0x26d8b60_0;  1 drivers
v0x26dab10_0 .net "address1", 0 0, v0x26d8c20_0;  1 drivers
v0x26dac00_0 .net "b", 0 0, L_0x2743fa0;  1 drivers
v0x26dacc0_0 .net "carryin", 0 0, L_0x27411e0;  1 drivers
v0x26dad80_0 .net "carryout", 0 0, L_0x2742540;  1 drivers
v0x26daf30_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26dafd0_0 .net "invert", 0 0, v0x26d8cf0_0;  1 drivers
v0x26db070_0 .net "nandand", 0 0, L_0x27426f0;  1 drivers
v0x26db110_0 .net "newB", 0 0, L_0x2741ca0;  1 drivers
v0x26db1b0_0 .net "noror", 0 0, L_0x27428e0;  1 drivers
v0x26db250_0 .net "notControl1", 0 0, L_0x2740eb0;  1 drivers
v0x26db2f0_0 .net "notControl2", 0 0, L_0x2741350;  1 drivers
v0x26db390_0 .net "slt", 0 0, L_0x2741830;  1 drivers
v0x26db430_0 .net "suborslt", 0 0, L_0x2741b40;  1 drivers
v0x26db4d0_0 .net "subtract", 0 0, L_0x2741570;  1 drivers
v0x26db590_0 .net "sum", 0 0, L_0x2743bb0;  1 drivers
v0x26db660_0 .net "sumval", 0 0, L_0x2741f60;  1 drivers
L_0x27412b0 .part v0x27282c0_0, 1, 1;
L_0x2741410 .part v0x27282c0_0, 2, 1;
L_0x27416d0 .part v0x27282c0_0, 0, 1;
L_0x27418f0 .part v0x27282c0_0, 0, 1;
L_0x2741a50 .part v0x27282c0_0, 1, 1;
S_0x26d87f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26d8580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26d8a80_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d8b60_0 .var "address0", 0 0;
v0x26d8c20_0 .var "address1", 0 0;
v0x26d8cf0_0 .var "invert", 0 0;
S_0x26d8e60 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26d8580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2742f60/d .functor NOT 1, v0x26d8b60_0, C4<0>, C4<0>, C4<0>;
L_0x2742f60 .delay 1 (10000,10000,10000) L_0x2742f60/d;
L_0x2742fd0/d .functor NOT 1, v0x26d8c20_0, C4<0>, C4<0>, C4<0>;
L_0x2742fd0 .delay 1 (10000,10000,10000) L_0x2742fd0/d;
L_0x2742ae0/d .functor AND 1, v0x26d8b60_0, v0x26d8c20_0, C4<1>, C4<1>;
L_0x2742ae0 .delay 1 (30000,30000,30000) L_0x2742ae0/d;
L_0x2743250/d .functor AND 1, v0x26d8b60_0, L_0x2742fd0, C4<1>, C4<1>;
L_0x2743250 .delay 1 (30000,30000,30000) L_0x2743250/d;
L_0x2743360/d .functor AND 1, L_0x2742f60, v0x26d8c20_0, C4<1>, C4<1>;
L_0x2743360 .delay 1 (30000,30000,30000) L_0x2743360/d;
L_0x27434c0/d .functor AND 1, L_0x2742f60, L_0x2742fd0, C4<1>, C4<1>;
L_0x27434c0 .delay 1 (30000,30000,30000) L_0x27434c0/d;
L_0x2743620/d .functor AND 1, L_0x2741f60, L_0x27434c0, C4<1>, C4<1>;
L_0x2743620 .delay 1 (30000,30000,30000) L_0x2743620/d;
L_0x27436e0/d .functor AND 1, L_0x27428e0, L_0x2743250, C4<1>, C4<1>;
L_0x27436e0 .delay 1 (30000,30000,30000) L_0x27436e0/d;
L_0x2743890/d .functor AND 1, L_0x27426f0, L_0x2743360, C4<1>, C4<1>;
L_0x2743890 .delay 1 (30000,30000,30000) L_0x2743890/d;
L_0x27439f0/d .functor AND 1, L_0x2742ce0, L_0x2742ae0, C4<1>, C4<1>;
L_0x27439f0 .delay 1 (30000,30000,30000) L_0x27439f0/d;
L_0x2743bb0/d .functor OR 1, L_0x2743620, L_0x27436e0, L_0x2743890, L_0x27439f0;
L_0x2743bb0 .delay 1 (50000,50000,50000) L_0x2743bb0/d;
v0x26d9140_0 .net "A0andA1", 0 0, L_0x2742ae0;  1 drivers
v0x26d9200_0 .net "A0andnotA1", 0 0, L_0x2743250;  1 drivers
v0x26d92c0_0 .net "addr0", 0 0, v0x26d8b60_0;  alias, 1 drivers
v0x26d9390_0 .net "addr1", 0 0, v0x26d8c20_0;  alias, 1 drivers
v0x26d9460_0 .net "in0", 0 0, L_0x2741f60;  alias, 1 drivers
v0x26d9550_0 .net "in0and", 0 0, L_0x2743620;  1 drivers
v0x26d95f0_0 .net "in1", 0 0, L_0x27428e0;  alias, 1 drivers
v0x26d9690_0 .net "in1and", 0 0, L_0x27436e0;  1 drivers
v0x26d9750_0 .net "in2", 0 0, L_0x27426f0;  alias, 1 drivers
v0x26d98a0_0 .net "in2and", 0 0, L_0x2743890;  1 drivers
v0x26d9960_0 .net "in3", 0 0, L_0x2742ce0;  alias, 1 drivers
v0x26d9a20_0 .net "in3and", 0 0, L_0x27439f0;  1 drivers
v0x26d9ae0_0 .net "notA0", 0 0, L_0x2742f60;  1 drivers
v0x26d9ba0_0 .net "notA0andA1", 0 0, L_0x2743360;  1 drivers
v0x26d9c60_0 .net "notA0andnotA1", 0 0, L_0x27434c0;  1 drivers
v0x26d9d20_0 .net "notA1", 0 0, L_0x2742fd0;  1 drivers
v0x26d9de0_0 .net "out", 0 0, L_0x2743bb0;  alias, 1 drivers
S_0x26db7b0 .scope generate, "genblock[10]" "genblock[10]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26db9c0 .param/l "i" 0 3 55, +C4<01010>;
S_0x26dba80 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26db7b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2743ee0/d .functor NOT 1, L_0x2744170, C4<0>, C4<0>, C4<0>;
L_0x2743ee0 .delay 1 (10000,10000,10000) L_0x2743ee0/d;
L_0x27442d0/d .functor NOT 1, L_0x2744390, C4<0>, C4<0>, C4<0>;
L_0x27442d0 .delay 1 (10000,10000,10000) L_0x27442d0/d;
L_0x27444f0/d .functor AND 1, L_0x2744650, L_0x2743ee0, L_0x27442d0, C4<1>;
L_0x27444f0 .delay 1 (40000,40000,40000) L_0x27444f0/d;
L_0x27447b0/d .functor AND 1, L_0x2744870, L_0x27449d0, L_0x27442d0, C4<1>;
L_0x27447b0 .delay 1 (40000,40000,40000) L_0x27447b0/d;
L_0x2744ac0/d .functor OR 1, L_0x27444f0, L_0x27447b0, C4<0>, C4<0>;
L_0x2744ac0 .delay 1 (30000,30000,30000) L_0x2744ac0/d;
L_0x2744c20/d .functor XOR 1, L_0x2744ac0, L_0x2744040, C4<0>, C4<0>;
L_0x2744c20 .delay 1 (60000,60000,60000) L_0x2744c20/d;
L_0x2744d80/d .functor XOR 1, L_0x2746e80, L_0x2744c20, C4<0>, C4<0>;
L_0x2744d80 .delay 1 (60000,60000,60000) L_0x2744d80/d;
L_0x2744ee0/d .functor XOR 1, L_0x2744d80, L_0x27470d0, C4<0>, C4<0>;
L_0x2744ee0 .delay 1 (60000,60000,60000) L_0x2744ee0/d;
L_0x27450e0/d .functor AND 1, L_0x2746e80, L_0x2744040, C4<1>, C4<1>;
L_0x27450e0 .delay 1 (30000,30000,30000) L_0x27450e0/d;
L_0x2745290/d .functor AND 1, L_0x2746e80, L_0x2744c20, C4<1>, C4<1>;
L_0x2745290 .delay 1 (30000,30000,30000) L_0x2745290/d;
L_0x2745450/d .functor AND 1, L_0x27470d0, L_0x2744d80, C4<1>, C4<1>;
L_0x2745450 .delay 1 (30000,30000,30000) L_0x2745450/d;
L_0x2745510/d .functor OR 1, L_0x2745290, L_0x2745450, C4<0>, C4<0>;
L_0x2745510 .delay 1 (30000,30000,30000) L_0x2745510/d;
L_0x2745730/d .functor OR 1, L_0x2746e80, L_0x2744040, C4<0>, C4<0>;
L_0x2745730 .delay 1 (30000,30000,30000) L_0x2745730/d;
L_0x27458b0/d .functor XOR 1, v0x26dc1f0_0, L_0x2745730, C4<0>, C4<0>;
L_0x27458b0 .delay 1 (60000,60000,60000) L_0x27458b0/d;
L_0x27456c0/d .functor XOR 1, v0x26dc1f0_0, L_0x27450e0, C4<0>, C4<0>;
L_0x27456c0 .delay 1 (60000,60000,60000) L_0x27456c0/d;
L_0x2745cb0/d .functor XOR 1, L_0x2746e80, L_0x2744040, C4<0>, C4<0>;
L_0x2745cb0 .delay 1 (60000,60000,60000) L_0x2745cb0/d;
v0x26dd550_0 .net "AB", 0 0, L_0x27450e0;  1 drivers
v0x26dd630_0 .net "AnewB", 0 0, L_0x2745290;  1 drivers
v0x26dd6f0_0 .net "AorB", 0 0, L_0x2745730;  1 drivers
v0x26dd790_0 .net "AxorB", 0 0, L_0x2745cb0;  1 drivers
v0x26dd860_0 .net "AxorB2", 0 0, L_0x2744d80;  1 drivers
v0x26dd900_0 .net "AxorBC", 0 0, L_0x2745450;  1 drivers
v0x26dd9c0_0 .net *"_s1", 0 0, L_0x2744170;  1 drivers
v0x26ddaa0_0 .net *"_s3", 0 0, L_0x2744390;  1 drivers
v0x26ddb80_0 .net *"_s5", 0 0, L_0x2744650;  1 drivers
v0x26ddcf0_0 .net *"_s7", 0 0, L_0x2744870;  1 drivers
v0x26dddd0_0 .net *"_s9", 0 0, L_0x27449d0;  1 drivers
v0x26ddeb0_0 .net "a", 0 0, L_0x2746e80;  1 drivers
v0x26ddf70_0 .net "address0", 0 0, v0x26dc060_0;  1 drivers
v0x26de010_0 .net "address1", 0 0, v0x26dc120_0;  1 drivers
v0x26de100_0 .net "b", 0 0, L_0x2744040;  1 drivers
v0x26de1c0_0 .net "carryin", 0 0, L_0x27470d0;  1 drivers
v0x26de280_0 .net "carryout", 0 0, L_0x2745510;  1 drivers
v0x26de430_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26de4d0_0 .net "invert", 0 0, v0x26dc1f0_0;  1 drivers
v0x26de570_0 .net "nandand", 0 0, L_0x27456c0;  1 drivers
v0x26de610_0 .net "newB", 0 0, L_0x2744c20;  1 drivers
v0x26de6b0_0 .net "noror", 0 0, L_0x27458b0;  1 drivers
v0x26de750_0 .net "notControl1", 0 0, L_0x2743ee0;  1 drivers
v0x26de7f0_0 .net "notControl2", 0 0, L_0x27442d0;  1 drivers
v0x26de890_0 .net "slt", 0 0, L_0x27447b0;  1 drivers
v0x26de930_0 .net "suborslt", 0 0, L_0x2744ac0;  1 drivers
v0x26de9d0_0 .net "subtract", 0 0, L_0x27444f0;  1 drivers
v0x26dea90_0 .net "sum", 0 0, L_0x2746c30;  1 drivers
v0x26deb60_0 .net "sumval", 0 0, L_0x2744ee0;  1 drivers
L_0x2744170 .part v0x27282c0_0, 1, 1;
L_0x2744390 .part v0x27282c0_0, 2, 1;
L_0x2744650 .part v0x27282c0_0, 0, 1;
L_0x2744870 .part v0x27282c0_0, 0, 1;
L_0x27449d0 .part v0x27282c0_0, 1, 1;
S_0x26dbcf0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26dba80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26dbf80_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26dc060_0 .var "address0", 0 0;
v0x26dc120_0 .var "address1", 0 0;
v0x26dc1f0_0 .var "invert", 0 0;
S_0x26dc360 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26dba80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2745f30/d .functor NOT 1, v0x26dc060_0, C4<0>, C4<0>, C4<0>;
L_0x2745f30 .delay 1 (10000,10000,10000) L_0x2745f30/d;
L_0x2745ff0/d .functor NOT 1, v0x26dc120_0, C4<0>, C4<0>, C4<0>;
L_0x2745ff0 .delay 1 (10000,10000,10000) L_0x2745ff0/d;
L_0x2746150/d .functor AND 1, v0x26dc060_0, v0x26dc120_0, C4<1>, C4<1>;
L_0x2746150 .delay 1 (30000,30000,30000) L_0x2746150/d;
L_0x27462e0/d .functor AND 1, v0x26dc060_0, L_0x2745ff0, C4<1>, C4<1>;
L_0x27462e0 .delay 1 (30000,30000,30000) L_0x27462e0/d;
L_0x27463f0/d .functor AND 1, L_0x2745f30, v0x26dc120_0, C4<1>, C4<1>;
L_0x27463f0 .delay 1 (30000,30000,30000) L_0x27463f0/d;
L_0x2746550/d .functor AND 1, L_0x2745f30, L_0x2745ff0, C4<1>, C4<1>;
L_0x2746550 .delay 1 (30000,30000,30000) L_0x2746550/d;
L_0x27466b0/d .functor AND 1, L_0x2744ee0, L_0x2746550, C4<1>, C4<1>;
L_0x27466b0 .delay 1 (30000,30000,30000) L_0x27466b0/d;
L_0x27467c0/d .functor AND 1, L_0x27458b0, L_0x27462e0, C4<1>, C4<1>;
L_0x27467c0 .delay 1 (30000,30000,30000) L_0x27467c0/d;
L_0x2746970/d .functor AND 1, L_0x27456c0, L_0x27463f0, C4<1>, C4<1>;
L_0x2746970 .delay 1 (30000,30000,30000) L_0x2746970/d;
L_0x2746ad0/d .functor AND 1, L_0x2745cb0, L_0x2746150, C4<1>, C4<1>;
L_0x2746ad0 .delay 1 (30000,30000,30000) L_0x2746ad0/d;
L_0x2746c30/d .functor OR 1, L_0x27466b0, L_0x27467c0, L_0x2746970, L_0x2746ad0;
L_0x2746c30 .delay 1 (50000,50000,50000) L_0x2746c30/d;
v0x26dc640_0 .net "A0andA1", 0 0, L_0x2746150;  1 drivers
v0x26dc700_0 .net "A0andnotA1", 0 0, L_0x27462e0;  1 drivers
v0x26dc7c0_0 .net "addr0", 0 0, v0x26dc060_0;  alias, 1 drivers
v0x26dc890_0 .net "addr1", 0 0, v0x26dc120_0;  alias, 1 drivers
v0x26dc960_0 .net "in0", 0 0, L_0x2744ee0;  alias, 1 drivers
v0x26dca50_0 .net "in0and", 0 0, L_0x27466b0;  1 drivers
v0x26dcaf0_0 .net "in1", 0 0, L_0x27458b0;  alias, 1 drivers
v0x26dcb90_0 .net "in1and", 0 0, L_0x27467c0;  1 drivers
v0x26dcc50_0 .net "in2", 0 0, L_0x27456c0;  alias, 1 drivers
v0x26dcda0_0 .net "in2and", 0 0, L_0x2746970;  1 drivers
v0x26dce60_0 .net "in3", 0 0, L_0x2745cb0;  alias, 1 drivers
v0x26dcf20_0 .net "in3and", 0 0, L_0x2746ad0;  1 drivers
v0x26dcfe0_0 .net "notA0", 0 0, L_0x2745f30;  1 drivers
v0x26dd0a0_0 .net "notA0andA1", 0 0, L_0x27463f0;  1 drivers
v0x26dd160_0 .net "notA0andnotA1", 0 0, L_0x2746550;  1 drivers
v0x26dd220_0 .net "notA1", 0 0, L_0x2745ff0;  1 drivers
v0x26dd2e0_0 .net "out", 0 0, L_0x2746c30;  alias, 1 drivers
S_0x26decb0 .scope generate, "genblock[11]" "genblock[11]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26deec0 .param/l "i" 0 3 55, +C4<01011>;
S_0x26def80 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26decb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2746f20/d .functor NOT 1, L_0x2747270, C4<0>, C4<0>, C4<0>;
L_0x2746f20 .delay 1 (10000,10000,10000) L_0x2746f20/d;
L_0x2747310/d .functor NOT 1, L_0x27473d0, C4<0>, C4<0>, C4<0>;
L_0x2747310 .delay 1 (10000,10000,10000) L_0x2747310/d;
L_0x2747530/d .functor AND 1, L_0x2747690, L_0x2746f20, L_0x2747310, C4<1>;
L_0x2747530 .delay 1 (40000,40000,40000) L_0x2747530/d;
L_0x27477f0/d .functor AND 1, L_0x27478b0, L_0x2747a10, L_0x2747310, C4<1>;
L_0x27477f0 .delay 1 (40000,40000,40000) L_0x27477f0/d;
L_0x2747b00/d .functor OR 1, L_0x2747530, L_0x27477f0, C4<0>, C4<0>;
L_0x2747b00 .delay 1 (30000,30000,30000) L_0x2747b00/d;
L_0x2747c60/d .functor XOR 1, L_0x2747b00, L_0x2749f80, C4<0>, C4<0>;
L_0x2747c60 .delay 1 (60000,60000,60000) L_0x2747c60/d;
L_0x2747dc0/d .functor XOR 1, L_0x2749e20, L_0x2747c60, C4<0>, C4<0>;
L_0x2747dc0 .delay 1 (60000,60000,60000) L_0x2747dc0/d;
L_0x2747f20/d .functor XOR 1, L_0x2747dc0, L_0x2747170, C4<0>, C4<0>;
L_0x2747f20 .delay 1 (60000,60000,60000) L_0x2747f20/d;
L_0x2748120/d .functor AND 1, L_0x2749e20, L_0x2749f80, C4<1>, C4<1>;
L_0x2748120 .delay 1 (30000,30000,30000) L_0x2748120/d;
L_0x27482d0/d .functor AND 1, L_0x2749e20, L_0x2747c60, C4<1>, C4<1>;
L_0x27482d0 .delay 1 (30000,30000,30000) L_0x27482d0/d;
L_0x2748490/d .functor AND 1, L_0x2747170, L_0x2747dc0, C4<1>, C4<1>;
L_0x2748490 .delay 1 (30000,30000,30000) L_0x2748490/d;
L_0x2748550/d .functor OR 1, L_0x27482d0, L_0x2748490, C4<0>, C4<0>;
L_0x2748550 .delay 1 (30000,30000,30000) L_0x2748550/d;
L_0x2748770/d .functor OR 1, L_0x2749e20, L_0x2749f80, C4<0>, C4<0>;
L_0x2748770 .delay 1 (30000,30000,30000) L_0x2748770/d;
L_0x27488f0/d .functor XOR 1, v0x26df6f0_0, L_0x2748770, C4<0>, C4<0>;
L_0x27488f0 .delay 1 (60000,60000,60000) L_0x27488f0/d;
L_0x2748700/d .functor XOR 1, v0x26df6f0_0, L_0x2748120, C4<0>, C4<0>;
L_0x2748700 .delay 1 (60000,60000,60000) L_0x2748700/d;
L_0x2748c50/d .functor XOR 1, L_0x2749e20, L_0x2749f80, C4<0>, C4<0>;
L_0x2748c50 .delay 1 (60000,60000,60000) L_0x2748c50/d;
v0x26e0a50_0 .net "AB", 0 0, L_0x2748120;  1 drivers
v0x26e0b30_0 .net "AnewB", 0 0, L_0x27482d0;  1 drivers
v0x26e0bf0_0 .net "AorB", 0 0, L_0x2748770;  1 drivers
v0x26e0c90_0 .net "AxorB", 0 0, L_0x2748c50;  1 drivers
v0x26e0d60_0 .net "AxorB2", 0 0, L_0x2747dc0;  1 drivers
v0x26e0e00_0 .net "AxorBC", 0 0, L_0x2748490;  1 drivers
v0x26e0ec0_0 .net *"_s1", 0 0, L_0x2747270;  1 drivers
v0x26e0fa0_0 .net *"_s3", 0 0, L_0x27473d0;  1 drivers
v0x26e1080_0 .net *"_s5", 0 0, L_0x2747690;  1 drivers
v0x26e11f0_0 .net *"_s7", 0 0, L_0x27478b0;  1 drivers
v0x26e12d0_0 .net *"_s9", 0 0, L_0x2747a10;  1 drivers
v0x26e13b0_0 .net "a", 0 0, L_0x2749e20;  1 drivers
v0x26e1470_0 .net "address0", 0 0, v0x26df560_0;  1 drivers
v0x26e1510_0 .net "address1", 0 0, v0x26df620_0;  1 drivers
v0x26e1600_0 .net "b", 0 0, L_0x2749f80;  1 drivers
v0x26e16c0_0 .net "carryin", 0 0, L_0x2747170;  1 drivers
v0x26e1780_0 .net "carryout", 0 0, L_0x2748550;  1 drivers
v0x26e1930_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e19d0_0 .net "invert", 0 0, v0x26df6f0_0;  1 drivers
v0x26e1a70_0 .net "nandand", 0 0, L_0x2748700;  1 drivers
v0x26e1b10_0 .net "newB", 0 0, L_0x2747c60;  1 drivers
v0x26e1bb0_0 .net "noror", 0 0, L_0x27488f0;  1 drivers
v0x26e1c50_0 .net "notControl1", 0 0, L_0x2746f20;  1 drivers
v0x26e1cf0_0 .net "notControl2", 0 0, L_0x2747310;  1 drivers
v0x26e1d90_0 .net "slt", 0 0, L_0x27477f0;  1 drivers
v0x26e1e30_0 .net "suborslt", 0 0, L_0x2747b00;  1 drivers
v0x26e1ed0_0 .net "subtract", 0 0, L_0x2747530;  1 drivers
v0x26e1f90_0 .net "sum", 0 0, L_0x2749bd0;  1 drivers
v0x26e2060_0 .net "sumval", 0 0, L_0x2747f20;  1 drivers
L_0x2747270 .part v0x27282c0_0, 1, 1;
L_0x27473d0 .part v0x27282c0_0, 2, 1;
L_0x2747690 .part v0x27282c0_0, 0, 1;
L_0x27478b0 .part v0x27282c0_0, 0, 1;
L_0x2747a10 .part v0x27282c0_0, 1, 1;
S_0x26df1f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26def80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26df480_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26df560_0 .var "address0", 0 0;
v0x26df620_0 .var "address1", 0 0;
v0x26df6f0_0 .var "invert", 0 0;
S_0x26df860 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26def80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2748ed0/d .functor NOT 1, v0x26df560_0, C4<0>, C4<0>, C4<0>;
L_0x2748ed0 .delay 1 (10000,10000,10000) L_0x2748ed0/d;
L_0x2748f90/d .functor NOT 1, v0x26df620_0, C4<0>, C4<0>, C4<0>;
L_0x2748f90 .delay 1 (10000,10000,10000) L_0x2748f90/d;
L_0x27490f0/d .functor AND 1, v0x26df560_0, v0x26df620_0, C4<1>, C4<1>;
L_0x27490f0 .delay 1 (30000,30000,30000) L_0x27490f0/d;
L_0x2749280/d .functor AND 1, v0x26df560_0, L_0x2748f90, C4<1>, C4<1>;
L_0x2749280 .delay 1 (30000,30000,30000) L_0x2749280/d;
L_0x2749390/d .functor AND 1, L_0x2748ed0, v0x26df620_0, C4<1>, C4<1>;
L_0x2749390 .delay 1 (30000,30000,30000) L_0x2749390/d;
L_0x27494f0/d .functor AND 1, L_0x2748ed0, L_0x2748f90, C4<1>, C4<1>;
L_0x27494f0 .delay 1 (30000,30000,30000) L_0x27494f0/d;
L_0x2749650/d .functor AND 1, L_0x2747f20, L_0x27494f0, C4<1>, C4<1>;
L_0x2749650 .delay 1 (30000,30000,30000) L_0x2749650/d;
L_0x2749760/d .functor AND 1, L_0x27488f0, L_0x2749280, C4<1>, C4<1>;
L_0x2749760 .delay 1 (30000,30000,30000) L_0x2749760/d;
L_0x2749910/d .functor AND 1, L_0x2748700, L_0x2749390, C4<1>, C4<1>;
L_0x2749910 .delay 1 (30000,30000,30000) L_0x2749910/d;
L_0x2749a70/d .functor AND 1, L_0x2748c50, L_0x27490f0, C4<1>, C4<1>;
L_0x2749a70 .delay 1 (30000,30000,30000) L_0x2749a70/d;
L_0x2749bd0/d .functor OR 1, L_0x2749650, L_0x2749760, L_0x2749910, L_0x2749a70;
L_0x2749bd0 .delay 1 (50000,50000,50000) L_0x2749bd0/d;
v0x26dfb40_0 .net "A0andA1", 0 0, L_0x27490f0;  1 drivers
v0x26dfc00_0 .net "A0andnotA1", 0 0, L_0x2749280;  1 drivers
v0x26dfcc0_0 .net "addr0", 0 0, v0x26df560_0;  alias, 1 drivers
v0x26dfd90_0 .net "addr1", 0 0, v0x26df620_0;  alias, 1 drivers
v0x26dfe60_0 .net "in0", 0 0, L_0x2747f20;  alias, 1 drivers
v0x26dff50_0 .net "in0and", 0 0, L_0x2749650;  1 drivers
v0x26dfff0_0 .net "in1", 0 0, L_0x27488f0;  alias, 1 drivers
v0x26e0090_0 .net "in1and", 0 0, L_0x2749760;  1 drivers
v0x26e0150_0 .net "in2", 0 0, L_0x2748700;  alias, 1 drivers
v0x26e02a0_0 .net "in2and", 0 0, L_0x2749910;  1 drivers
v0x26e0360_0 .net "in3", 0 0, L_0x2748c50;  alias, 1 drivers
v0x26e0420_0 .net "in3and", 0 0, L_0x2749a70;  1 drivers
v0x26e04e0_0 .net "notA0", 0 0, L_0x2748ed0;  1 drivers
v0x26e05a0_0 .net "notA0andA1", 0 0, L_0x2749390;  1 drivers
v0x26e0660_0 .net "notA0andnotA1", 0 0, L_0x27494f0;  1 drivers
v0x26e0720_0 .net "notA1", 0 0, L_0x2748f90;  1 drivers
v0x26e07e0_0 .net "out", 0 0, L_0x2749bd0;  alias, 1 drivers
S_0x26e21b0 .scope generate, "genblock[12]" "genblock[12]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26e23c0 .param/l "i" 0 3 55, +C4<01100>;
S_0x26e2480 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26e21b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2749ec0/d .functor NOT 1, L_0x274a130, C4<0>, C4<0>, C4<0>;
L_0x2749ec0 .delay 1 (10000,10000,10000) L_0x2749ec0/d;
L_0x274a290/d .functor NOT 1, L_0x274a350, C4<0>, C4<0>, C4<0>;
L_0x274a290 .delay 1 (10000,10000,10000) L_0x274a290/d;
L_0x274a4b0/d .functor AND 1, L_0x274a610, L_0x2749ec0, L_0x274a290, C4<1>;
L_0x274a4b0 .delay 1 (40000,40000,40000) L_0x274a4b0/d;
L_0x274a770/d .functor AND 1, L_0x274a830, L_0x274a990, L_0x274a290, C4<1>;
L_0x274a770 .delay 1 (40000,40000,40000) L_0x274a770/d;
L_0x274aa80/d .functor OR 1, L_0x274a4b0, L_0x274a770, C4<0>, C4<0>;
L_0x274aa80 .delay 1 (30000,30000,30000) L_0x274aa80/d;
L_0x274abe0/d .functor XOR 1, L_0x274aa80, L_0x274a020, C4<0>, C4<0>;
L_0x274abe0 .delay 1 (60000,60000,60000) L_0x274abe0/d;
L_0x274ad40/d .functor XOR 1, L_0x274cda0, L_0x274abe0, C4<0>, C4<0>;
L_0x274ad40 .delay 1 (60000,60000,60000) L_0x274ad40/d;
L_0x274aea0/d .functor XOR 1, L_0x274ad40, L_0x274d020, C4<0>, C4<0>;
L_0x274aea0 .delay 1 (60000,60000,60000) L_0x274aea0/d;
L_0x274b0a0/d .functor AND 1, L_0x274cda0, L_0x274a020, C4<1>, C4<1>;
L_0x274b0a0 .delay 1 (30000,30000,30000) L_0x274b0a0/d;
L_0x274b250/d .functor AND 1, L_0x274cda0, L_0x274abe0, C4<1>, C4<1>;
L_0x274b250 .delay 1 (30000,30000,30000) L_0x274b250/d;
L_0x274b410/d .functor AND 1, L_0x274d020, L_0x274ad40, C4<1>, C4<1>;
L_0x274b410 .delay 1 (30000,30000,30000) L_0x274b410/d;
L_0x274b4d0/d .functor OR 1, L_0x274b250, L_0x274b410, C4<0>, C4<0>;
L_0x274b4d0 .delay 1 (30000,30000,30000) L_0x274b4d0/d;
L_0x274b6f0/d .functor OR 1, L_0x274cda0, L_0x274a020, C4<0>, C4<0>;
L_0x274b6f0 .delay 1 (30000,30000,30000) L_0x274b6f0/d;
L_0x274b870/d .functor XOR 1, v0x26e2bf0_0, L_0x274b6f0, C4<0>, C4<0>;
L_0x274b870 .delay 1 (60000,60000,60000) L_0x274b870/d;
L_0x274b680/d .functor XOR 1, v0x26e2bf0_0, L_0x274b0a0, C4<0>, C4<0>;
L_0x274b680 .delay 1 (60000,60000,60000) L_0x274b680/d;
L_0x274bbd0/d .functor XOR 1, L_0x274cda0, L_0x274a020, C4<0>, C4<0>;
L_0x274bbd0 .delay 1 (60000,60000,60000) L_0x274bbd0/d;
v0x26e3f50_0 .net "AB", 0 0, L_0x274b0a0;  1 drivers
v0x26e4030_0 .net "AnewB", 0 0, L_0x274b250;  1 drivers
v0x26e40f0_0 .net "AorB", 0 0, L_0x274b6f0;  1 drivers
v0x26e4190_0 .net "AxorB", 0 0, L_0x274bbd0;  1 drivers
v0x26e4260_0 .net "AxorB2", 0 0, L_0x274ad40;  1 drivers
v0x26e4300_0 .net "AxorBC", 0 0, L_0x274b410;  1 drivers
v0x26e43c0_0 .net *"_s1", 0 0, L_0x274a130;  1 drivers
v0x26e44a0_0 .net *"_s3", 0 0, L_0x274a350;  1 drivers
v0x26e4580_0 .net *"_s5", 0 0, L_0x274a610;  1 drivers
v0x26e46f0_0 .net *"_s7", 0 0, L_0x274a830;  1 drivers
v0x26e47d0_0 .net *"_s9", 0 0, L_0x274a990;  1 drivers
v0x26e48b0_0 .net "a", 0 0, L_0x274cda0;  1 drivers
v0x26e4970_0 .net "address0", 0 0, v0x26e2a60_0;  1 drivers
v0x26e4a10_0 .net "address1", 0 0, v0x26e2b20_0;  1 drivers
v0x26e4b00_0 .net "b", 0 0, L_0x274a020;  1 drivers
v0x26e4bc0_0 .net "carryin", 0 0, L_0x274d020;  1 drivers
v0x26e4c80_0 .net "carryout", 0 0, L_0x274b4d0;  1 drivers
v0x26e4e30_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e4ed0_0 .net "invert", 0 0, v0x26e2bf0_0;  1 drivers
v0x26e4f70_0 .net "nandand", 0 0, L_0x274b680;  1 drivers
v0x26e5010_0 .net "newB", 0 0, L_0x274abe0;  1 drivers
v0x26e50b0_0 .net "noror", 0 0, L_0x274b870;  1 drivers
v0x26e5150_0 .net "notControl1", 0 0, L_0x2749ec0;  1 drivers
v0x26e51f0_0 .net "notControl2", 0 0, L_0x274a290;  1 drivers
v0x26e5290_0 .net "slt", 0 0, L_0x274a770;  1 drivers
v0x26e5330_0 .net "suborslt", 0 0, L_0x274aa80;  1 drivers
v0x26e53d0_0 .net "subtract", 0 0, L_0x274a4b0;  1 drivers
v0x26e5490_0 .net "sum", 0 0, L_0x274cb50;  1 drivers
v0x26e5560_0 .net "sumval", 0 0, L_0x274aea0;  1 drivers
L_0x274a130 .part v0x27282c0_0, 1, 1;
L_0x274a350 .part v0x27282c0_0, 2, 1;
L_0x274a610 .part v0x27282c0_0, 0, 1;
L_0x274a830 .part v0x27282c0_0, 0, 1;
L_0x274a990 .part v0x27282c0_0, 1, 1;
S_0x26e26f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26e2480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26e2980_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e2a60_0 .var "address0", 0 0;
v0x26e2b20_0 .var "address1", 0 0;
v0x26e2bf0_0 .var "invert", 0 0;
S_0x26e2d60 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26e2480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x274be50/d .functor NOT 1, v0x26e2a60_0, C4<0>, C4<0>, C4<0>;
L_0x274be50 .delay 1 (10000,10000,10000) L_0x274be50/d;
L_0x274bf10/d .functor NOT 1, v0x26e2b20_0, C4<0>, C4<0>, C4<0>;
L_0x274bf10 .delay 1 (10000,10000,10000) L_0x274bf10/d;
L_0x274c070/d .functor AND 1, v0x26e2a60_0, v0x26e2b20_0, C4<1>, C4<1>;
L_0x274c070 .delay 1 (30000,30000,30000) L_0x274c070/d;
L_0x274c200/d .functor AND 1, v0x26e2a60_0, L_0x274bf10, C4<1>, C4<1>;
L_0x274c200 .delay 1 (30000,30000,30000) L_0x274c200/d;
L_0x274c310/d .functor AND 1, L_0x274be50, v0x26e2b20_0, C4<1>, C4<1>;
L_0x274c310 .delay 1 (30000,30000,30000) L_0x274c310/d;
L_0x274c470/d .functor AND 1, L_0x274be50, L_0x274bf10, C4<1>, C4<1>;
L_0x274c470 .delay 1 (30000,30000,30000) L_0x274c470/d;
L_0x274c5d0/d .functor AND 1, L_0x274aea0, L_0x274c470, C4<1>, C4<1>;
L_0x274c5d0 .delay 1 (30000,30000,30000) L_0x274c5d0/d;
L_0x274c6e0/d .functor AND 1, L_0x274b870, L_0x274c200, C4<1>, C4<1>;
L_0x274c6e0 .delay 1 (30000,30000,30000) L_0x274c6e0/d;
L_0x274c890/d .functor AND 1, L_0x274b680, L_0x274c310, C4<1>, C4<1>;
L_0x274c890 .delay 1 (30000,30000,30000) L_0x274c890/d;
L_0x274c9f0/d .functor AND 1, L_0x274bbd0, L_0x274c070, C4<1>, C4<1>;
L_0x274c9f0 .delay 1 (30000,30000,30000) L_0x274c9f0/d;
L_0x274cb50/d .functor OR 1, L_0x274c5d0, L_0x274c6e0, L_0x274c890, L_0x274c9f0;
L_0x274cb50 .delay 1 (50000,50000,50000) L_0x274cb50/d;
v0x26e3040_0 .net "A0andA1", 0 0, L_0x274c070;  1 drivers
v0x26e3100_0 .net "A0andnotA1", 0 0, L_0x274c200;  1 drivers
v0x26e31c0_0 .net "addr0", 0 0, v0x26e2a60_0;  alias, 1 drivers
v0x26e3290_0 .net "addr1", 0 0, v0x26e2b20_0;  alias, 1 drivers
v0x26e3360_0 .net "in0", 0 0, L_0x274aea0;  alias, 1 drivers
v0x26e3450_0 .net "in0and", 0 0, L_0x274c5d0;  1 drivers
v0x26e34f0_0 .net "in1", 0 0, L_0x274b870;  alias, 1 drivers
v0x26e3590_0 .net "in1and", 0 0, L_0x274c6e0;  1 drivers
v0x26e3650_0 .net "in2", 0 0, L_0x274b680;  alias, 1 drivers
v0x26e37a0_0 .net "in2and", 0 0, L_0x274c890;  1 drivers
v0x26e3860_0 .net "in3", 0 0, L_0x274bbd0;  alias, 1 drivers
v0x26e3920_0 .net "in3and", 0 0, L_0x274c9f0;  1 drivers
v0x26e39e0_0 .net "notA0", 0 0, L_0x274be50;  1 drivers
v0x26e3aa0_0 .net "notA0andA1", 0 0, L_0x274c310;  1 drivers
v0x26e3b60_0 .net "notA0andnotA1", 0 0, L_0x274c470;  1 drivers
v0x26e3c20_0 .net "notA1", 0 0, L_0x274bf10;  1 drivers
v0x26e3ce0_0 .net "out", 0 0, L_0x274cb50;  alias, 1 drivers
S_0x26e56b0 .scope generate, "genblock[13]" "genblock[13]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26e58c0 .param/l "i" 0 3 55, +C4<01101>;
S_0x26e5980 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26e56b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x274ce40/d .functor NOT 1, L_0x274cf00, C4<0>, C4<0>, C4<0>;
L_0x274ce40 .delay 1 (10000,10000,10000) L_0x274ce40/d;
L_0x274d240/d .functor NOT 1, L_0x274d300, C4<0>, C4<0>, C4<0>;
L_0x274d240 .delay 1 (10000,10000,10000) L_0x274d240/d;
L_0x2745ab0/d .functor AND 1, L_0x2727060, L_0x274ce40, L_0x274d240, C4<1>;
L_0x2745ab0 .delay 1 (40000,40000,40000) L_0x2745ab0/d;
L_0x27271c0/d .functor AND 1, L_0x2727280, L_0x27273e0, L_0x274d240, C4<1>;
L_0x27271c0 .delay 1 (40000,40000,40000) L_0x27271c0/d;
L_0x27274d0/d .functor OR 1, L_0x2745ab0, L_0x27271c0, C4<0>, C4<0>;
L_0x27274d0 .delay 1 (30000,30000,30000) L_0x27274d0/d;
L_0x2727790/d .functor XOR 1, L_0x27274d0, L_0x2750610, C4<0>, C4<0>;
L_0x2727790 .delay 1 (60000,60000,60000) L_0x2727790/d;
L_0x27276d0/d .functor XOR 1, L_0x27504b0, L_0x2727790, C4<0>, C4<0>;
L_0x27276d0 .delay 1 (60000,60000,60000) L_0x27276d0/d;
L_0x274e510/d .functor XOR 1, L_0x27276d0, L_0x274d0c0, C4<0>, C4<0>;
L_0x274e510 .delay 1 (60000,60000,60000) L_0x274e510/d;
L_0x274e710/d .functor AND 1, L_0x27504b0, L_0x2750610, C4<1>, C4<1>;
L_0x274e710 .delay 1 (30000,30000,30000) L_0x274e710/d;
L_0x274e8c0/d .functor AND 1, L_0x27504b0, L_0x2727790, C4<1>, C4<1>;
L_0x274e8c0 .delay 1 (30000,30000,30000) L_0x274e8c0/d;
L_0x274ea80/d .functor AND 1, L_0x274d0c0, L_0x27276d0, C4<1>, C4<1>;
L_0x274ea80 .delay 1 (30000,30000,30000) L_0x274ea80/d;
L_0x274eb40/d .functor OR 1, L_0x274e8c0, L_0x274ea80, C4<0>, C4<0>;
L_0x274eb40 .delay 1 (30000,30000,30000) L_0x274eb40/d;
L_0x274ed60/d .functor OR 1, L_0x27504b0, L_0x2750610, C4<0>, C4<0>;
L_0x274ed60 .delay 1 (30000,30000,30000) L_0x274ed60/d;
L_0x274eee0/d .functor XOR 1, v0x26e60f0_0, L_0x274ed60, C4<0>, C4<0>;
L_0x274eee0 .delay 1 (60000,60000,60000) L_0x274eee0/d;
L_0x274ecf0/d .functor XOR 1, v0x26e60f0_0, L_0x274e710, C4<0>, C4<0>;
L_0x274ecf0 .delay 1 (60000,60000,60000) L_0x274ecf0/d;
L_0x274f2e0/d .functor XOR 1, L_0x27504b0, L_0x2750610, C4<0>, C4<0>;
L_0x274f2e0 .delay 1 (60000,60000,60000) L_0x274f2e0/d;
v0x26e7450_0 .net "AB", 0 0, L_0x274e710;  1 drivers
v0x26e7530_0 .net "AnewB", 0 0, L_0x274e8c0;  1 drivers
v0x26e75f0_0 .net "AorB", 0 0, L_0x274ed60;  1 drivers
v0x26e7690_0 .net "AxorB", 0 0, L_0x274f2e0;  1 drivers
v0x26e7760_0 .net "AxorB2", 0 0, L_0x27276d0;  1 drivers
v0x26e7800_0 .net "AxorBC", 0 0, L_0x274ea80;  1 drivers
v0x26e78c0_0 .net *"_s1", 0 0, L_0x274cf00;  1 drivers
v0x26e79a0_0 .net *"_s3", 0 0, L_0x274d300;  1 drivers
v0x26e7a80_0 .net *"_s5", 0 0, L_0x2727060;  1 drivers
v0x26e7bf0_0 .net *"_s7", 0 0, L_0x2727280;  1 drivers
v0x26e7cd0_0 .net *"_s9", 0 0, L_0x27273e0;  1 drivers
v0x26e7db0_0 .net "a", 0 0, L_0x27504b0;  1 drivers
v0x26e7e70_0 .net "address0", 0 0, v0x26e5f60_0;  1 drivers
v0x26e7f10_0 .net "address1", 0 0, v0x26e6020_0;  1 drivers
v0x26e8000_0 .net "b", 0 0, L_0x2750610;  1 drivers
v0x26e80c0_0 .net "carryin", 0 0, L_0x274d0c0;  1 drivers
v0x26e8180_0 .net "carryout", 0 0, L_0x274eb40;  1 drivers
v0x26e8330_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e83d0_0 .net "invert", 0 0, v0x26e60f0_0;  1 drivers
v0x26e8470_0 .net "nandand", 0 0, L_0x274ecf0;  1 drivers
v0x26e8510_0 .net "newB", 0 0, L_0x2727790;  1 drivers
v0x26e85b0_0 .net "noror", 0 0, L_0x274eee0;  1 drivers
v0x26e8650_0 .net "notControl1", 0 0, L_0x274ce40;  1 drivers
v0x26e86f0_0 .net "notControl2", 0 0, L_0x274d240;  1 drivers
v0x26e8790_0 .net "slt", 0 0, L_0x27271c0;  1 drivers
v0x26e8830_0 .net "suborslt", 0 0, L_0x27274d0;  1 drivers
v0x26e88d0_0 .net "subtract", 0 0, L_0x2745ab0;  1 drivers
v0x26e8990_0 .net "sum", 0 0, L_0x2750260;  1 drivers
v0x26e8a60_0 .net "sumval", 0 0, L_0x274e510;  1 drivers
L_0x274cf00 .part v0x27282c0_0, 1, 1;
L_0x274d300 .part v0x27282c0_0, 2, 1;
L_0x2727060 .part v0x27282c0_0, 0, 1;
L_0x2727280 .part v0x27282c0_0, 0, 1;
L_0x27273e0 .part v0x27282c0_0, 1, 1;
S_0x26e5bf0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26e5980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26e5e80_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e5f60_0 .var "address0", 0 0;
v0x26e6020_0 .var "address1", 0 0;
v0x26e60f0_0 .var "invert", 0 0;
S_0x26e6260 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26e5980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x274f560/d .functor NOT 1, v0x26e5f60_0, C4<0>, C4<0>, C4<0>;
L_0x274f560 .delay 1 (10000,10000,10000) L_0x274f560/d;
L_0x274f620/d .functor NOT 1, v0x26e6020_0, C4<0>, C4<0>, C4<0>;
L_0x274f620 .delay 1 (10000,10000,10000) L_0x274f620/d;
L_0x274f780/d .functor AND 1, v0x26e5f60_0, v0x26e6020_0, C4<1>, C4<1>;
L_0x274f780 .delay 1 (30000,30000,30000) L_0x274f780/d;
L_0x274f910/d .functor AND 1, v0x26e5f60_0, L_0x274f620, C4<1>, C4<1>;
L_0x274f910 .delay 1 (30000,30000,30000) L_0x274f910/d;
L_0x274fa20/d .functor AND 1, L_0x274f560, v0x26e6020_0, C4<1>, C4<1>;
L_0x274fa20 .delay 1 (30000,30000,30000) L_0x274fa20/d;
L_0x274fb80/d .functor AND 1, L_0x274f560, L_0x274f620, C4<1>, C4<1>;
L_0x274fb80 .delay 1 (30000,30000,30000) L_0x274fb80/d;
L_0x274fce0/d .functor AND 1, L_0x274e510, L_0x274fb80, C4<1>, C4<1>;
L_0x274fce0 .delay 1 (30000,30000,30000) L_0x274fce0/d;
L_0x274fdf0/d .functor AND 1, L_0x274eee0, L_0x274f910, C4<1>, C4<1>;
L_0x274fdf0 .delay 1 (30000,30000,30000) L_0x274fdf0/d;
L_0x274ffa0/d .functor AND 1, L_0x274ecf0, L_0x274fa20, C4<1>, C4<1>;
L_0x274ffa0 .delay 1 (30000,30000,30000) L_0x274ffa0/d;
L_0x2750100/d .functor AND 1, L_0x274f2e0, L_0x274f780, C4<1>, C4<1>;
L_0x2750100 .delay 1 (30000,30000,30000) L_0x2750100/d;
L_0x2750260/d .functor OR 1, L_0x274fce0, L_0x274fdf0, L_0x274ffa0, L_0x2750100;
L_0x2750260 .delay 1 (50000,50000,50000) L_0x2750260/d;
v0x26e6540_0 .net "A0andA1", 0 0, L_0x274f780;  1 drivers
v0x26e6600_0 .net "A0andnotA1", 0 0, L_0x274f910;  1 drivers
v0x26e66c0_0 .net "addr0", 0 0, v0x26e5f60_0;  alias, 1 drivers
v0x26e6790_0 .net "addr1", 0 0, v0x26e6020_0;  alias, 1 drivers
v0x26e6860_0 .net "in0", 0 0, L_0x274e510;  alias, 1 drivers
v0x26e6950_0 .net "in0and", 0 0, L_0x274fce0;  1 drivers
v0x26e69f0_0 .net "in1", 0 0, L_0x274eee0;  alias, 1 drivers
v0x26e6a90_0 .net "in1and", 0 0, L_0x274fdf0;  1 drivers
v0x26e6b50_0 .net "in2", 0 0, L_0x274ecf0;  alias, 1 drivers
v0x26e6ca0_0 .net "in2and", 0 0, L_0x274ffa0;  1 drivers
v0x26e6d60_0 .net "in3", 0 0, L_0x274f2e0;  alias, 1 drivers
v0x26e6e20_0 .net "in3and", 0 0, L_0x2750100;  1 drivers
v0x26e6ee0_0 .net "notA0", 0 0, L_0x274f560;  1 drivers
v0x26e6fa0_0 .net "notA0andA1", 0 0, L_0x274fa20;  1 drivers
v0x26e7060_0 .net "notA0andnotA1", 0 0, L_0x274fb80;  1 drivers
v0x26e7120_0 .net "notA1", 0 0, L_0x274f620;  1 drivers
v0x26e71e0_0 .net "out", 0 0, L_0x2750260;  alias, 1 drivers
S_0x26e8bb0 .scope generate, "genblock[14]" "genblock[14]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26e8dc0 .param/l "i" 0 3 55, +C4<01110>;
S_0x26e8e80 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26e8bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2750550/d .functor NOT 1, L_0x27507f0, C4<0>, C4<0>, C4<0>;
L_0x2750550 .delay 1 (10000,10000,10000) L_0x2750550/d;
L_0x2750950/d .functor NOT 1, L_0x2750a10, C4<0>, C4<0>, C4<0>;
L_0x2750950 .delay 1 (10000,10000,10000) L_0x2750950/d;
L_0x2750b70/d .functor AND 1, L_0x2750cd0, L_0x2750550, L_0x2750950, C4<1>;
L_0x2750b70 .delay 1 (40000,40000,40000) L_0x2750b70/d;
L_0x2750e30/d .functor AND 1, L_0x2750ef0, L_0x2751050, L_0x2750950, C4<1>;
L_0x2750e30 .delay 1 (40000,40000,40000) L_0x2750e30/d;
L_0x2751140/d .functor OR 1, L_0x2750b70, L_0x2750e30, C4<0>, C4<0>;
L_0x2751140 .delay 1 (30000,30000,30000) L_0x2751140/d;
L_0x27512a0/d .functor XOR 1, L_0x2751140, L_0x273afa0, C4<0>, C4<0>;
L_0x27512a0 .delay 1 (60000,60000,60000) L_0x27512a0/d;
L_0x2751400/d .functor XOR 1, L_0x2753460, L_0x27512a0, C4<0>, C4<0>;
L_0x2751400 .delay 1 (60000,60000,60000) L_0x2751400/d;
L_0x2751560/d .functor XOR 1, L_0x2751400, L_0x273b150, C4<0>, C4<0>;
L_0x2751560 .delay 1 (60000,60000,60000) L_0x2751560/d;
L_0x2751760/d .functor AND 1, L_0x2753460, L_0x273afa0, C4<1>, C4<1>;
L_0x2751760 .delay 1 (30000,30000,30000) L_0x2751760/d;
L_0x2751910/d .functor AND 1, L_0x2753460, L_0x27512a0, C4<1>, C4<1>;
L_0x2751910 .delay 1 (30000,30000,30000) L_0x2751910/d;
L_0x2751ad0/d .functor AND 1, L_0x273b150, L_0x2751400, C4<1>, C4<1>;
L_0x2751ad0 .delay 1 (30000,30000,30000) L_0x2751ad0/d;
L_0x2751b90/d .functor OR 1, L_0x2751910, L_0x2751ad0, C4<0>, C4<0>;
L_0x2751b90 .delay 1 (30000,30000,30000) L_0x2751b90/d;
L_0x2751db0/d .functor OR 1, L_0x2753460, L_0x273afa0, C4<0>, C4<0>;
L_0x2751db0 .delay 1 (30000,30000,30000) L_0x2751db0/d;
L_0x2751f30/d .functor XOR 1, v0x26e95f0_0, L_0x2751db0, C4<0>, C4<0>;
L_0x2751f30 .delay 1 (60000,60000,60000) L_0x2751f30/d;
L_0x2751d40/d .functor XOR 1, v0x26e95f0_0, L_0x2751760, C4<0>, C4<0>;
L_0x2751d40 .delay 1 (60000,60000,60000) L_0x2751d40/d;
L_0x2752290/d .functor XOR 1, L_0x2753460, L_0x273afa0, C4<0>, C4<0>;
L_0x2752290 .delay 1 (60000,60000,60000) L_0x2752290/d;
v0x26ea950_0 .net "AB", 0 0, L_0x2751760;  1 drivers
v0x26eaa30_0 .net "AnewB", 0 0, L_0x2751910;  1 drivers
v0x26eaaf0_0 .net "AorB", 0 0, L_0x2751db0;  1 drivers
v0x26eab90_0 .net "AxorB", 0 0, L_0x2752290;  1 drivers
v0x26eac60_0 .net "AxorB2", 0 0, L_0x2751400;  1 drivers
v0x26ead00_0 .net "AxorBC", 0 0, L_0x2751ad0;  1 drivers
v0x26eadc0_0 .net *"_s1", 0 0, L_0x27507f0;  1 drivers
v0x26eaea0_0 .net *"_s3", 0 0, L_0x2750a10;  1 drivers
v0x26eaf80_0 .net *"_s5", 0 0, L_0x2750cd0;  1 drivers
v0x26eb0f0_0 .net *"_s7", 0 0, L_0x2750ef0;  1 drivers
v0x26eb1d0_0 .net *"_s9", 0 0, L_0x2751050;  1 drivers
v0x26eb2b0_0 .net "a", 0 0, L_0x2753460;  1 drivers
v0x26eb370_0 .net "address0", 0 0, v0x26e9460_0;  1 drivers
v0x26eb410_0 .net "address1", 0 0, v0x26e9520_0;  1 drivers
v0x26eb500_0 .net "b", 0 0, L_0x273afa0;  1 drivers
v0x26eb5c0_0 .net "carryin", 0 0, L_0x273b150;  1 drivers
v0x26eb680_0 .net "carryout", 0 0, L_0x2751b90;  1 drivers
v0x26eb830_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26eb8d0_0 .net "invert", 0 0, v0x26e95f0_0;  1 drivers
v0x26eb970_0 .net "nandand", 0 0, L_0x2751d40;  1 drivers
v0x26eba10_0 .net "newB", 0 0, L_0x27512a0;  1 drivers
v0x26ebab0_0 .net "noror", 0 0, L_0x2751f30;  1 drivers
v0x26ebb50_0 .net "notControl1", 0 0, L_0x2750550;  1 drivers
v0x26ebbf0_0 .net "notControl2", 0 0, L_0x2750950;  1 drivers
v0x26ebc90_0 .net "slt", 0 0, L_0x2750e30;  1 drivers
v0x26ebd30_0 .net "suborslt", 0 0, L_0x2751140;  1 drivers
v0x26ebdd0_0 .net "subtract", 0 0, L_0x2750b70;  1 drivers
v0x26ebe90_0 .net "sum", 0 0, L_0x2753210;  1 drivers
v0x26ebf60_0 .net "sumval", 0 0, L_0x2751560;  1 drivers
L_0x27507f0 .part v0x27282c0_0, 1, 1;
L_0x2750a10 .part v0x27282c0_0, 2, 1;
L_0x2750cd0 .part v0x27282c0_0, 0, 1;
L_0x2750ef0 .part v0x27282c0_0, 0, 1;
L_0x2751050 .part v0x27282c0_0, 1, 1;
S_0x26e90f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26e8e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26e9380_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26e9460_0 .var "address0", 0 0;
v0x26e9520_0 .var "address1", 0 0;
v0x26e95f0_0 .var "invert", 0 0;
S_0x26e9760 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26e8e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2752510/d .functor NOT 1, v0x26e9460_0, C4<0>, C4<0>, C4<0>;
L_0x2752510 .delay 1 (10000,10000,10000) L_0x2752510/d;
L_0x27525d0/d .functor NOT 1, v0x26e9520_0, C4<0>, C4<0>, C4<0>;
L_0x27525d0 .delay 1 (10000,10000,10000) L_0x27525d0/d;
L_0x2752730/d .functor AND 1, v0x26e9460_0, v0x26e9520_0, C4<1>, C4<1>;
L_0x2752730 .delay 1 (30000,30000,30000) L_0x2752730/d;
L_0x27528c0/d .functor AND 1, v0x26e9460_0, L_0x27525d0, C4<1>, C4<1>;
L_0x27528c0 .delay 1 (30000,30000,30000) L_0x27528c0/d;
L_0x27529d0/d .functor AND 1, L_0x2752510, v0x26e9520_0, C4<1>, C4<1>;
L_0x27529d0 .delay 1 (30000,30000,30000) L_0x27529d0/d;
L_0x2752b30/d .functor AND 1, L_0x2752510, L_0x27525d0, C4<1>, C4<1>;
L_0x2752b30 .delay 1 (30000,30000,30000) L_0x2752b30/d;
L_0x2752c90/d .functor AND 1, L_0x2751560, L_0x2752b30, C4<1>, C4<1>;
L_0x2752c90 .delay 1 (30000,30000,30000) L_0x2752c90/d;
L_0x2752da0/d .functor AND 1, L_0x2751f30, L_0x27528c0, C4<1>, C4<1>;
L_0x2752da0 .delay 1 (30000,30000,30000) L_0x2752da0/d;
L_0x2752f50/d .functor AND 1, L_0x2751d40, L_0x27529d0, C4<1>, C4<1>;
L_0x2752f50 .delay 1 (30000,30000,30000) L_0x2752f50/d;
L_0x27530b0/d .functor AND 1, L_0x2752290, L_0x2752730, C4<1>, C4<1>;
L_0x27530b0 .delay 1 (30000,30000,30000) L_0x27530b0/d;
L_0x2753210/d .functor OR 1, L_0x2752c90, L_0x2752da0, L_0x2752f50, L_0x27530b0;
L_0x2753210 .delay 1 (50000,50000,50000) L_0x2753210/d;
v0x26e9a40_0 .net "A0andA1", 0 0, L_0x2752730;  1 drivers
v0x26e9b00_0 .net "A0andnotA1", 0 0, L_0x27528c0;  1 drivers
v0x26e9bc0_0 .net "addr0", 0 0, v0x26e9460_0;  alias, 1 drivers
v0x26e9c90_0 .net "addr1", 0 0, v0x26e9520_0;  alias, 1 drivers
v0x26e9d60_0 .net "in0", 0 0, L_0x2751560;  alias, 1 drivers
v0x26e9e50_0 .net "in0and", 0 0, L_0x2752c90;  1 drivers
v0x26e9ef0_0 .net "in1", 0 0, L_0x2751f30;  alias, 1 drivers
v0x26e9f90_0 .net "in1and", 0 0, L_0x2752da0;  1 drivers
v0x26ea050_0 .net "in2", 0 0, L_0x2751d40;  alias, 1 drivers
v0x26ea1a0_0 .net "in2and", 0 0, L_0x2752f50;  1 drivers
v0x26ea260_0 .net "in3", 0 0, L_0x2752290;  alias, 1 drivers
v0x26ea320_0 .net "in3and", 0 0, L_0x27530b0;  1 drivers
v0x26ea3e0_0 .net "notA0", 0 0, L_0x2752510;  1 drivers
v0x26ea4a0_0 .net "notA0andA1", 0 0, L_0x27529d0;  1 drivers
v0x26ea560_0 .net "notA0andnotA1", 0 0, L_0x2752b30;  1 drivers
v0x26ea620_0 .net "notA1", 0 0, L_0x27525d0;  1 drivers
v0x26ea6e0_0 .net "out", 0 0, L_0x2753210;  alias, 1 drivers
S_0x26ec0b0 .scope generate, "genblock[15]" "genblock[15]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26ec2c0 .param/l "i" 0 3 55, +C4<01111>;
S_0x26ec380 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26ec0b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2753500/d .functor NOT 1, L_0x27506b0, C4<0>, C4<0>, C4<0>;
L_0x2753500 .delay 1 (10000,10000,10000) L_0x2753500/d;
L_0x27537d0/d .functor NOT 1, L_0x2753c90, C4<0>, C4<0>, C4<0>;
L_0x27537d0 .delay 1 (10000,10000,10000) L_0x27537d0/d;
L_0x2753d30/d .functor AND 1, L_0x2753e90, L_0x2753500, L_0x27537d0, C4<1>;
L_0x2753d30 .delay 1 (40000,40000,40000) L_0x2753d30/d;
L_0x2753ff0/d .functor AND 1, L_0x27540b0, L_0x2754210, L_0x27537d0, C4<1>;
L_0x2753ff0 .delay 1 (40000,40000,40000) L_0x2753ff0/d;
L_0x2754300/d .functor OR 1, L_0x2753d30, L_0x2753ff0, C4<0>, C4<0>;
L_0x2754300 .delay 1 (30000,30000,30000) L_0x2754300/d;
L_0x2754460/d .functor XOR 1, L_0x2754300, L_0x27565d0, C4<0>, C4<0>;
L_0x2754460 .delay 1 (60000,60000,60000) L_0x2754460/d;
L_0x27545c0/d .functor XOR 1, L_0x2756470, L_0x2754460, C4<0>, C4<0>;
L_0x27545c0 .delay 1 (60000,60000,60000) L_0x27545c0/d;
L_0x2754720/d .functor XOR 1, L_0x27545c0, L_0x2753b30, C4<0>, C4<0>;
L_0x2754720 .delay 1 (60000,60000,60000) L_0x2754720/d;
L_0x2754920/d .functor AND 1, L_0x2756470, L_0x27565d0, C4<1>, C4<1>;
L_0x2754920 .delay 1 (30000,30000,30000) L_0x2754920/d;
L_0x2754ad0/d .functor AND 1, L_0x2756470, L_0x2754460, C4<1>, C4<1>;
L_0x2754ad0 .delay 1 (30000,30000,30000) L_0x2754ad0/d;
L_0x2754c90/d .functor AND 1, L_0x2753b30, L_0x27545c0, C4<1>, C4<1>;
L_0x2754c90 .delay 1 (30000,30000,30000) L_0x2754c90/d;
L_0x2754d50/d .functor OR 1, L_0x2754ad0, L_0x2754c90, C4<0>, C4<0>;
L_0x2754d50 .delay 1 (30000,30000,30000) L_0x2754d50/d;
L_0x2754f00/d .functor OR 1, L_0x2756470, L_0x27565d0, C4<0>, C4<0>;
L_0x2754f00 .delay 1 (30000,30000,30000) L_0x2754f00/d;
L_0x2755000/d .functor XOR 1, v0x26ecaf0_0, L_0x2754f00, C4<0>, C4<0>;
L_0x2755000 .delay 1 (60000,60000,60000) L_0x2755000/d;
L_0x2755110/d .functor XOR 1, v0x26ecaf0_0, L_0x2754920, C4<0>, C4<0>;
L_0x2755110 .delay 1 (60000,60000,60000) L_0x2755110/d;
L_0x27552c0/d .functor XOR 1, L_0x2756470, L_0x27565d0, C4<0>, C4<0>;
L_0x27552c0 .delay 1 (60000,60000,60000) L_0x27552c0/d;
v0x26ede50_0 .net "AB", 0 0, L_0x2754920;  1 drivers
v0x26edf30_0 .net "AnewB", 0 0, L_0x2754ad0;  1 drivers
v0x26edff0_0 .net "AorB", 0 0, L_0x2754f00;  1 drivers
v0x26ee090_0 .net "AxorB", 0 0, L_0x27552c0;  1 drivers
v0x26ee160_0 .net "AxorB2", 0 0, L_0x27545c0;  1 drivers
v0x26ee200_0 .net "AxorBC", 0 0, L_0x2754c90;  1 drivers
v0x26ee2c0_0 .net *"_s1", 0 0, L_0x27506b0;  1 drivers
v0x26ee3a0_0 .net *"_s3", 0 0, L_0x2753c90;  1 drivers
v0x26ee480_0 .net *"_s5", 0 0, L_0x2753e90;  1 drivers
v0x26ee5f0_0 .net *"_s7", 0 0, L_0x27540b0;  1 drivers
v0x26ee6d0_0 .net *"_s9", 0 0, L_0x2754210;  1 drivers
v0x26ee7b0_0 .net "a", 0 0, L_0x2756470;  1 drivers
v0x26ee870_0 .net "address0", 0 0, v0x26ec960_0;  1 drivers
v0x26ee910_0 .net "address1", 0 0, v0x26eca20_0;  1 drivers
v0x26eea00_0 .net "b", 0 0, L_0x27565d0;  1 drivers
v0x26eeac0_0 .net "carryin", 0 0, L_0x2753b30;  1 drivers
v0x26eeb80_0 .net "carryout", 0 0, L_0x2754d50;  1 drivers
v0x26eed30_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26eedd0_0 .net "invert", 0 0, v0x26ecaf0_0;  1 drivers
v0x26eee70_0 .net "nandand", 0 0, L_0x2755110;  1 drivers
v0x26eef10_0 .net "newB", 0 0, L_0x2754460;  1 drivers
v0x26eefb0_0 .net "noror", 0 0, L_0x2755000;  1 drivers
v0x26ef050_0 .net "notControl1", 0 0, L_0x2753500;  1 drivers
v0x26ef0f0_0 .net "notControl2", 0 0, L_0x27537d0;  1 drivers
v0x26ef190_0 .net "slt", 0 0, L_0x2753ff0;  1 drivers
v0x26ef230_0 .net "suborslt", 0 0, L_0x2754300;  1 drivers
v0x26ef2d0_0 .net "subtract", 0 0, L_0x2753d30;  1 drivers
v0x26ef390_0 .net "sum", 0 0, L_0x27561e0;  1 drivers
v0x26ef460_0 .net "sumval", 0 0, L_0x2754720;  1 drivers
L_0x27506b0 .part v0x27282c0_0, 1, 1;
L_0x2753c90 .part v0x27282c0_0, 2, 1;
L_0x2753e90 .part v0x27282c0_0, 0, 1;
L_0x27540b0 .part v0x27282c0_0, 0, 1;
L_0x2754210 .part v0x27282c0_0, 1, 1;
S_0x26ec5f0 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26ec380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26ec880_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26ec960_0 .var "address0", 0 0;
v0x26eca20_0 .var "address1", 0 0;
v0x26ecaf0_0 .var "invert", 0 0;
S_0x26ecc60 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26ec380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2755540/d .functor NOT 1, v0x26ec960_0, C4<0>, C4<0>, C4<0>;
L_0x2755540 .delay 1 (10000,10000,10000) L_0x2755540/d;
L_0x2755600/d .functor NOT 1, v0x26eca20_0, C4<0>, C4<0>, C4<0>;
L_0x2755600 .delay 1 (10000,10000,10000) L_0x2755600/d;
L_0x274f0e0/d .functor AND 1, v0x26ec960_0, v0x26eca20_0, C4<1>, C4<1>;
L_0x274f0e0 .delay 1 (30000,30000,30000) L_0x274f0e0/d;
L_0x2755880/d .functor AND 1, v0x26ec960_0, L_0x2755600, C4<1>, C4<1>;
L_0x2755880 .delay 1 (30000,30000,30000) L_0x2755880/d;
L_0x2755990/d .functor AND 1, L_0x2755540, v0x26eca20_0, C4<1>, C4<1>;
L_0x2755990 .delay 1 (30000,30000,30000) L_0x2755990/d;
L_0x2755af0/d .functor AND 1, L_0x2755540, L_0x2755600, C4<1>, C4<1>;
L_0x2755af0 .delay 1 (30000,30000,30000) L_0x2755af0/d;
L_0x2755c50/d .functor AND 1, L_0x2754720, L_0x2755af0, C4<1>, C4<1>;
L_0x2755c50 .delay 1 (30000,30000,30000) L_0x2755c50/d;
L_0x2755d10/d .functor AND 1, L_0x2755000, L_0x2755880, C4<1>, C4<1>;
L_0x2755d10 .delay 1 (30000,30000,30000) L_0x2755d10/d;
L_0x2755ec0/d .functor AND 1, L_0x2755110, L_0x2755990, C4<1>, C4<1>;
L_0x2755ec0 .delay 1 (30000,30000,30000) L_0x2755ec0/d;
L_0x2756020/d .functor AND 1, L_0x27552c0, L_0x274f0e0, C4<1>, C4<1>;
L_0x2756020 .delay 1 (30000,30000,30000) L_0x2756020/d;
L_0x27561e0/d .functor OR 1, L_0x2755c50, L_0x2755d10, L_0x2755ec0, L_0x2756020;
L_0x27561e0 .delay 1 (50000,50000,50000) L_0x27561e0/d;
v0x26ecf40_0 .net "A0andA1", 0 0, L_0x274f0e0;  1 drivers
v0x26ed000_0 .net "A0andnotA1", 0 0, L_0x2755880;  1 drivers
v0x26ed0c0_0 .net "addr0", 0 0, v0x26ec960_0;  alias, 1 drivers
v0x26ed190_0 .net "addr1", 0 0, v0x26eca20_0;  alias, 1 drivers
v0x26ed260_0 .net "in0", 0 0, L_0x2754720;  alias, 1 drivers
v0x26ed350_0 .net "in0and", 0 0, L_0x2755c50;  1 drivers
v0x26ed3f0_0 .net "in1", 0 0, L_0x2755000;  alias, 1 drivers
v0x26ed490_0 .net "in1and", 0 0, L_0x2755d10;  1 drivers
v0x26ed550_0 .net "in2", 0 0, L_0x2755110;  alias, 1 drivers
v0x26ed6a0_0 .net "in2and", 0 0, L_0x2755ec0;  1 drivers
v0x26ed760_0 .net "in3", 0 0, L_0x27552c0;  alias, 1 drivers
v0x26ed820_0 .net "in3and", 0 0, L_0x2756020;  1 drivers
v0x26ed8e0_0 .net "notA0", 0 0, L_0x2755540;  1 drivers
v0x26ed9a0_0 .net "notA0andA1", 0 0, L_0x2755990;  1 drivers
v0x26eda60_0 .net "notA0andnotA1", 0 0, L_0x2755af0;  1 drivers
v0x26edb20_0 .net "notA1", 0 0, L_0x2755600;  1 drivers
v0x26edbe0_0 .net "out", 0 0, L_0x27561e0;  alias, 1 drivers
S_0x26ef5b0 .scope generate, "genblock[16]" "genblock[16]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26d4e80 .param/l "i" 0 3 55, +C4<010000>;
S_0x26ef920 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26ef5b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2756510/d .functor NOT 1, L_0x27567e0, C4<0>, C4<0>, C4<0>;
L_0x2756510 .delay 1 (10000,10000,10000) L_0x2756510/d;
L_0x27568d0/d .functor NOT 1, L_0x2756990, C4<0>, C4<0>, C4<0>;
L_0x27568d0 .delay 1 (10000,10000,10000) L_0x27568d0/d;
L_0x2756af0/d .functor AND 1, L_0x2756c50, L_0x2756510, L_0x27568d0, C4<1>;
L_0x2756af0 .delay 1 (40000,40000,40000) L_0x2756af0/d;
L_0x2756db0/d .functor AND 1, L_0x2756e70, L_0x2756fd0, L_0x27568d0, C4<1>;
L_0x2756db0 .delay 1 (40000,40000,40000) L_0x2756db0/d;
L_0x27570c0/d .functor OR 1, L_0x2756af0, L_0x2756db0, C4<0>, C4<0>;
L_0x27570c0 .delay 1 (30000,30000,30000) L_0x27570c0/d;
L_0x2757220/d .functor XOR 1, L_0x27570c0, L_0x2756670, C4<0>, C4<0>;
L_0x2757220 .delay 1 (60000,60000,60000) L_0x2757220/d;
L_0x2757380/d .functor XOR 1, L_0x2759420, L_0x2757220, C4<0>, C4<0>;
L_0x2757380 .delay 1 (60000,60000,60000) L_0x2757380/d;
L_0x27574e0/d .functor XOR 1, L_0x2757380, L_0x2756710, C4<0>, C4<0>;
L_0x27574e0 .delay 1 (60000,60000,60000) L_0x27574e0/d;
L_0x27576e0/d .functor AND 1, L_0x2759420, L_0x2756670, C4<1>, C4<1>;
L_0x27576e0 .delay 1 (30000,30000,30000) L_0x27576e0/d;
L_0x2757890/d .functor AND 1, L_0x2759420, L_0x2757220, C4<1>, C4<1>;
L_0x2757890 .delay 1 (30000,30000,30000) L_0x2757890/d;
L_0x2757a50/d .functor AND 1, L_0x2756710, L_0x2757380, C4<1>, C4<1>;
L_0x2757a50 .delay 1 (30000,30000,30000) L_0x2757a50/d;
L_0x2757b10/d .functor OR 1, L_0x2757890, L_0x2757a50, C4<0>, C4<0>;
L_0x2757b10 .delay 1 (30000,30000,30000) L_0x2757b10/d;
L_0x2757d30/d .functor OR 1, L_0x2759420, L_0x2756670, C4<0>, C4<0>;
L_0x2757d30 .delay 1 (30000,30000,30000) L_0x2757d30/d;
L_0x2757eb0/d .functor XOR 1, v0x26f02f0_0, L_0x2757d30, C4<0>, C4<0>;
L_0x2757eb0 .delay 1 (60000,60000,60000) L_0x2757eb0/d;
L_0x2757cc0/d .functor XOR 1, v0x26f02f0_0, L_0x27576e0, C4<0>, C4<0>;
L_0x2757cc0 .delay 1 (60000,60000,60000) L_0x2757cc0/d;
L_0x27582b0/d .functor XOR 1, L_0x2759420, L_0x2756670, C4<0>, C4<0>;
L_0x27582b0 .delay 1 (60000,60000,60000) L_0x27582b0/d;
v0x26f15e0_0 .net "AB", 0 0, L_0x27576e0;  1 drivers
v0x26f16c0_0 .net "AnewB", 0 0, L_0x2757890;  1 drivers
v0x26f1780_0 .net "AorB", 0 0, L_0x2757d30;  1 drivers
v0x26f1820_0 .net "AxorB", 0 0, L_0x27582b0;  1 drivers
v0x26f18f0_0 .net "AxorB2", 0 0, L_0x2757380;  1 drivers
v0x26f1990_0 .net "AxorBC", 0 0, L_0x2757a50;  1 drivers
v0x26f1a50_0 .net *"_s1", 0 0, L_0x27567e0;  1 drivers
v0x26f1b30_0 .net *"_s3", 0 0, L_0x2756990;  1 drivers
v0x26f1c10_0 .net *"_s5", 0 0, L_0x2756c50;  1 drivers
v0x26f1d80_0 .net *"_s7", 0 0, L_0x2756e70;  1 drivers
v0x26f1e60_0 .net *"_s9", 0 0, L_0x2756fd0;  1 drivers
v0x26f1f40_0 .net "a", 0 0, L_0x2759420;  1 drivers
v0x26f1fe0_0 .net "address0", 0 0, v0x26d5560_0;  1 drivers
v0x26f2080_0 .net "address1", 0 0, v0x26d5620_0;  1 drivers
v0x26f2170_0 .net "b", 0 0, L_0x2756670;  1 drivers
v0x26f2210_0 .net "carryin", 0 0, L_0x2756710;  1 drivers
v0x26f22b0_0 .net "carryout", 0 0, L_0x2757b10;  1 drivers
v0x26f2460_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f2500_0 .net "invert", 0 0, v0x26f02f0_0;  1 drivers
v0x26f25a0_0 .net "nandand", 0 0, L_0x2757cc0;  1 drivers
v0x26f2640_0 .net "newB", 0 0, L_0x2757220;  1 drivers
v0x26f26e0_0 .net "noror", 0 0, L_0x2757eb0;  1 drivers
v0x26f2780_0 .net "notControl1", 0 0, L_0x2756510;  1 drivers
v0x26f2820_0 .net "notControl2", 0 0, L_0x27568d0;  1 drivers
v0x26f28c0_0 .net "slt", 0 0, L_0x2756db0;  1 drivers
v0x26f2960_0 .net "suborslt", 0 0, L_0x27570c0;  1 drivers
v0x26f2a20_0 .net "subtract", 0 0, L_0x2756af0;  1 drivers
v0x26f2ae0_0 .net "sum", 0 0, L_0x2759190;  1 drivers
v0x26f2bb0_0 .net "sumval", 0 0, L_0x27574e0;  1 drivers
L_0x27567e0 .part v0x27282c0_0, 1, 1;
L_0x2756990 .part v0x27282c0_0, 2, 1;
L_0x2756c50 .part v0x27282c0_0, 0, 1;
L_0x2756e70 .part v0x27282c0_0, 0, 1;
L_0x2756fd0 .part v0x27282c0_0, 1, 1;
S_0x26efb90 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26ef920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26efe00_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26d5560_0 .var "address0", 0 0;
v0x26d5620_0 .var "address1", 0 0;
v0x26f02f0_0 .var "invert", 0 0;
S_0x26f03f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26ef920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2758530/d .functor NOT 1, v0x26d5560_0, C4<0>, C4<0>, C4<0>;
L_0x2758530 .delay 1 (10000,10000,10000) L_0x2758530/d;
L_0x27580b0/d .functor NOT 1, v0x26d5620_0, C4<0>, C4<0>, C4<0>;
L_0x27580b0 .delay 1 (10000,10000,10000) L_0x27580b0/d;
L_0x27585f0/d .functor AND 1, v0x26d5560_0, v0x26d5620_0, C4<1>, C4<1>;
L_0x27585f0 .delay 1 (30000,30000,30000) L_0x27585f0/d;
L_0x27587e0/d .functor AND 1, v0x26d5560_0, L_0x27580b0, C4<1>, C4<1>;
L_0x27587e0 .delay 1 (30000,30000,30000) L_0x27587e0/d;
L_0x27588f0/d .functor AND 1, L_0x2758530, v0x26d5620_0, C4<1>, C4<1>;
L_0x27588f0 .delay 1 (30000,30000,30000) L_0x27588f0/d;
L_0x2758a50/d .functor AND 1, L_0x2758530, L_0x27580b0, C4<1>, C4<1>;
L_0x2758a50 .delay 1 (30000,30000,30000) L_0x2758a50/d;
L_0x2758bb0/d .functor AND 1, L_0x27574e0, L_0x2758a50, C4<1>, C4<1>;
L_0x2758bb0 .delay 1 (30000,30000,30000) L_0x2758bb0/d;
L_0x2758cc0/d .functor AND 1, L_0x2757eb0, L_0x27587e0, C4<1>, C4<1>;
L_0x2758cc0 .delay 1 (30000,30000,30000) L_0x2758cc0/d;
L_0x2758e70/d .functor AND 1, L_0x2757cc0, L_0x27588f0, C4<1>, C4<1>;
L_0x2758e70 .delay 1 (30000,30000,30000) L_0x2758e70/d;
L_0x2758fd0/d .functor AND 1, L_0x27582b0, L_0x27585f0, C4<1>, C4<1>;
L_0x2758fd0 .delay 1 (30000,30000,30000) L_0x2758fd0/d;
L_0x2759190/d .functor OR 1, L_0x2758bb0, L_0x2758cc0, L_0x2758e70, L_0x2758fd0;
L_0x2759190 .delay 1 (50000,50000,50000) L_0x2759190/d;
v0x26f06d0_0 .net "A0andA1", 0 0, L_0x27585f0;  1 drivers
v0x26f0790_0 .net "A0andnotA1", 0 0, L_0x27587e0;  1 drivers
v0x26f0850_0 .net "addr0", 0 0, v0x26d5560_0;  alias, 1 drivers
v0x26f0920_0 .net "addr1", 0 0, v0x26d5620_0;  alias, 1 drivers
v0x26f09f0_0 .net "in0", 0 0, L_0x27574e0;  alias, 1 drivers
v0x26f0ae0_0 .net "in0and", 0 0, L_0x2758bb0;  1 drivers
v0x26f0b80_0 .net "in1", 0 0, L_0x2757eb0;  alias, 1 drivers
v0x26f0c20_0 .net "in1and", 0 0, L_0x2758cc0;  1 drivers
v0x26f0ce0_0 .net "in2", 0 0, L_0x2757cc0;  alias, 1 drivers
v0x26f0e30_0 .net "in2and", 0 0, L_0x2758e70;  1 drivers
v0x26f0ef0_0 .net "in3", 0 0, L_0x27582b0;  alias, 1 drivers
v0x26f0fb0_0 .net "in3and", 0 0, L_0x2758fd0;  1 drivers
v0x26f1070_0 .net "notA0", 0 0, L_0x2758530;  1 drivers
v0x26f1130_0 .net "notA0andA1", 0 0, L_0x27588f0;  1 drivers
v0x26f11f0_0 .net "notA0andnotA1", 0 0, L_0x2758a50;  1 drivers
v0x26f12b0_0 .net "notA1", 0 0, L_0x27580b0;  1 drivers
v0x26f1370_0 .net "out", 0 0, L_0x2759190;  alias, 1 drivers
S_0x26f2d40 .scope generate, "genblock[17]" "genblock[17]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26f2f50 .param/l "i" 0 3 55, +C4<010001>;
S_0x26f3010 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26f2d40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x27594c0/d .functor NOT 1, L_0x2741120, C4<0>, C4<0>, C4<0>;
L_0x27594c0 .delay 1 (10000,10000,10000) L_0x27594c0/d;
L_0x27595d0/d .functor NOT 1, L_0x2759aa0, C4<0>, C4<0>, C4<0>;
L_0x27595d0 .delay 1 (10000,10000,10000) L_0x27595d0/d;
L_0x2759c00/d .functor AND 1, L_0x2759d60, L_0x27594c0, L_0x27595d0, C4<1>;
L_0x2759c00 .delay 1 (40000,40000,40000) L_0x2759c00/d;
L_0x2759ec0/d .functor AND 1, L_0x2759f80, L_0x275a0e0, L_0x27595d0, C4<1>;
L_0x2759ec0 .delay 1 (40000,40000,40000) L_0x2759ec0/d;
L_0x275a1d0/d .functor OR 1, L_0x2759c00, L_0x2759ec0, C4<0>, C4<0>;
L_0x275a1d0 .delay 1 (30000,30000,30000) L_0x275a1d0/d;
L_0x275a330/d .functor XOR 1, L_0x275a1d0, L_0x275c630, C4<0>, C4<0>;
L_0x275a330 .delay 1 (60000,60000,60000) L_0x275a330/d;
L_0x275a490/d .functor XOR 1, L_0x275c4d0, L_0x275a330, C4<0>, C4<0>;
L_0x275a490 .delay 1 (60000,60000,60000) L_0x275a490/d;
L_0x275a5f0/d .functor XOR 1, L_0x275a490, L_0x2759910, C4<0>, C4<0>;
L_0x275a5f0 .delay 1 (60000,60000,60000) L_0x275a5f0/d;
L_0x275a7f0/d .functor AND 1, L_0x275c4d0, L_0x275c630, C4<1>, C4<1>;
L_0x275a7f0 .delay 1 (30000,30000,30000) L_0x275a7f0/d;
L_0x275a9a0/d .functor AND 1, L_0x275c4d0, L_0x275a330, C4<1>, C4<1>;
L_0x275a9a0 .delay 1 (30000,30000,30000) L_0x275a9a0/d;
L_0x275ab60/d .functor AND 1, L_0x2759910, L_0x275a490, C4<1>, C4<1>;
L_0x275ab60 .delay 1 (30000,30000,30000) L_0x275ab60/d;
L_0x275abd0/d .functor OR 1, L_0x275a9a0, L_0x275ab60, C4<0>, C4<0>;
L_0x275abd0 .delay 1 (30000,30000,30000) L_0x275abd0/d;
L_0x275adf0/d .functor OR 1, L_0x275c4d0, L_0x275c630, C4<0>, C4<0>;
L_0x275adf0 .delay 1 (30000,30000,30000) L_0x275adf0/d;
L_0x275af70/d .functor XOR 1, v0x26f3780_0, L_0x275adf0, C4<0>, C4<0>;
L_0x275af70 .delay 1 (60000,60000,60000) L_0x275af70/d;
L_0x275ad80/d .functor XOR 1, v0x26f3780_0, L_0x275a7f0, C4<0>, C4<0>;
L_0x275ad80 .delay 1 (60000,60000,60000) L_0x275ad80/d;
L_0x275b370/d .functor XOR 1, L_0x275c4d0, L_0x275c630, C4<0>, C4<0>;
L_0x275b370 .delay 1 (60000,60000,60000) L_0x275b370/d;
v0x26f4ae0_0 .net "AB", 0 0, L_0x275a7f0;  1 drivers
v0x26f4bc0_0 .net "AnewB", 0 0, L_0x275a9a0;  1 drivers
v0x26f4c80_0 .net "AorB", 0 0, L_0x275adf0;  1 drivers
v0x26f4d20_0 .net "AxorB", 0 0, L_0x275b370;  1 drivers
v0x26f4df0_0 .net "AxorB2", 0 0, L_0x275a490;  1 drivers
v0x26f4e90_0 .net "AxorBC", 0 0, L_0x275ab60;  1 drivers
v0x26f4f50_0 .net *"_s1", 0 0, L_0x2741120;  1 drivers
v0x26f5030_0 .net *"_s3", 0 0, L_0x2759aa0;  1 drivers
v0x26f5110_0 .net *"_s5", 0 0, L_0x2759d60;  1 drivers
v0x26f5280_0 .net *"_s7", 0 0, L_0x2759f80;  1 drivers
v0x26f5360_0 .net *"_s9", 0 0, L_0x275a0e0;  1 drivers
v0x26f5440_0 .net "a", 0 0, L_0x275c4d0;  1 drivers
v0x26f5500_0 .net "address0", 0 0, v0x26f35f0_0;  1 drivers
v0x26f55a0_0 .net "address1", 0 0, v0x26f36b0_0;  1 drivers
v0x26f5690_0 .net "b", 0 0, L_0x275c630;  1 drivers
v0x26f5750_0 .net "carryin", 0 0, L_0x2759910;  1 drivers
v0x26f5810_0 .net "carryout", 0 0, L_0x275abd0;  1 drivers
v0x26f59c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f5a60_0 .net "invert", 0 0, v0x26f3780_0;  1 drivers
v0x26f5b00_0 .net "nandand", 0 0, L_0x275ad80;  1 drivers
v0x26f5ba0_0 .net "newB", 0 0, L_0x275a330;  1 drivers
v0x26f5c40_0 .net "noror", 0 0, L_0x275af70;  1 drivers
v0x26f5ce0_0 .net "notControl1", 0 0, L_0x27594c0;  1 drivers
v0x26f5d80_0 .net "notControl2", 0 0, L_0x27595d0;  1 drivers
v0x26f5e20_0 .net "slt", 0 0, L_0x2759ec0;  1 drivers
v0x26f5ec0_0 .net "suborslt", 0 0, L_0x275a1d0;  1 drivers
v0x26f5f60_0 .net "subtract", 0 0, L_0x2759c00;  1 drivers
v0x26f6020_0 .net "sum", 0 0, L_0x275c240;  1 drivers
v0x26f60f0_0 .net "sumval", 0 0, L_0x275a5f0;  1 drivers
L_0x2741120 .part v0x27282c0_0, 1, 1;
L_0x2759aa0 .part v0x27282c0_0, 2, 1;
L_0x2759d60 .part v0x27282c0_0, 0, 1;
L_0x2759f80 .part v0x27282c0_0, 0, 1;
L_0x275a0e0 .part v0x27282c0_0, 1, 1;
S_0x26f3280 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26f3010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26f3510_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f35f0_0 .var "address0", 0 0;
v0x26f36b0_0 .var "address1", 0 0;
v0x26f3780_0 .var "invert", 0 0;
S_0x26f38f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26f3010;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x275b5f0/d .functor NOT 1, v0x26f35f0_0, C4<0>, C4<0>, C4<0>;
L_0x275b5f0 .delay 1 (10000,10000,10000) L_0x275b5f0/d;
L_0x275b660/d .functor NOT 1, v0x26f36b0_0, C4<0>, C4<0>, C4<0>;
L_0x275b660 .delay 1 (10000,10000,10000) L_0x275b660/d;
L_0x275b170/d .functor AND 1, v0x26f35f0_0, v0x26f36b0_0, C4<1>, C4<1>;
L_0x275b170 .delay 1 (30000,30000,30000) L_0x275b170/d;
L_0x275b8e0/d .functor AND 1, v0x26f35f0_0, L_0x275b660, C4<1>, C4<1>;
L_0x275b8e0 .delay 1 (30000,30000,30000) L_0x275b8e0/d;
L_0x275b9f0/d .functor AND 1, L_0x275b5f0, v0x26f36b0_0, C4<1>, C4<1>;
L_0x275b9f0 .delay 1 (30000,30000,30000) L_0x275b9f0/d;
L_0x275bb50/d .functor AND 1, L_0x275b5f0, L_0x275b660, C4<1>, C4<1>;
L_0x275bb50 .delay 1 (30000,30000,30000) L_0x275bb50/d;
L_0x275bcb0/d .functor AND 1, L_0x275a5f0, L_0x275bb50, C4<1>, C4<1>;
L_0x275bcb0 .delay 1 (30000,30000,30000) L_0x275bcb0/d;
L_0x275bd70/d .functor AND 1, L_0x275af70, L_0x275b8e0, C4<1>, C4<1>;
L_0x275bd70 .delay 1 (30000,30000,30000) L_0x275bd70/d;
L_0x275bf20/d .functor AND 1, L_0x275ad80, L_0x275b9f0, C4<1>, C4<1>;
L_0x275bf20 .delay 1 (30000,30000,30000) L_0x275bf20/d;
L_0x275c080/d .functor AND 1, L_0x275b370, L_0x275b170, C4<1>, C4<1>;
L_0x275c080 .delay 1 (30000,30000,30000) L_0x275c080/d;
L_0x275c240/d .functor OR 1, L_0x275bcb0, L_0x275bd70, L_0x275bf20, L_0x275c080;
L_0x275c240 .delay 1 (50000,50000,50000) L_0x275c240/d;
v0x26f3bd0_0 .net "A0andA1", 0 0, L_0x275b170;  1 drivers
v0x26f3c90_0 .net "A0andnotA1", 0 0, L_0x275b8e0;  1 drivers
v0x26f3d50_0 .net "addr0", 0 0, v0x26f35f0_0;  alias, 1 drivers
v0x26f3e20_0 .net "addr1", 0 0, v0x26f36b0_0;  alias, 1 drivers
v0x26f3ef0_0 .net "in0", 0 0, L_0x275a5f0;  alias, 1 drivers
v0x26f3fe0_0 .net "in0and", 0 0, L_0x275bcb0;  1 drivers
v0x26f4080_0 .net "in1", 0 0, L_0x275af70;  alias, 1 drivers
v0x26f4120_0 .net "in1and", 0 0, L_0x275bd70;  1 drivers
v0x26f41e0_0 .net "in2", 0 0, L_0x275ad80;  alias, 1 drivers
v0x26f4330_0 .net "in2and", 0 0, L_0x275bf20;  1 drivers
v0x26f43f0_0 .net "in3", 0 0, L_0x275b370;  alias, 1 drivers
v0x26f44b0_0 .net "in3and", 0 0, L_0x275c080;  1 drivers
v0x26f4570_0 .net "notA0", 0 0, L_0x275b5f0;  1 drivers
v0x26f4630_0 .net "notA0andA1", 0 0, L_0x275b9f0;  1 drivers
v0x26f46f0_0 .net "notA0andnotA1", 0 0, L_0x275bb50;  1 drivers
v0x26f47b0_0 .net "notA1", 0 0, L_0x275b660;  1 drivers
v0x26f4870_0 .net "out", 0 0, L_0x275c240;  alias, 1 drivers
S_0x26f6240 .scope generate, "genblock[18]" "genblock[18]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26f6450 .param/l "i" 0 3 55, +C4<010010>;
S_0x26f6510 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26f6240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x275c570/d .functor NOT 1, L_0x275c870, C4<0>, C4<0>, C4<0>;
L_0x275c570 .delay 1 (10000,10000,10000) L_0x275c570/d;
L_0x275c910/d .functor NOT 1, L_0x275c9d0, C4<0>, C4<0>, C4<0>;
L_0x275c910 .delay 1 (10000,10000,10000) L_0x275c910/d;
L_0x275cb30/d .functor AND 1, L_0x275cc90, L_0x275c570, L_0x275c910, C4<1>;
L_0x275cb30 .delay 1 (40000,40000,40000) L_0x275cb30/d;
L_0x275cdf0/d .functor AND 1, L_0x275ceb0, L_0x275d010, L_0x275c910, C4<1>;
L_0x275cdf0 .delay 1 (40000,40000,40000) L_0x275cdf0/d;
L_0x275d100/d .functor OR 1, L_0x275cb30, L_0x275cdf0, C4<0>, C4<0>;
L_0x275d100 .delay 1 (30000,30000,30000) L_0x275d100/d;
L_0x275d260/d .functor XOR 1, L_0x275d100, L_0x275c6d0, C4<0>, C4<0>;
L_0x275d260 .delay 1 (60000,60000,60000) L_0x275d260/d;
L_0x275d3c0/d .functor XOR 1, L_0x275f400, L_0x275d260, C4<0>, C4<0>;
L_0x275d3c0 .delay 1 (60000,60000,60000) L_0x275d3c0/d;
L_0x275d520/d .functor XOR 1, L_0x275d3c0, L_0x275c770, C4<0>, C4<0>;
L_0x275d520 .delay 1 (60000,60000,60000) L_0x275d520/d;
L_0x275d720/d .functor AND 1, L_0x275f400, L_0x275c6d0, C4<1>, C4<1>;
L_0x275d720 .delay 1 (30000,30000,30000) L_0x275d720/d;
L_0x275d8d0/d .functor AND 1, L_0x275f400, L_0x275d260, C4<1>, C4<1>;
L_0x275d8d0 .delay 1 (30000,30000,30000) L_0x275d8d0/d;
L_0x275da90/d .functor AND 1, L_0x275c770, L_0x275d3c0, C4<1>, C4<1>;
L_0x275da90 .delay 1 (30000,30000,30000) L_0x275da90/d;
L_0x275db00/d .functor OR 1, L_0x275d8d0, L_0x275da90, C4<0>, C4<0>;
L_0x275db00 .delay 1 (30000,30000,30000) L_0x275db00/d;
L_0x275dd20/d .functor OR 1, L_0x275f400, L_0x275c6d0, C4<0>, C4<0>;
L_0x275dd20 .delay 1 (30000,30000,30000) L_0x275dd20/d;
L_0x275dea0/d .functor XOR 1, v0x26f6c80_0, L_0x275dd20, C4<0>, C4<0>;
L_0x275dea0 .delay 1 (60000,60000,60000) L_0x275dea0/d;
L_0x275dcb0/d .functor XOR 1, v0x26f6c80_0, L_0x275d720, C4<0>, C4<0>;
L_0x275dcb0 .delay 1 (60000,60000,60000) L_0x275dcb0/d;
L_0x275e2a0/d .functor XOR 1, L_0x275f400, L_0x275c6d0, C4<0>, C4<0>;
L_0x275e2a0 .delay 1 (60000,60000,60000) L_0x275e2a0/d;
v0x26f7fe0_0 .net "AB", 0 0, L_0x275d720;  1 drivers
v0x26f80c0_0 .net "AnewB", 0 0, L_0x275d8d0;  1 drivers
v0x26f8180_0 .net "AorB", 0 0, L_0x275dd20;  1 drivers
v0x26f8220_0 .net "AxorB", 0 0, L_0x275e2a0;  1 drivers
v0x26f82f0_0 .net "AxorB2", 0 0, L_0x275d3c0;  1 drivers
v0x26f8390_0 .net "AxorBC", 0 0, L_0x275da90;  1 drivers
v0x26f8450_0 .net *"_s1", 0 0, L_0x275c870;  1 drivers
v0x26f8530_0 .net *"_s3", 0 0, L_0x275c9d0;  1 drivers
v0x26f8610_0 .net *"_s5", 0 0, L_0x275cc90;  1 drivers
v0x26f8780_0 .net *"_s7", 0 0, L_0x275ceb0;  1 drivers
v0x26f8860_0 .net *"_s9", 0 0, L_0x275d010;  1 drivers
v0x26f8940_0 .net "a", 0 0, L_0x275f400;  1 drivers
v0x26f8a00_0 .net "address0", 0 0, v0x26f6af0_0;  1 drivers
v0x26f8aa0_0 .net "address1", 0 0, v0x26f6bb0_0;  1 drivers
v0x26f8b90_0 .net "b", 0 0, L_0x275c6d0;  1 drivers
v0x26f8c50_0 .net "carryin", 0 0, L_0x275c770;  1 drivers
v0x26f8d10_0 .net "carryout", 0 0, L_0x275db00;  1 drivers
v0x26f8ec0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f8f60_0 .net "invert", 0 0, v0x26f6c80_0;  1 drivers
v0x26f9000_0 .net "nandand", 0 0, L_0x275dcb0;  1 drivers
v0x26f90a0_0 .net "newB", 0 0, L_0x275d260;  1 drivers
v0x26f9140_0 .net "noror", 0 0, L_0x275dea0;  1 drivers
v0x26f91e0_0 .net "notControl1", 0 0, L_0x275c570;  1 drivers
v0x26f9280_0 .net "notControl2", 0 0, L_0x275c910;  1 drivers
v0x26f9320_0 .net "slt", 0 0, L_0x275cdf0;  1 drivers
v0x26f93c0_0 .net "suborslt", 0 0, L_0x275d100;  1 drivers
v0x26f9460_0 .net "subtract", 0 0, L_0x275cb30;  1 drivers
v0x26f9520_0 .net "sum", 0 0, L_0x275f170;  1 drivers
v0x26f95f0_0 .net "sumval", 0 0, L_0x275d520;  1 drivers
L_0x275c870 .part v0x27282c0_0, 1, 1;
L_0x275c9d0 .part v0x27282c0_0, 2, 1;
L_0x275cc90 .part v0x27282c0_0, 0, 1;
L_0x275ceb0 .part v0x27282c0_0, 0, 1;
L_0x275d010 .part v0x27282c0_0, 1, 1;
S_0x26f6780 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26f6510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26f6a10_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f6af0_0 .var "address0", 0 0;
v0x26f6bb0_0 .var "address1", 0 0;
v0x26f6c80_0 .var "invert", 0 0;
S_0x26f6df0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26f6510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x275e520/d .functor NOT 1, v0x26f6af0_0, C4<0>, C4<0>, C4<0>;
L_0x275e520 .delay 1 (10000,10000,10000) L_0x275e520/d;
L_0x275e590/d .functor NOT 1, v0x26f6bb0_0, C4<0>, C4<0>, C4<0>;
L_0x275e590 .delay 1 (10000,10000,10000) L_0x275e590/d;
L_0x275e0a0/d .functor AND 1, v0x26f6af0_0, v0x26f6bb0_0, C4<1>, C4<1>;
L_0x275e0a0 .delay 1 (30000,30000,30000) L_0x275e0a0/d;
L_0x275e810/d .functor AND 1, v0x26f6af0_0, L_0x275e590, C4<1>, C4<1>;
L_0x275e810 .delay 1 (30000,30000,30000) L_0x275e810/d;
L_0x275e920/d .functor AND 1, L_0x275e520, v0x26f6bb0_0, C4<1>, C4<1>;
L_0x275e920 .delay 1 (30000,30000,30000) L_0x275e920/d;
L_0x275ea80/d .functor AND 1, L_0x275e520, L_0x275e590, C4<1>, C4<1>;
L_0x275ea80 .delay 1 (30000,30000,30000) L_0x275ea80/d;
L_0x275ebe0/d .functor AND 1, L_0x275d520, L_0x275ea80, C4<1>, C4<1>;
L_0x275ebe0 .delay 1 (30000,30000,30000) L_0x275ebe0/d;
L_0x275eca0/d .functor AND 1, L_0x275dea0, L_0x275e810, C4<1>, C4<1>;
L_0x275eca0 .delay 1 (30000,30000,30000) L_0x275eca0/d;
L_0x275ee50/d .functor AND 1, L_0x275dcb0, L_0x275e920, C4<1>, C4<1>;
L_0x275ee50 .delay 1 (30000,30000,30000) L_0x275ee50/d;
L_0x275efb0/d .functor AND 1, L_0x275e2a0, L_0x275e0a0, C4<1>, C4<1>;
L_0x275efb0 .delay 1 (30000,30000,30000) L_0x275efb0/d;
L_0x275f170/d .functor OR 1, L_0x275ebe0, L_0x275eca0, L_0x275ee50, L_0x275efb0;
L_0x275f170 .delay 1 (50000,50000,50000) L_0x275f170/d;
v0x26f70d0_0 .net "A0andA1", 0 0, L_0x275e0a0;  1 drivers
v0x26f7190_0 .net "A0andnotA1", 0 0, L_0x275e810;  1 drivers
v0x26f7250_0 .net "addr0", 0 0, v0x26f6af0_0;  alias, 1 drivers
v0x26f7320_0 .net "addr1", 0 0, v0x26f6bb0_0;  alias, 1 drivers
v0x26f73f0_0 .net "in0", 0 0, L_0x275d520;  alias, 1 drivers
v0x26f74e0_0 .net "in0and", 0 0, L_0x275ebe0;  1 drivers
v0x26f7580_0 .net "in1", 0 0, L_0x275dea0;  alias, 1 drivers
v0x26f7620_0 .net "in1and", 0 0, L_0x275eca0;  1 drivers
v0x26f76e0_0 .net "in2", 0 0, L_0x275dcb0;  alias, 1 drivers
v0x26f7830_0 .net "in2and", 0 0, L_0x275ee50;  1 drivers
v0x26f78f0_0 .net "in3", 0 0, L_0x275e2a0;  alias, 1 drivers
v0x26f79b0_0 .net "in3and", 0 0, L_0x275efb0;  1 drivers
v0x26f7a70_0 .net "notA0", 0 0, L_0x275e520;  1 drivers
v0x26f7b30_0 .net "notA0andA1", 0 0, L_0x275e920;  1 drivers
v0x26f7bf0_0 .net "notA0andnotA1", 0 0, L_0x275ea80;  1 drivers
v0x26f7cb0_0 .net "notA1", 0 0, L_0x275e590;  1 drivers
v0x26f7d70_0 .net "out", 0 0, L_0x275f170;  alias, 1 drivers
S_0x26f9740 .scope generate, "genblock[19]" "genblock[19]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26f9950 .param/l "i" 0 3 55, +C4<010011>;
S_0x26f9a10 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26f9740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x275f4a0/d .functor NOT 1, L_0x275f720, C4<0>, C4<0>, C4<0>;
L_0x275f4a0 .delay 1 (10000,10000,10000) L_0x275f4a0/d;
L_0x275f880/d .functor NOT 1, L_0x275f940, C4<0>, C4<0>, C4<0>;
L_0x275f880 .delay 1 (10000,10000,10000) L_0x275f880/d;
L_0x275faa0/d .functor AND 1, L_0x275fc00, L_0x275f4a0, L_0x275f880, C4<1>;
L_0x275faa0 .delay 1 (40000,40000,40000) L_0x275faa0/d;
L_0x275fd60/d .functor AND 1, L_0x275fe20, L_0x275ff80, L_0x275f880, C4<1>;
L_0x275fd60 .delay 1 (40000,40000,40000) L_0x275fd60/d;
L_0x2760070/d .functor OR 1, L_0x275faa0, L_0x275fd60, C4<0>, C4<0>;
L_0x2760070 .delay 1 (30000,30000,30000) L_0x2760070/d;
L_0x27601d0/d .functor XOR 1, L_0x2760070, L_0x27624d0, C4<0>, C4<0>;
L_0x27601d0 .delay 1 (60000,60000,60000) L_0x27601d0/d;
L_0x2760330/d .functor XOR 1, L_0x2762370, L_0x27601d0, C4<0>, C4<0>;
L_0x2760330 .delay 1 (60000,60000,60000) L_0x2760330/d;
L_0x2760490/d .functor XOR 1, L_0x2760330, L_0x275f560, C4<0>, C4<0>;
L_0x2760490 .delay 1 (60000,60000,60000) L_0x2760490/d;
L_0x2760690/d .functor AND 1, L_0x2762370, L_0x27624d0, C4<1>, C4<1>;
L_0x2760690 .delay 1 (30000,30000,30000) L_0x2760690/d;
L_0x2760840/d .functor AND 1, L_0x2762370, L_0x27601d0, C4<1>, C4<1>;
L_0x2760840 .delay 1 (30000,30000,30000) L_0x2760840/d;
L_0x2760a00/d .functor AND 1, L_0x275f560, L_0x2760330, C4<1>, C4<1>;
L_0x2760a00 .delay 1 (30000,30000,30000) L_0x2760a00/d;
L_0x2760a70/d .functor OR 1, L_0x2760840, L_0x2760a00, C4<0>, C4<0>;
L_0x2760a70 .delay 1 (30000,30000,30000) L_0x2760a70/d;
L_0x2760c90/d .functor OR 1, L_0x2762370, L_0x27624d0, C4<0>, C4<0>;
L_0x2760c90 .delay 1 (30000,30000,30000) L_0x2760c90/d;
L_0x2760e10/d .functor XOR 1, v0x26fa180_0, L_0x2760c90, C4<0>, C4<0>;
L_0x2760e10 .delay 1 (60000,60000,60000) L_0x2760e10/d;
L_0x2760c20/d .functor XOR 1, v0x26fa180_0, L_0x2760690, C4<0>, C4<0>;
L_0x2760c20 .delay 1 (60000,60000,60000) L_0x2760c20/d;
L_0x2761210/d .functor XOR 1, L_0x2762370, L_0x27624d0, C4<0>, C4<0>;
L_0x2761210 .delay 1 (60000,60000,60000) L_0x2761210/d;
v0x26fb4e0_0 .net "AB", 0 0, L_0x2760690;  1 drivers
v0x26fb5c0_0 .net "AnewB", 0 0, L_0x2760840;  1 drivers
v0x26fb680_0 .net "AorB", 0 0, L_0x2760c90;  1 drivers
v0x26fb720_0 .net "AxorB", 0 0, L_0x2761210;  1 drivers
v0x26fb7f0_0 .net "AxorB2", 0 0, L_0x2760330;  1 drivers
v0x26fb890_0 .net "AxorBC", 0 0, L_0x2760a00;  1 drivers
v0x26fb950_0 .net *"_s1", 0 0, L_0x275f720;  1 drivers
v0x26fba30_0 .net *"_s3", 0 0, L_0x275f940;  1 drivers
v0x26fbb10_0 .net *"_s5", 0 0, L_0x275fc00;  1 drivers
v0x26fbc80_0 .net *"_s7", 0 0, L_0x275fe20;  1 drivers
v0x26fbd60_0 .net *"_s9", 0 0, L_0x275ff80;  1 drivers
v0x26fbe40_0 .net "a", 0 0, L_0x2762370;  1 drivers
v0x26fbf00_0 .net "address0", 0 0, v0x26f9ff0_0;  1 drivers
v0x26fbfa0_0 .net "address1", 0 0, v0x26fa0b0_0;  1 drivers
v0x26fc090_0 .net "b", 0 0, L_0x27624d0;  1 drivers
v0x26fc150_0 .net "carryin", 0 0, L_0x275f560;  1 drivers
v0x26fc210_0 .net "carryout", 0 0, L_0x2760a70;  1 drivers
v0x26fc3c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26fc460_0 .net "invert", 0 0, v0x26fa180_0;  1 drivers
v0x26fc500_0 .net "nandand", 0 0, L_0x2760c20;  1 drivers
v0x26fc5a0_0 .net "newB", 0 0, L_0x27601d0;  1 drivers
v0x26fc640_0 .net "noror", 0 0, L_0x2760e10;  1 drivers
v0x26fc6e0_0 .net "notControl1", 0 0, L_0x275f4a0;  1 drivers
v0x26fc780_0 .net "notControl2", 0 0, L_0x275f880;  1 drivers
v0x26fc820_0 .net "slt", 0 0, L_0x275fd60;  1 drivers
v0x26fc8c0_0 .net "suborslt", 0 0, L_0x2760070;  1 drivers
v0x26fc960_0 .net "subtract", 0 0, L_0x275faa0;  1 drivers
v0x26fca20_0 .net "sum", 0 0, L_0x27620e0;  1 drivers
v0x26fcaf0_0 .net "sumval", 0 0, L_0x2760490;  1 drivers
L_0x275f720 .part v0x27282c0_0, 1, 1;
L_0x275f940 .part v0x27282c0_0, 2, 1;
L_0x275fc00 .part v0x27282c0_0, 0, 1;
L_0x275fe20 .part v0x27282c0_0, 0, 1;
L_0x275ff80 .part v0x27282c0_0, 1, 1;
S_0x26f9c80 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26f9a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26f9f10_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26f9ff0_0 .var "address0", 0 0;
v0x26fa0b0_0 .var "address1", 0 0;
v0x26fa180_0 .var "invert", 0 0;
S_0x26fa2f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26f9a10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2761490/d .functor NOT 1, v0x26f9ff0_0, C4<0>, C4<0>, C4<0>;
L_0x2761490 .delay 1 (10000,10000,10000) L_0x2761490/d;
L_0x2761500/d .functor NOT 1, v0x26fa0b0_0, C4<0>, C4<0>, C4<0>;
L_0x2761500 .delay 1 (10000,10000,10000) L_0x2761500/d;
L_0x2761010/d .functor AND 1, v0x26f9ff0_0, v0x26fa0b0_0, C4<1>, C4<1>;
L_0x2761010 .delay 1 (30000,30000,30000) L_0x2761010/d;
L_0x2761780/d .functor AND 1, v0x26f9ff0_0, L_0x2761500, C4<1>, C4<1>;
L_0x2761780 .delay 1 (30000,30000,30000) L_0x2761780/d;
L_0x2761890/d .functor AND 1, L_0x2761490, v0x26fa0b0_0, C4<1>, C4<1>;
L_0x2761890 .delay 1 (30000,30000,30000) L_0x2761890/d;
L_0x27619f0/d .functor AND 1, L_0x2761490, L_0x2761500, C4<1>, C4<1>;
L_0x27619f0 .delay 1 (30000,30000,30000) L_0x27619f0/d;
L_0x2761b50/d .functor AND 1, L_0x2760490, L_0x27619f0, C4<1>, C4<1>;
L_0x2761b50 .delay 1 (30000,30000,30000) L_0x2761b50/d;
L_0x2761c10/d .functor AND 1, L_0x2760e10, L_0x2761780, C4<1>, C4<1>;
L_0x2761c10 .delay 1 (30000,30000,30000) L_0x2761c10/d;
L_0x2761dc0/d .functor AND 1, L_0x2760c20, L_0x2761890, C4<1>, C4<1>;
L_0x2761dc0 .delay 1 (30000,30000,30000) L_0x2761dc0/d;
L_0x2761f20/d .functor AND 1, L_0x2761210, L_0x2761010, C4<1>, C4<1>;
L_0x2761f20 .delay 1 (30000,30000,30000) L_0x2761f20/d;
L_0x27620e0/d .functor OR 1, L_0x2761b50, L_0x2761c10, L_0x2761dc0, L_0x2761f20;
L_0x27620e0 .delay 1 (50000,50000,50000) L_0x27620e0/d;
v0x26fa5d0_0 .net "A0andA1", 0 0, L_0x2761010;  1 drivers
v0x26fa690_0 .net "A0andnotA1", 0 0, L_0x2761780;  1 drivers
v0x26fa750_0 .net "addr0", 0 0, v0x26f9ff0_0;  alias, 1 drivers
v0x26fa820_0 .net "addr1", 0 0, v0x26fa0b0_0;  alias, 1 drivers
v0x26fa8f0_0 .net "in0", 0 0, L_0x2760490;  alias, 1 drivers
v0x26fa9e0_0 .net "in0and", 0 0, L_0x2761b50;  1 drivers
v0x26faa80_0 .net "in1", 0 0, L_0x2760e10;  alias, 1 drivers
v0x26fab20_0 .net "in1and", 0 0, L_0x2761c10;  1 drivers
v0x26fabe0_0 .net "in2", 0 0, L_0x2760c20;  alias, 1 drivers
v0x26fad30_0 .net "in2and", 0 0, L_0x2761dc0;  1 drivers
v0x26fadf0_0 .net "in3", 0 0, L_0x2761210;  alias, 1 drivers
v0x26faeb0_0 .net "in3and", 0 0, L_0x2761f20;  1 drivers
v0x26faf70_0 .net "notA0", 0 0, L_0x2761490;  1 drivers
v0x26fb030_0 .net "notA0andA1", 0 0, L_0x2761890;  1 drivers
v0x26fb0f0_0 .net "notA0andnotA1", 0 0, L_0x27619f0;  1 drivers
v0x26fb1b0_0 .net "notA1", 0 0, L_0x2761500;  1 drivers
v0x26fb270_0 .net "out", 0 0, L_0x27620e0;  alias, 1 drivers
S_0x26fcc40 .scope generate, "genblock[20]" "genblock[20]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x26fce50 .param/l "i" 0 3 55, +C4<010100>;
S_0x26fcf10 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x26fcc40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2762410/d .functor NOT 1, L_0x2762740, C4<0>, C4<0>, C4<0>;
L_0x2762410 .delay 1 (10000,10000,10000) L_0x2762410/d;
L_0x27627e0/d .functor NOT 1, L_0x27628a0, C4<0>, C4<0>, C4<0>;
L_0x27627e0 .delay 1 (10000,10000,10000) L_0x27627e0/d;
L_0x2762a00/d .functor AND 1, L_0x2762b60, L_0x2762410, L_0x27627e0, C4<1>;
L_0x2762a00 .delay 1 (40000,40000,40000) L_0x2762a00/d;
L_0x2762cc0/d .functor AND 1, L_0x2762d80, L_0x2762ee0, L_0x27627e0, C4<1>;
L_0x2762cc0 .delay 1 (40000,40000,40000) L_0x2762cc0/d;
L_0x2762fd0/d .functor OR 1, L_0x2762a00, L_0x2762cc0, C4<0>, C4<0>;
L_0x2762fd0 .delay 1 (30000,30000,30000) L_0x2762fd0/d;
L_0x2763130/d .functor XOR 1, L_0x2762fd0, L_0x2762570, C4<0>, C4<0>;
L_0x2763130 .delay 1 (60000,60000,60000) L_0x2763130/d;
L_0x2763290/d .functor XOR 1, L_0x27652d0, L_0x2763130, C4<0>, C4<0>;
L_0x2763290 .delay 1 (60000,60000,60000) L_0x2763290/d;
L_0x27633f0/d .functor XOR 1, L_0x2763290, L_0x2762610, C4<0>, C4<0>;
L_0x27633f0 .delay 1 (60000,60000,60000) L_0x27633f0/d;
L_0x27635f0/d .functor AND 1, L_0x27652d0, L_0x2762570, C4<1>, C4<1>;
L_0x27635f0 .delay 1 (30000,30000,30000) L_0x27635f0/d;
L_0x27637a0/d .functor AND 1, L_0x27652d0, L_0x2763130, C4<1>, C4<1>;
L_0x27637a0 .delay 1 (30000,30000,30000) L_0x27637a0/d;
L_0x2763960/d .functor AND 1, L_0x2762610, L_0x2763290, C4<1>, C4<1>;
L_0x2763960 .delay 1 (30000,30000,30000) L_0x2763960/d;
L_0x27639d0/d .functor OR 1, L_0x27637a0, L_0x2763960, C4<0>, C4<0>;
L_0x27639d0 .delay 1 (30000,30000,30000) L_0x27639d0/d;
L_0x2763bf0/d .functor OR 1, L_0x27652d0, L_0x2762570, C4<0>, C4<0>;
L_0x2763bf0 .delay 1 (30000,30000,30000) L_0x2763bf0/d;
L_0x2763d70/d .functor XOR 1, v0x26fd680_0, L_0x2763bf0, C4<0>, C4<0>;
L_0x2763d70 .delay 1 (60000,60000,60000) L_0x2763d70/d;
L_0x2763b80/d .functor XOR 1, v0x26fd680_0, L_0x27635f0, C4<0>, C4<0>;
L_0x2763b80 .delay 1 (60000,60000,60000) L_0x2763b80/d;
L_0x2764170/d .functor XOR 1, L_0x27652d0, L_0x2762570, C4<0>, C4<0>;
L_0x2764170 .delay 1 (60000,60000,60000) L_0x2764170/d;
v0x26fe9e0_0 .net "AB", 0 0, L_0x27635f0;  1 drivers
v0x26feac0_0 .net "AnewB", 0 0, L_0x27637a0;  1 drivers
v0x26feb80_0 .net "AorB", 0 0, L_0x2763bf0;  1 drivers
v0x26fec20_0 .net "AxorB", 0 0, L_0x2764170;  1 drivers
v0x26fecf0_0 .net "AxorB2", 0 0, L_0x2763290;  1 drivers
v0x26fed90_0 .net "AxorBC", 0 0, L_0x2763960;  1 drivers
v0x26fee50_0 .net *"_s1", 0 0, L_0x2762740;  1 drivers
v0x26fef30_0 .net *"_s3", 0 0, L_0x27628a0;  1 drivers
v0x26ff010_0 .net *"_s5", 0 0, L_0x2762b60;  1 drivers
v0x26ff180_0 .net *"_s7", 0 0, L_0x2762d80;  1 drivers
v0x26ff260_0 .net *"_s9", 0 0, L_0x2762ee0;  1 drivers
v0x26ff340_0 .net "a", 0 0, L_0x27652d0;  1 drivers
v0x26ff400_0 .net "address0", 0 0, v0x26fd4f0_0;  1 drivers
v0x26ff4a0_0 .net "address1", 0 0, v0x26fd5b0_0;  1 drivers
v0x26ff590_0 .net "b", 0 0, L_0x2762570;  1 drivers
v0x26ff650_0 .net "carryin", 0 0, L_0x2762610;  1 drivers
v0x26ff710_0 .net "carryout", 0 0, L_0x27639d0;  1 drivers
v0x26ff8c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26ff960_0 .net "invert", 0 0, v0x26fd680_0;  1 drivers
v0x26ffa00_0 .net "nandand", 0 0, L_0x2763b80;  1 drivers
v0x26ffaa0_0 .net "newB", 0 0, L_0x2763130;  1 drivers
v0x26ffb40_0 .net "noror", 0 0, L_0x2763d70;  1 drivers
v0x26ffbe0_0 .net "notControl1", 0 0, L_0x2762410;  1 drivers
v0x26ffc80_0 .net "notControl2", 0 0, L_0x27627e0;  1 drivers
v0x26ffd20_0 .net "slt", 0 0, L_0x2762cc0;  1 drivers
v0x26ffdc0_0 .net "suborslt", 0 0, L_0x2762fd0;  1 drivers
v0x26ffe60_0 .net "subtract", 0 0, L_0x2762a00;  1 drivers
v0x26fff20_0 .net "sum", 0 0, L_0x2765040;  1 drivers
v0x26ffff0_0 .net "sumval", 0 0, L_0x27633f0;  1 drivers
L_0x2762740 .part v0x27282c0_0, 1, 1;
L_0x27628a0 .part v0x27282c0_0, 2, 1;
L_0x2762b60 .part v0x27282c0_0, 0, 1;
L_0x2762d80 .part v0x27282c0_0, 0, 1;
L_0x2762ee0 .part v0x27282c0_0, 1, 1;
S_0x26fd180 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x26fcf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x26fd410_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x26fd4f0_0 .var "address0", 0 0;
v0x26fd5b0_0 .var "address1", 0 0;
v0x26fd680_0 .var "invert", 0 0;
S_0x26fd7f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x26fcf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x27643f0/d .functor NOT 1, v0x26fd4f0_0, C4<0>, C4<0>, C4<0>;
L_0x27643f0 .delay 1 (10000,10000,10000) L_0x27643f0/d;
L_0x2764460/d .functor NOT 1, v0x26fd5b0_0, C4<0>, C4<0>, C4<0>;
L_0x2764460 .delay 1 (10000,10000,10000) L_0x2764460/d;
L_0x2763f70/d .functor AND 1, v0x26fd4f0_0, v0x26fd5b0_0, C4<1>, C4<1>;
L_0x2763f70 .delay 1 (30000,30000,30000) L_0x2763f70/d;
L_0x27646e0/d .functor AND 1, v0x26fd4f0_0, L_0x2764460, C4<1>, C4<1>;
L_0x27646e0 .delay 1 (30000,30000,30000) L_0x27646e0/d;
L_0x27647f0/d .functor AND 1, L_0x27643f0, v0x26fd5b0_0, C4<1>, C4<1>;
L_0x27647f0 .delay 1 (30000,30000,30000) L_0x27647f0/d;
L_0x2764950/d .functor AND 1, L_0x27643f0, L_0x2764460, C4<1>, C4<1>;
L_0x2764950 .delay 1 (30000,30000,30000) L_0x2764950/d;
L_0x2764ab0/d .functor AND 1, L_0x27633f0, L_0x2764950, C4<1>, C4<1>;
L_0x2764ab0 .delay 1 (30000,30000,30000) L_0x2764ab0/d;
L_0x2764b70/d .functor AND 1, L_0x2763d70, L_0x27646e0, C4<1>, C4<1>;
L_0x2764b70 .delay 1 (30000,30000,30000) L_0x2764b70/d;
L_0x2764d20/d .functor AND 1, L_0x2763b80, L_0x27647f0, C4<1>, C4<1>;
L_0x2764d20 .delay 1 (30000,30000,30000) L_0x2764d20/d;
L_0x2764e80/d .functor AND 1, L_0x2764170, L_0x2763f70, C4<1>, C4<1>;
L_0x2764e80 .delay 1 (30000,30000,30000) L_0x2764e80/d;
L_0x2765040/d .functor OR 1, L_0x2764ab0, L_0x2764b70, L_0x2764d20, L_0x2764e80;
L_0x2765040 .delay 1 (50000,50000,50000) L_0x2765040/d;
v0x26fdad0_0 .net "A0andA1", 0 0, L_0x2763f70;  1 drivers
v0x26fdb90_0 .net "A0andnotA1", 0 0, L_0x27646e0;  1 drivers
v0x26fdc50_0 .net "addr0", 0 0, v0x26fd4f0_0;  alias, 1 drivers
v0x26fdd20_0 .net "addr1", 0 0, v0x26fd5b0_0;  alias, 1 drivers
v0x26fddf0_0 .net "in0", 0 0, L_0x27633f0;  alias, 1 drivers
v0x26fdee0_0 .net "in0and", 0 0, L_0x2764ab0;  1 drivers
v0x26fdf80_0 .net "in1", 0 0, L_0x2763d70;  alias, 1 drivers
v0x26fe020_0 .net "in1and", 0 0, L_0x2764b70;  1 drivers
v0x26fe0e0_0 .net "in2", 0 0, L_0x2763b80;  alias, 1 drivers
v0x26fe230_0 .net "in2and", 0 0, L_0x2764d20;  1 drivers
v0x26fe2f0_0 .net "in3", 0 0, L_0x2764170;  alias, 1 drivers
v0x26fe3b0_0 .net "in3and", 0 0, L_0x2764e80;  1 drivers
v0x26fe470_0 .net "notA0", 0 0, L_0x27643f0;  1 drivers
v0x26fe530_0 .net "notA0andA1", 0 0, L_0x27647f0;  1 drivers
v0x26fe5f0_0 .net "notA0andnotA1", 0 0, L_0x2764950;  1 drivers
v0x26fe6b0_0 .net "notA1", 0 0, L_0x2764460;  1 drivers
v0x26fe770_0 .net "out", 0 0, L_0x2765040;  alias, 1 drivers
S_0x2700140 .scope generate, "genblock[21]" "genblock[21]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2700350 .param/l "i" 0 3 55, +C4<010101>;
S_0x2700410 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2700140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2765370/d .functor NOT 1, L_0x2765620, C4<0>, C4<0>, C4<0>;
L_0x2765370 .delay 1 (10000,10000,10000) L_0x2765370/d;
L_0x2765780/d .functor NOT 1, L_0x2765840, C4<0>, C4<0>, C4<0>;
L_0x2765780 .delay 1 (10000,10000,10000) L_0x2765780/d;
L_0x27659a0/d .functor AND 1, L_0x2765b00, L_0x2765370, L_0x2765780, C4<1>;
L_0x27659a0 .delay 1 (40000,40000,40000) L_0x27659a0/d;
L_0x2765c60/d .functor AND 1, L_0x2765d20, L_0x2765e80, L_0x2765780, C4<1>;
L_0x2765c60 .delay 1 (40000,40000,40000) L_0x2765c60/d;
L_0x2765f70/d .functor OR 1, L_0x27659a0, L_0x2765c60, C4<0>, C4<0>;
L_0x2765f70 .delay 1 (30000,30000,30000) L_0x2765f70/d;
L_0x27660d0/d .functor XOR 1, L_0x2765f70, L_0x2768490, C4<0>, C4<0>;
L_0x27660d0 .delay 1 (60000,60000,60000) L_0x27660d0/d;
L_0x2766230/d .functor XOR 1, L_0x2768330, L_0x27660d0, C4<0>, C4<0>;
L_0x2766230 .delay 1 (60000,60000,60000) L_0x2766230/d;
L_0x2766390/d .functor XOR 1, L_0x2766230, L_0x2765430, C4<0>, C4<0>;
L_0x2766390 .delay 1 (60000,60000,60000) L_0x2766390/d;
L_0x2766590/d .functor AND 1, L_0x2768330, L_0x2768490, C4<1>, C4<1>;
L_0x2766590 .delay 1 (30000,30000,30000) L_0x2766590/d;
L_0x2766740/d .functor AND 1, L_0x2768330, L_0x27660d0, C4<1>, C4<1>;
L_0x2766740 .delay 1 (30000,30000,30000) L_0x2766740/d;
L_0x2766900/d .functor AND 1, L_0x2765430, L_0x2766230, C4<1>, C4<1>;
L_0x2766900 .delay 1 (30000,30000,30000) L_0x2766900/d;
L_0x27669c0/d .functor OR 1, L_0x2766740, L_0x2766900, C4<0>, C4<0>;
L_0x27669c0 .delay 1 (30000,30000,30000) L_0x27669c0/d;
L_0x2766be0/d .functor OR 1, L_0x2768330, L_0x2768490, C4<0>, C4<0>;
L_0x2766be0 .delay 1 (30000,30000,30000) L_0x2766be0/d;
L_0x2766d60/d .functor XOR 1, v0x2700b80_0, L_0x2766be0, C4<0>, C4<0>;
L_0x2766d60 .delay 1 (60000,60000,60000) L_0x2766d60/d;
L_0x2766b70/d .functor XOR 1, v0x2700b80_0, L_0x2766590, C4<0>, C4<0>;
L_0x2766b70 .delay 1 (60000,60000,60000) L_0x2766b70/d;
L_0x2767160/d .functor XOR 1, L_0x2768330, L_0x2768490, C4<0>, C4<0>;
L_0x2767160 .delay 1 (60000,60000,60000) L_0x2767160/d;
v0x2701ee0_0 .net "AB", 0 0, L_0x2766590;  1 drivers
v0x2701fc0_0 .net "AnewB", 0 0, L_0x2766740;  1 drivers
v0x2702080_0 .net "AorB", 0 0, L_0x2766be0;  1 drivers
v0x2702120_0 .net "AxorB", 0 0, L_0x2767160;  1 drivers
v0x27021f0_0 .net "AxorB2", 0 0, L_0x2766230;  1 drivers
v0x2702290_0 .net "AxorBC", 0 0, L_0x2766900;  1 drivers
v0x2702350_0 .net *"_s1", 0 0, L_0x2765620;  1 drivers
v0x2702430_0 .net *"_s3", 0 0, L_0x2765840;  1 drivers
v0x2702510_0 .net *"_s5", 0 0, L_0x2765b00;  1 drivers
v0x2702680_0 .net *"_s7", 0 0, L_0x2765d20;  1 drivers
v0x2702760_0 .net *"_s9", 0 0, L_0x2765e80;  1 drivers
v0x2702840_0 .net "a", 0 0, L_0x2768330;  1 drivers
v0x2702900_0 .net "address0", 0 0, v0x27009f0_0;  1 drivers
v0x27029a0_0 .net "address1", 0 0, v0x2700ab0_0;  1 drivers
v0x2702a90_0 .net "b", 0 0, L_0x2768490;  1 drivers
v0x2702b50_0 .net "carryin", 0 0, L_0x2765430;  1 drivers
v0x2702c10_0 .net "carryout", 0 0, L_0x27669c0;  1 drivers
v0x2702dc0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2702e60_0 .net "invert", 0 0, v0x2700b80_0;  1 drivers
v0x2702f00_0 .net "nandand", 0 0, L_0x2766b70;  1 drivers
v0x2702fa0_0 .net "newB", 0 0, L_0x27660d0;  1 drivers
v0x2703040_0 .net "noror", 0 0, L_0x2766d60;  1 drivers
v0x27030e0_0 .net "notControl1", 0 0, L_0x2765370;  1 drivers
v0x2703180_0 .net "notControl2", 0 0, L_0x2765780;  1 drivers
v0x2703220_0 .net "slt", 0 0, L_0x2765c60;  1 drivers
v0x27032c0_0 .net "suborslt", 0 0, L_0x2765f70;  1 drivers
v0x2703360_0 .net "subtract", 0 0, L_0x27659a0;  1 drivers
v0x2703420_0 .net "sum", 0 0, L_0x27680e0;  1 drivers
v0x27034f0_0 .net "sumval", 0 0, L_0x2766390;  1 drivers
L_0x2765620 .part v0x27282c0_0, 1, 1;
L_0x2765840 .part v0x27282c0_0, 2, 1;
L_0x2765b00 .part v0x27282c0_0, 0, 1;
L_0x2765d20 .part v0x27282c0_0, 0, 1;
L_0x2765e80 .part v0x27282c0_0, 1, 1;
S_0x2700680 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2700410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2700910_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x27009f0_0 .var "address0", 0 0;
v0x2700ab0_0 .var "address1", 0 0;
v0x2700b80_0 .var "invert", 0 0;
S_0x2700cf0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2700410;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x27673e0/d .functor NOT 1, v0x27009f0_0, C4<0>, C4<0>, C4<0>;
L_0x27673e0 .delay 1 (10000,10000,10000) L_0x27673e0/d;
L_0x27674a0/d .functor NOT 1, v0x2700ab0_0, C4<0>, C4<0>, C4<0>;
L_0x27674a0 .delay 1 (10000,10000,10000) L_0x27674a0/d;
L_0x2767600/d .functor AND 1, v0x27009f0_0, v0x2700ab0_0, C4<1>, C4<1>;
L_0x2767600 .delay 1 (30000,30000,30000) L_0x2767600/d;
L_0x2767790/d .functor AND 1, v0x27009f0_0, L_0x27674a0, C4<1>, C4<1>;
L_0x2767790 .delay 1 (30000,30000,30000) L_0x2767790/d;
L_0x27678a0/d .functor AND 1, L_0x27673e0, v0x2700ab0_0, C4<1>, C4<1>;
L_0x27678a0 .delay 1 (30000,30000,30000) L_0x27678a0/d;
L_0x2767a00/d .functor AND 1, L_0x27673e0, L_0x27674a0, C4<1>, C4<1>;
L_0x2767a00 .delay 1 (30000,30000,30000) L_0x2767a00/d;
L_0x2767b60/d .functor AND 1, L_0x2766390, L_0x2767a00, C4<1>, C4<1>;
L_0x2767b60 .delay 1 (30000,30000,30000) L_0x2767b60/d;
L_0x2767c70/d .functor AND 1, L_0x2766d60, L_0x2767790, C4<1>, C4<1>;
L_0x2767c70 .delay 1 (30000,30000,30000) L_0x2767c70/d;
L_0x2767e20/d .functor AND 1, L_0x2766b70, L_0x27678a0, C4<1>, C4<1>;
L_0x2767e20 .delay 1 (30000,30000,30000) L_0x2767e20/d;
L_0x2767f80/d .functor AND 1, L_0x2767160, L_0x2767600, C4<1>, C4<1>;
L_0x2767f80 .delay 1 (30000,30000,30000) L_0x2767f80/d;
L_0x27680e0/d .functor OR 1, L_0x2767b60, L_0x2767c70, L_0x2767e20, L_0x2767f80;
L_0x27680e0 .delay 1 (50000,50000,50000) L_0x27680e0/d;
v0x2700fd0_0 .net "A0andA1", 0 0, L_0x2767600;  1 drivers
v0x2701090_0 .net "A0andnotA1", 0 0, L_0x2767790;  1 drivers
v0x2701150_0 .net "addr0", 0 0, v0x27009f0_0;  alias, 1 drivers
v0x2701220_0 .net "addr1", 0 0, v0x2700ab0_0;  alias, 1 drivers
v0x27012f0_0 .net "in0", 0 0, L_0x2766390;  alias, 1 drivers
v0x27013e0_0 .net "in0and", 0 0, L_0x2767b60;  1 drivers
v0x2701480_0 .net "in1", 0 0, L_0x2766d60;  alias, 1 drivers
v0x2701520_0 .net "in1and", 0 0, L_0x2767c70;  1 drivers
v0x27015e0_0 .net "in2", 0 0, L_0x2766b70;  alias, 1 drivers
v0x2701730_0 .net "in2and", 0 0, L_0x2767e20;  1 drivers
v0x27017f0_0 .net "in3", 0 0, L_0x2767160;  alias, 1 drivers
v0x27018b0_0 .net "in3and", 0 0, L_0x2767f80;  1 drivers
v0x2701970_0 .net "notA0", 0 0, L_0x27673e0;  1 drivers
v0x2701a30_0 .net "notA0andA1", 0 0, L_0x27678a0;  1 drivers
v0x2701af0_0 .net "notA0andnotA1", 0 0, L_0x2767a00;  1 drivers
v0x2701bb0_0 .net "notA1", 0 0, L_0x27674a0;  1 drivers
v0x2701c70_0 .net "out", 0 0, L_0x27680e0;  alias, 1 drivers
S_0x2703640 .scope generate, "genblock[22]" "genblock[22]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2703850 .param/l "i" 0 3 55, +C4<010110>;
S_0x2703910 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2703640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x27683d0/d .functor NOT 1, L_0x2765570, C4<0>, C4<0>, C4<0>;
L_0x27683d0 .delay 1 (10000,10000,10000) L_0x27683d0/d;
L_0x2768780/d .functor NOT 1, L_0x2768840, C4<0>, C4<0>, C4<0>;
L_0x2768780 .delay 1 (10000,10000,10000) L_0x2768780/d;
L_0x27689a0/d .functor AND 1, L_0x2768b00, L_0x27683d0, L_0x2768780, C4<1>;
L_0x27689a0 .delay 1 (40000,40000,40000) L_0x27689a0/d;
L_0x2768c60/d .functor AND 1, L_0x2768d20, L_0x2768e80, L_0x2768780, C4<1>;
L_0x2768c60 .delay 1 (40000,40000,40000) L_0x2768c60/d;
L_0x2768f70/d .functor OR 1, L_0x27689a0, L_0x2768c60, C4<0>, C4<0>;
L_0x2768f70 .delay 1 (30000,30000,30000) L_0x2768f70/d;
L_0x27690d0/d .functor XOR 1, L_0x2768f70, L_0x2768530, C4<0>, C4<0>;
L_0x27690d0 .delay 1 (60000,60000,60000) L_0x27690d0/d;
L_0x2769230/d .functor XOR 1, L_0x276b290, L_0x27690d0, C4<0>, C4<0>;
L_0x2769230 .delay 1 (60000,60000,60000) L_0x2769230/d;
L_0x2769390/d .functor XOR 1, L_0x2769230, L_0x27685d0, C4<0>, C4<0>;
L_0x2769390 .delay 1 (60000,60000,60000) L_0x2769390/d;
L_0x2769590/d .functor AND 1, L_0x276b290, L_0x2768530, C4<1>, C4<1>;
L_0x2769590 .delay 1 (30000,30000,30000) L_0x2769590/d;
L_0x2769740/d .functor AND 1, L_0x276b290, L_0x27690d0, C4<1>, C4<1>;
L_0x2769740 .delay 1 (30000,30000,30000) L_0x2769740/d;
L_0x2769900/d .functor AND 1, L_0x27685d0, L_0x2769230, C4<1>, C4<1>;
L_0x2769900 .delay 1 (30000,30000,30000) L_0x2769900/d;
L_0x27699c0/d .functor OR 1, L_0x2769740, L_0x2769900, C4<0>, C4<0>;
L_0x27699c0 .delay 1 (30000,30000,30000) L_0x27699c0/d;
L_0x2769be0/d .functor OR 1, L_0x276b290, L_0x2768530, C4<0>, C4<0>;
L_0x2769be0 .delay 1 (30000,30000,30000) L_0x2769be0/d;
L_0x2769d60/d .functor XOR 1, v0x2704080_0, L_0x2769be0, C4<0>, C4<0>;
L_0x2769d60 .delay 1 (60000,60000,60000) L_0x2769d60/d;
L_0x2769b70/d .functor XOR 1, v0x2704080_0, L_0x2769590, C4<0>, C4<0>;
L_0x2769b70 .delay 1 (60000,60000,60000) L_0x2769b70/d;
L_0x276a0c0/d .functor XOR 1, L_0x276b290, L_0x2768530, C4<0>, C4<0>;
L_0x276a0c0 .delay 1 (60000,60000,60000) L_0x276a0c0/d;
v0x27053e0_0 .net "AB", 0 0, L_0x2769590;  1 drivers
v0x27054c0_0 .net "AnewB", 0 0, L_0x2769740;  1 drivers
v0x2705580_0 .net "AorB", 0 0, L_0x2769be0;  1 drivers
v0x2705620_0 .net "AxorB", 0 0, L_0x276a0c0;  1 drivers
v0x27056f0_0 .net "AxorB2", 0 0, L_0x2769230;  1 drivers
v0x2705790_0 .net "AxorBC", 0 0, L_0x2769900;  1 drivers
v0x2705850_0 .net *"_s1", 0 0, L_0x2765570;  1 drivers
v0x2705930_0 .net *"_s3", 0 0, L_0x2768840;  1 drivers
v0x2705a10_0 .net *"_s5", 0 0, L_0x2768b00;  1 drivers
v0x2705b80_0 .net *"_s7", 0 0, L_0x2768d20;  1 drivers
v0x2705c60_0 .net *"_s9", 0 0, L_0x2768e80;  1 drivers
v0x2705d40_0 .net "a", 0 0, L_0x276b290;  1 drivers
v0x2705e00_0 .net "address0", 0 0, v0x2703ef0_0;  1 drivers
v0x2705ea0_0 .net "address1", 0 0, v0x2703fb0_0;  1 drivers
v0x2705f90_0 .net "b", 0 0, L_0x2768530;  1 drivers
v0x2706050_0 .net "carryin", 0 0, L_0x27685d0;  1 drivers
v0x2706110_0 .net "carryout", 0 0, L_0x27699c0;  1 drivers
v0x27062c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2706360_0 .net "invert", 0 0, v0x2704080_0;  1 drivers
v0x2706400_0 .net "nandand", 0 0, L_0x2769b70;  1 drivers
v0x27064a0_0 .net "newB", 0 0, L_0x27690d0;  1 drivers
v0x2706540_0 .net "noror", 0 0, L_0x2769d60;  1 drivers
v0x27065e0_0 .net "notControl1", 0 0, L_0x27683d0;  1 drivers
v0x2706680_0 .net "notControl2", 0 0, L_0x2768780;  1 drivers
v0x2706720_0 .net "slt", 0 0, L_0x2768c60;  1 drivers
v0x27067c0_0 .net "suborslt", 0 0, L_0x2768f70;  1 drivers
v0x2706860_0 .net "subtract", 0 0, L_0x27689a0;  1 drivers
v0x2706920_0 .net "sum", 0 0, L_0x276b040;  1 drivers
v0x27069f0_0 .net "sumval", 0 0, L_0x2769390;  1 drivers
L_0x2765570 .part v0x27282c0_0, 1, 1;
L_0x2768840 .part v0x27282c0_0, 2, 1;
L_0x2768b00 .part v0x27282c0_0, 0, 1;
L_0x2768d20 .part v0x27282c0_0, 0, 1;
L_0x2768e80 .part v0x27282c0_0, 1, 1;
S_0x2703b80 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2703910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2703e10_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2703ef0_0 .var "address0", 0 0;
v0x2703fb0_0 .var "address1", 0 0;
v0x2704080_0 .var "invert", 0 0;
S_0x27041f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2703910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x276a340/d .functor NOT 1, v0x2703ef0_0, C4<0>, C4<0>, C4<0>;
L_0x276a340 .delay 1 (10000,10000,10000) L_0x276a340/d;
L_0x276a400/d .functor NOT 1, v0x2703fb0_0, C4<0>, C4<0>, C4<0>;
L_0x276a400 .delay 1 (10000,10000,10000) L_0x276a400/d;
L_0x276a560/d .functor AND 1, v0x2703ef0_0, v0x2703fb0_0, C4<1>, C4<1>;
L_0x276a560 .delay 1 (30000,30000,30000) L_0x276a560/d;
L_0x276a6f0/d .functor AND 1, v0x2703ef0_0, L_0x276a400, C4<1>, C4<1>;
L_0x276a6f0 .delay 1 (30000,30000,30000) L_0x276a6f0/d;
L_0x276a800/d .functor AND 1, L_0x276a340, v0x2703fb0_0, C4<1>, C4<1>;
L_0x276a800 .delay 1 (30000,30000,30000) L_0x276a800/d;
L_0x276a960/d .functor AND 1, L_0x276a340, L_0x276a400, C4<1>, C4<1>;
L_0x276a960 .delay 1 (30000,30000,30000) L_0x276a960/d;
L_0x276aac0/d .functor AND 1, L_0x2769390, L_0x276a960, C4<1>, C4<1>;
L_0x276aac0 .delay 1 (30000,30000,30000) L_0x276aac0/d;
L_0x276abd0/d .functor AND 1, L_0x2769d60, L_0x276a6f0, C4<1>, C4<1>;
L_0x276abd0 .delay 1 (30000,30000,30000) L_0x276abd0/d;
L_0x276ad80/d .functor AND 1, L_0x2769b70, L_0x276a800, C4<1>, C4<1>;
L_0x276ad80 .delay 1 (30000,30000,30000) L_0x276ad80/d;
L_0x276aee0/d .functor AND 1, L_0x276a0c0, L_0x276a560, C4<1>, C4<1>;
L_0x276aee0 .delay 1 (30000,30000,30000) L_0x276aee0/d;
L_0x276b040/d .functor OR 1, L_0x276aac0, L_0x276abd0, L_0x276ad80, L_0x276aee0;
L_0x276b040 .delay 1 (50000,50000,50000) L_0x276b040/d;
v0x27044d0_0 .net "A0andA1", 0 0, L_0x276a560;  1 drivers
v0x2704590_0 .net "A0andnotA1", 0 0, L_0x276a6f0;  1 drivers
v0x2704650_0 .net "addr0", 0 0, v0x2703ef0_0;  alias, 1 drivers
v0x2704720_0 .net "addr1", 0 0, v0x2703fb0_0;  alias, 1 drivers
v0x27047f0_0 .net "in0", 0 0, L_0x2769390;  alias, 1 drivers
v0x27048e0_0 .net "in0and", 0 0, L_0x276aac0;  1 drivers
v0x2704980_0 .net "in1", 0 0, L_0x2769d60;  alias, 1 drivers
v0x2704a20_0 .net "in1and", 0 0, L_0x276abd0;  1 drivers
v0x2704ae0_0 .net "in2", 0 0, L_0x2769b70;  alias, 1 drivers
v0x2704c30_0 .net "in2and", 0 0, L_0x276ad80;  1 drivers
v0x2704cf0_0 .net "in3", 0 0, L_0x276a0c0;  alias, 1 drivers
v0x2704db0_0 .net "in3and", 0 0, L_0x276aee0;  1 drivers
v0x2704e70_0 .net "notA0", 0 0, L_0x276a340;  1 drivers
v0x2704f30_0 .net "notA0andA1", 0 0, L_0x276a800;  1 drivers
v0x2704ff0_0 .net "notA0andnotA1", 0 0, L_0x276a960;  1 drivers
v0x27050b0_0 .net "notA1", 0 0, L_0x276a400;  1 drivers
v0x2705170_0 .net "out", 0 0, L_0x276b040;  alias, 1 drivers
S_0x2706b40 .scope generate, "genblock[23]" "genblock[23]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2706d50 .param/l "i" 0 3 55, +C4<010111>;
S_0x2706e10 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2706b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x276b330/d .functor NOT 1, L_0x276b610, C4<0>, C4<0>, C4<0>;
L_0x276b330 .delay 1 (10000,10000,10000) L_0x276b330/d;
L_0x276b700/d .functor NOT 1, L_0x276b7c0, C4<0>, C4<0>, C4<0>;
L_0x276b700 .delay 1 (10000,10000,10000) L_0x276b700/d;
L_0x276b920/d .functor AND 1, L_0x276ba80, L_0x276b330, L_0x276b700, C4<1>;
L_0x276b920 .delay 1 (40000,40000,40000) L_0x276b920/d;
L_0x276bbe0/d .functor AND 1, L_0x276bca0, L_0x276be00, L_0x276b700, C4<1>;
L_0x276bbe0 .delay 1 (40000,40000,40000) L_0x276bbe0/d;
L_0x276bef0/d .functor OR 1, L_0x276b920, L_0x276bbe0, C4<0>, C4<0>;
L_0x276bef0 .delay 1 (30000,30000,30000) L_0x276bef0/d;
L_0x276c050/d .functor XOR 1, L_0x276bef0, L_0x276e370, C4<0>, C4<0>;
L_0x276c050 .delay 1 (60000,60000,60000) L_0x276c050/d;
L_0x276c1b0/d .functor XOR 1, L_0x276e210, L_0x276c050, C4<0>, C4<0>;
L_0x276c1b0 .delay 1 (60000,60000,60000) L_0x276c1b0/d;
L_0x276c310/d .functor XOR 1, L_0x276c1b0, L_0x276b3f0, C4<0>, C4<0>;
L_0x276c310 .delay 1 (60000,60000,60000) L_0x276c310/d;
L_0x276c510/d .functor AND 1, L_0x276e210, L_0x276e370, C4<1>, C4<1>;
L_0x276c510 .delay 1 (30000,30000,30000) L_0x276c510/d;
L_0x276c6c0/d .functor AND 1, L_0x276e210, L_0x276c050, C4<1>, C4<1>;
L_0x276c6c0 .delay 1 (30000,30000,30000) L_0x276c6c0/d;
L_0x276c880/d .functor AND 1, L_0x276b3f0, L_0x276c1b0, C4<1>, C4<1>;
L_0x276c880 .delay 1 (30000,30000,30000) L_0x276c880/d;
L_0x276c940/d .functor OR 1, L_0x276c6c0, L_0x276c880, C4<0>, C4<0>;
L_0x276c940 .delay 1 (30000,30000,30000) L_0x276c940/d;
L_0x276cb60/d .functor OR 1, L_0x276e210, L_0x276e370, C4<0>, C4<0>;
L_0x276cb60 .delay 1 (30000,30000,30000) L_0x276cb60/d;
L_0x276cce0/d .functor XOR 1, v0x2707580_0, L_0x276cb60, C4<0>, C4<0>;
L_0x276cce0 .delay 1 (60000,60000,60000) L_0x276cce0/d;
L_0x276caf0/d .functor XOR 1, v0x2707580_0, L_0x276c510, C4<0>, C4<0>;
L_0x276caf0 .delay 1 (60000,60000,60000) L_0x276caf0/d;
L_0x276d040/d .functor XOR 1, L_0x276e210, L_0x276e370, C4<0>, C4<0>;
L_0x276d040 .delay 1 (60000,60000,60000) L_0x276d040/d;
v0x27088e0_0 .net "AB", 0 0, L_0x276c510;  1 drivers
v0x27089c0_0 .net "AnewB", 0 0, L_0x276c6c0;  1 drivers
v0x2708a80_0 .net "AorB", 0 0, L_0x276cb60;  1 drivers
v0x2708b20_0 .net "AxorB", 0 0, L_0x276d040;  1 drivers
v0x2708bf0_0 .net "AxorB2", 0 0, L_0x276c1b0;  1 drivers
v0x2708c90_0 .net "AxorBC", 0 0, L_0x276c880;  1 drivers
v0x2708d50_0 .net *"_s1", 0 0, L_0x276b610;  1 drivers
v0x2708e30_0 .net *"_s3", 0 0, L_0x276b7c0;  1 drivers
v0x2708f10_0 .net *"_s5", 0 0, L_0x276ba80;  1 drivers
v0x2709080_0 .net *"_s7", 0 0, L_0x276bca0;  1 drivers
v0x2709160_0 .net *"_s9", 0 0, L_0x276be00;  1 drivers
v0x2709240_0 .net "a", 0 0, L_0x276e210;  1 drivers
v0x2709300_0 .net "address0", 0 0, v0x27073f0_0;  1 drivers
v0x27093a0_0 .net "address1", 0 0, v0x27074b0_0;  1 drivers
v0x2709490_0 .net "b", 0 0, L_0x276e370;  1 drivers
v0x2709550_0 .net "carryin", 0 0, L_0x276b3f0;  1 drivers
v0x2709610_0 .net "carryout", 0 0, L_0x276c940;  1 drivers
v0x27097c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2709860_0 .net "invert", 0 0, v0x2707580_0;  1 drivers
v0x2709900_0 .net "nandand", 0 0, L_0x276caf0;  1 drivers
v0x27099a0_0 .net "newB", 0 0, L_0x276c050;  1 drivers
v0x2709a40_0 .net "noror", 0 0, L_0x276cce0;  1 drivers
v0x2709ae0_0 .net "notControl1", 0 0, L_0x276b330;  1 drivers
v0x2709b80_0 .net "notControl2", 0 0, L_0x276b700;  1 drivers
v0x2709c20_0 .net "slt", 0 0, L_0x276bbe0;  1 drivers
v0x2709cc0_0 .net "suborslt", 0 0, L_0x276bef0;  1 drivers
v0x2709d60_0 .net "subtract", 0 0, L_0x276b920;  1 drivers
v0x2709e20_0 .net "sum", 0 0, L_0x276dfc0;  1 drivers
v0x2709ef0_0 .net "sumval", 0 0, L_0x276c310;  1 drivers
L_0x276b610 .part v0x27282c0_0, 1, 1;
L_0x276b7c0 .part v0x27282c0_0, 2, 1;
L_0x276ba80 .part v0x27282c0_0, 0, 1;
L_0x276bca0 .part v0x27282c0_0, 0, 1;
L_0x276be00 .part v0x27282c0_0, 1, 1;
S_0x2707080 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2706e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2707310_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x27073f0_0 .var "address0", 0 0;
v0x27074b0_0 .var "address1", 0 0;
v0x2707580_0 .var "invert", 0 0;
S_0x27076f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2706e10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x276d2c0/d .functor NOT 1, v0x27073f0_0, C4<0>, C4<0>, C4<0>;
L_0x276d2c0 .delay 1 (10000,10000,10000) L_0x276d2c0/d;
L_0x276d380/d .functor NOT 1, v0x27074b0_0, C4<0>, C4<0>, C4<0>;
L_0x276d380 .delay 1 (10000,10000,10000) L_0x276d380/d;
L_0x276d4e0/d .functor AND 1, v0x27073f0_0, v0x27074b0_0, C4<1>, C4<1>;
L_0x276d4e0 .delay 1 (30000,30000,30000) L_0x276d4e0/d;
L_0x276d670/d .functor AND 1, v0x27073f0_0, L_0x276d380, C4<1>, C4<1>;
L_0x276d670 .delay 1 (30000,30000,30000) L_0x276d670/d;
L_0x276d780/d .functor AND 1, L_0x276d2c0, v0x27074b0_0, C4<1>, C4<1>;
L_0x276d780 .delay 1 (30000,30000,30000) L_0x276d780/d;
L_0x276d8e0/d .functor AND 1, L_0x276d2c0, L_0x276d380, C4<1>, C4<1>;
L_0x276d8e0 .delay 1 (30000,30000,30000) L_0x276d8e0/d;
L_0x276da40/d .functor AND 1, L_0x276c310, L_0x276d8e0, C4<1>, C4<1>;
L_0x276da40 .delay 1 (30000,30000,30000) L_0x276da40/d;
L_0x276db50/d .functor AND 1, L_0x276cce0, L_0x276d670, C4<1>, C4<1>;
L_0x276db50 .delay 1 (30000,30000,30000) L_0x276db50/d;
L_0x276dd00/d .functor AND 1, L_0x276caf0, L_0x276d780, C4<1>, C4<1>;
L_0x276dd00 .delay 1 (30000,30000,30000) L_0x276dd00/d;
L_0x276de60/d .functor AND 1, L_0x276d040, L_0x276d4e0, C4<1>, C4<1>;
L_0x276de60 .delay 1 (30000,30000,30000) L_0x276de60/d;
L_0x276dfc0/d .functor OR 1, L_0x276da40, L_0x276db50, L_0x276dd00, L_0x276de60;
L_0x276dfc0 .delay 1 (50000,50000,50000) L_0x276dfc0/d;
v0x27079d0_0 .net "A0andA1", 0 0, L_0x276d4e0;  1 drivers
v0x2707a90_0 .net "A0andnotA1", 0 0, L_0x276d670;  1 drivers
v0x2707b50_0 .net "addr0", 0 0, v0x27073f0_0;  alias, 1 drivers
v0x2707c20_0 .net "addr1", 0 0, v0x27074b0_0;  alias, 1 drivers
v0x2707cf0_0 .net "in0", 0 0, L_0x276c310;  alias, 1 drivers
v0x2707de0_0 .net "in0and", 0 0, L_0x276da40;  1 drivers
v0x2707e80_0 .net "in1", 0 0, L_0x276cce0;  alias, 1 drivers
v0x2707f20_0 .net "in1and", 0 0, L_0x276db50;  1 drivers
v0x2707fe0_0 .net "in2", 0 0, L_0x276caf0;  alias, 1 drivers
v0x2708130_0 .net "in2and", 0 0, L_0x276dd00;  1 drivers
v0x27081f0_0 .net "in3", 0 0, L_0x276d040;  alias, 1 drivers
v0x27082b0_0 .net "in3and", 0 0, L_0x276de60;  1 drivers
v0x2708370_0 .net "notA0", 0 0, L_0x276d2c0;  1 drivers
v0x2708430_0 .net "notA0andA1", 0 0, L_0x276d780;  1 drivers
v0x27084f0_0 .net "notA0andnotA1", 0 0, L_0x276d8e0;  1 drivers
v0x27085b0_0 .net "notA1", 0 0, L_0x276d380;  1 drivers
v0x2708670_0 .net "out", 0 0, L_0x276dfc0;  alias, 1 drivers
S_0x270a040 .scope generate, "genblock[24]" "genblock[24]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x270a250 .param/l "i" 0 3 55, +C4<011000>;
S_0x270a310 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x270a040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x276e2b0/d .functor NOT 1, L_0x276b4e0, C4<0>, C4<0>, C4<0>;
L_0x276e2b0 .delay 1 (10000,10000,10000) L_0x276e2b0/d;
L_0x276e690/d .functor NOT 1, L_0x276e750, C4<0>, C4<0>, C4<0>;
L_0x276e690 .delay 1 (10000,10000,10000) L_0x276e690/d;
L_0x276e8b0/d .functor AND 1, L_0x276ea10, L_0x276e2b0, L_0x276e690, C4<1>;
L_0x276e8b0 .delay 1 (40000,40000,40000) L_0x276e8b0/d;
L_0x276eb70/d .functor AND 1, L_0x276ec30, L_0x276ed90, L_0x276e690, C4<1>;
L_0x276eb70 .delay 1 (40000,40000,40000) L_0x276eb70/d;
L_0x276ee80/d .functor OR 1, L_0x276e8b0, L_0x276eb70, C4<0>, C4<0>;
L_0x276ee80 .delay 1 (30000,30000,30000) L_0x276ee80/d;
L_0x276efe0/d .functor XOR 1, L_0x276ee80, L_0x276e410, C4<0>, C4<0>;
L_0x276efe0 .delay 1 (60000,60000,60000) L_0x276efe0/d;
L_0x276f140/d .functor XOR 1, L_0x27711a0, L_0x276efe0, C4<0>, C4<0>;
L_0x276f140 .delay 1 (60000,60000,60000) L_0x276f140/d;
L_0x276f2a0/d .functor XOR 1, L_0x276f140, L_0x276e4b0, C4<0>, C4<0>;
L_0x276f2a0 .delay 1 (60000,60000,60000) L_0x276f2a0/d;
L_0x276f4a0/d .functor AND 1, L_0x27711a0, L_0x276e410, C4<1>, C4<1>;
L_0x276f4a0 .delay 1 (30000,30000,30000) L_0x276f4a0/d;
L_0x276f650/d .functor AND 1, L_0x27711a0, L_0x276efe0, C4<1>, C4<1>;
L_0x276f650 .delay 1 (30000,30000,30000) L_0x276f650/d;
L_0x276f810/d .functor AND 1, L_0x276e4b0, L_0x276f140, C4<1>, C4<1>;
L_0x276f810 .delay 1 (30000,30000,30000) L_0x276f810/d;
L_0x276f8d0/d .functor OR 1, L_0x276f650, L_0x276f810, C4<0>, C4<0>;
L_0x276f8d0 .delay 1 (30000,30000,30000) L_0x276f8d0/d;
L_0x276faf0/d .functor OR 1, L_0x27711a0, L_0x276e410, C4<0>, C4<0>;
L_0x276faf0 .delay 1 (30000,30000,30000) L_0x276faf0/d;
L_0x276fc70/d .functor XOR 1, v0x270aa80_0, L_0x276faf0, C4<0>, C4<0>;
L_0x276fc70 .delay 1 (60000,60000,60000) L_0x276fc70/d;
L_0x276fa80/d .functor XOR 1, v0x270aa80_0, L_0x276f4a0, C4<0>, C4<0>;
L_0x276fa80 .delay 1 (60000,60000,60000) L_0x276fa80/d;
L_0x276ffd0/d .functor XOR 1, L_0x27711a0, L_0x276e410, C4<0>, C4<0>;
L_0x276ffd0 .delay 1 (60000,60000,60000) L_0x276ffd0/d;
v0x270bde0_0 .net "AB", 0 0, L_0x276f4a0;  1 drivers
v0x270bec0_0 .net "AnewB", 0 0, L_0x276f650;  1 drivers
v0x270bf80_0 .net "AorB", 0 0, L_0x276faf0;  1 drivers
v0x270c020_0 .net "AxorB", 0 0, L_0x276ffd0;  1 drivers
v0x270c0f0_0 .net "AxorB2", 0 0, L_0x276f140;  1 drivers
v0x270c190_0 .net "AxorBC", 0 0, L_0x276f810;  1 drivers
v0x270c250_0 .net *"_s1", 0 0, L_0x276b4e0;  1 drivers
v0x270c330_0 .net *"_s3", 0 0, L_0x276e750;  1 drivers
v0x270c410_0 .net *"_s5", 0 0, L_0x276ea10;  1 drivers
v0x270c580_0 .net *"_s7", 0 0, L_0x276ec30;  1 drivers
v0x270c660_0 .net *"_s9", 0 0, L_0x276ed90;  1 drivers
v0x270c740_0 .net "a", 0 0, L_0x27711a0;  1 drivers
v0x270c800_0 .net "address0", 0 0, v0x270a8f0_0;  1 drivers
v0x270c8a0_0 .net "address1", 0 0, v0x270a9b0_0;  1 drivers
v0x270c990_0 .net "b", 0 0, L_0x276e410;  1 drivers
v0x270ca50_0 .net "carryin", 0 0, L_0x276e4b0;  1 drivers
v0x270cb10_0 .net "carryout", 0 0, L_0x276f8d0;  1 drivers
v0x270ccc0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x270cd60_0 .net "invert", 0 0, v0x270aa80_0;  1 drivers
v0x270ce00_0 .net "nandand", 0 0, L_0x276fa80;  1 drivers
v0x270cea0_0 .net "newB", 0 0, L_0x276efe0;  1 drivers
v0x270cf40_0 .net "noror", 0 0, L_0x276fc70;  1 drivers
v0x270cfe0_0 .net "notControl1", 0 0, L_0x276e2b0;  1 drivers
v0x270d080_0 .net "notControl2", 0 0, L_0x276e690;  1 drivers
v0x270d120_0 .net "slt", 0 0, L_0x276eb70;  1 drivers
v0x270d1c0_0 .net "suborslt", 0 0, L_0x276ee80;  1 drivers
v0x270d260_0 .net "subtract", 0 0, L_0x276e8b0;  1 drivers
v0x270d320_0 .net "sum", 0 0, L_0x2770f50;  1 drivers
v0x270d3f0_0 .net "sumval", 0 0, L_0x276f2a0;  1 drivers
L_0x276b4e0 .part v0x27282c0_0, 1, 1;
L_0x276e750 .part v0x27282c0_0, 2, 1;
L_0x276ea10 .part v0x27282c0_0, 0, 1;
L_0x276ec30 .part v0x27282c0_0, 0, 1;
L_0x276ed90 .part v0x27282c0_0, 1, 1;
S_0x270a580 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x270a310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x270a810_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x270a8f0_0 .var "address0", 0 0;
v0x270a9b0_0 .var "address1", 0 0;
v0x270aa80_0 .var "invert", 0 0;
S_0x270abf0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x270a310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2770250/d .functor NOT 1, v0x270a8f0_0, C4<0>, C4<0>, C4<0>;
L_0x2770250 .delay 1 (10000,10000,10000) L_0x2770250/d;
L_0x2770310/d .functor NOT 1, v0x270a9b0_0, C4<0>, C4<0>, C4<0>;
L_0x2770310 .delay 1 (10000,10000,10000) L_0x2770310/d;
L_0x2770470/d .functor AND 1, v0x270a8f0_0, v0x270a9b0_0, C4<1>, C4<1>;
L_0x2770470 .delay 1 (30000,30000,30000) L_0x2770470/d;
L_0x2770600/d .functor AND 1, v0x270a8f0_0, L_0x2770310, C4<1>, C4<1>;
L_0x2770600 .delay 1 (30000,30000,30000) L_0x2770600/d;
L_0x2770710/d .functor AND 1, L_0x2770250, v0x270a9b0_0, C4<1>, C4<1>;
L_0x2770710 .delay 1 (30000,30000,30000) L_0x2770710/d;
L_0x2770870/d .functor AND 1, L_0x2770250, L_0x2770310, C4<1>, C4<1>;
L_0x2770870 .delay 1 (30000,30000,30000) L_0x2770870/d;
L_0x27709d0/d .functor AND 1, L_0x276f2a0, L_0x2770870, C4<1>, C4<1>;
L_0x27709d0 .delay 1 (30000,30000,30000) L_0x27709d0/d;
L_0x2770ae0/d .functor AND 1, L_0x276fc70, L_0x2770600, C4<1>, C4<1>;
L_0x2770ae0 .delay 1 (30000,30000,30000) L_0x2770ae0/d;
L_0x2770c90/d .functor AND 1, L_0x276fa80, L_0x2770710, C4<1>, C4<1>;
L_0x2770c90 .delay 1 (30000,30000,30000) L_0x2770c90/d;
L_0x2770df0/d .functor AND 1, L_0x276ffd0, L_0x2770470, C4<1>, C4<1>;
L_0x2770df0 .delay 1 (30000,30000,30000) L_0x2770df0/d;
L_0x2770f50/d .functor OR 1, L_0x27709d0, L_0x2770ae0, L_0x2770c90, L_0x2770df0;
L_0x2770f50 .delay 1 (50000,50000,50000) L_0x2770f50/d;
v0x270aed0_0 .net "A0andA1", 0 0, L_0x2770470;  1 drivers
v0x270af90_0 .net "A0andnotA1", 0 0, L_0x2770600;  1 drivers
v0x270b050_0 .net "addr0", 0 0, v0x270a8f0_0;  alias, 1 drivers
v0x270b120_0 .net "addr1", 0 0, v0x270a9b0_0;  alias, 1 drivers
v0x270b1f0_0 .net "in0", 0 0, L_0x276f2a0;  alias, 1 drivers
v0x270b2e0_0 .net "in0and", 0 0, L_0x27709d0;  1 drivers
v0x270b380_0 .net "in1", 0 0, L_0x276fc70;  alias, 1 drivers
v0x270b420_0 .net "in1and", 0 0, L_0x2770ae0;  1 drivers
v0x270b4e0_0 .net "in2", 0 0, L_0x276fa80;  alias, 1 drivers
v0x270b630_0 .net "in2and", 0 0, L_0x2770c90;  1 drivers
v0x270b6f0_0 .net "in3", 0 0, L_0x276ffd0;  alias, 1 drivers
v0x270b7b0_0 .net "in3and", 0 0, L_0x2770df0;  1 drivers
v0x270b870_0 .net "notA0", 0 0, L_0x2770250;  1 drivers
v0x270b930_0 .net "notA0andA1", 0 0, L_0x2770710;  1 drivers
v0x270b9f0_0 .net "notA0andnotA1", 0 0, L_0x2770870;  1 drivers
v0x270bab0_0 .net "notA1", 0 0, L_0x2770310;  1 drivers
v0x270bb70_0 .net "out", 0 0, L_0x2770f50;  alias, 1 drivers
S_0x270d540 .scope generate, "genblock[25]" "genblock[25]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x270d750 .param/l "i" 0 3 55, +C4<011001>;
S_0x270d810 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x270d540;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2771240/d .functor NOT 1, L_0x2771550, C4<0>, C4<0>, C4<0>;
L_0x2771240 .delay 1 (10000,10000,10000) L_0x2771240/d;
L_0x27715f0/d .functor NOT 1, L_0x27716b0, C4<0>, C4<0>, C4<0>;
L_0x27715f0 .delay 1 (10000,10000,10000) L_0x27715f0/d;
L_0x2771810/d .functor AND 1, L_0x2771970, L_0x2771240, L_0x27715f0, C4<1>;
L_0x2771810 .delay 1 (40000,40000,40000) L_0x2771810/d;
L_0x2771ad0/d .functor AND 1, L_0x2771b90, L_0x2771cf0, L_0x27715f0, C4<1>;
L_0x2771ad0 .delay 1 (40000,40000,40000) L_0x2771ad0/d;
L_0x2771de0/d .functor OR 1, L_0x2771810, L_0x2771ad0, C4<0>, C4<0>;
L_0x2771de0 .delay 1 (30000,30000,30000) L_0x2771de0/d;
L_0x2771f40/d .functor XOR 1, L_0x2771de0, L_0x2774260, C4<0>, C4<0>;
L_0x2771f40 .delay 1 (60000,60000,60000) L_0x2771f40/d;
L_0x27720a0/d .functor XOR 1, L_0x2774100, L_0x2771f40, C4<0>, C4<0>;
L_0x27720a0 .delay 1 (60000,60000,60000) L_0x27720a0/d;
L_0x2772200/d .functor XOR 1, L_0x27720a0, L_0x2771300, C4<0>, C4<0>;
L_0x2772200 .delay 1 (60000,60000,60000) L_0x2772200/d;
L_0x2772400/d .functor AND 1, L_0x2774100, L_0x2774260, C4<1>, C4<1>;
L_0x2772400 .delay 1 (30000,30000,30000) L_0x2772400/d;
L_0x27725b0/d .functor AND 1, L_0x2774100, L_0x2771f40, C4<1>, C4<1>;
L_0x27725b0 .delay 1 (30000,30000,30000) L_0x27725b0/d;
L_0x2772770/d .functor AND 1, L_0x2771300, L_0x27720a0, C4<1>, C4<1>;
L_0x2772770 .delay 1 (30000,30000,30000) L_0x2772770/d;
L_0x2772830/d .functor OR 1, L_0x27725b0, L_0x2772770, C4<0>, C4<0>;
L_0x2772830 .delay 1 (30000,30000,30000) L_0x2772830/d;
L_0x2772a50/d .functor OR 1, L_0x2774100, L_0x2774260, C4<0>, C4<0>;
L_0x2772a50 .delay 1 (30000,30000,30000) L_0x2772a50/d;
L_0x2772bd0/d .functor XOR 1, v0x270df80_0, L_0x2772a50, C4<0>, C4<0>;
L_0x2772bd0 .delay 1 (60000,60000,60000) L_0x2772bd0/d;
L_0x27729e0/d .functor XOR 1, v0x270df80_0, L_0x2772400, C4<0>, C4<0>;
L_0x27729e0 .delay 1 (60000,60000,60000) L_0x27729e0/d;
L_0x2772f30/d .functor XOR 1, L_0x2774100, L_0x2774260, C4<0>, C4<0>;
L_0x2772f30 .delay 1 (60000,60000,60000) L_0x2772f30/d;
v0x270f2e0_0 .net "AB", 0 0, L_0x2772400;  1 drivers
v0x270f3c0_0 .net "AnewB", 0 0, L_0x27725b0;  1 drivers
v0x270f480_0 .net "AorB", 0 0, L_0x2772a50;  1 drivers
v0x270f520_0 .net "AxorB", 0 0, L_0x2772f30;  1 drivers
v0x270f5f0_0 .net "AxorB2", 0 0, L_0x27720a0;  1 drivers
v0x270f690_0 .net "AxorBC", 0 0, L_0x2772770;  1 drivers
v0x270f750_0 .net *"_s1", 0 0, L_0x2771550;  1 drivers
v0x270f830_0 .net *"_s3", 0 0, L_0x27716b0;  1 drivers
v0x270f910_0 .net *"_s5", 0 0, L_0x2771970;  1 drivers
v0x270fa80_0 .net *"_s7", 0 0, L_0x2771b90;  1 drivers
v0x270fb60_0 .net *"_s9", 0 0, L_0x2771cf0;  1 drivers
v0x270fc40_0 .net "a", 0 0, L_0x2774100;  1 drivers
v0x270fd00_0 .net "address0", 0 0, v0x270ddf0_0;  1 drivers
v0x270fda0_0 .net "address1", 0 0, v0x270deb0_0;  1 drivers
v0x270fe90_0 .net "b", 0 0, L_0x2774260;  1 drivers
v0x270ff50_0 .net "carryin", 0 0, L_0x2771300;  1 drivers
v0x2710010_0 .net "carryout", 0 0, L_0x2772830;  1 drivers
v0x27101c0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2710260_0 .net "invert", 0 0, v0x270df80_0;  1 drivers
v0x2710300_0 .net "nandand", 0 0, L_0x27729e0;  1 drivers
v0x27103a0_0 .net "newB", 0 0, L_0x2771f40;  1 drivers
v0x2710440_0 .net "noror", 0 0, L_0x2772bd0;  1 drivers
v0x27104e0_0 .net "notControl1", 0 0, L_0x2771240;  1 drivers
v0x2710580_0 .net "notControl2", 0 0, L_0x27715f0;  1 drivers
v0x2710620_0 .net "slt", 0 0, L_0x2771ad0;  1 drivers
v0x27106c0_0 .net "suborslt", 0 0, L_0x2771de0;  1 drivers
v0x2710760_0 .net "subtract", 0 0, L_0x2771810;  1 drivers
v0x2710820_0 .net "sum", 0 0, L_0x2773eb0;  1 drivers
v0x27108f0_0 .net "sumval", 0 0, L_0x2772200;  1 drivers
L_0x2771550 .part v0x27282c0_0, 1, 1;
L_0x27716b0 .part v0x27282c0_0, 2, 1;
L_0x2771970 .part v0x27282c0_0, 0, 1;
L_0x2771b90 .part v0x27282c0_0, 0, 1;
L_0x2771cf0 .part v0x27282c0_0, 1, 1;
S_0x270da80 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x270d810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x270dd10_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x270ddf0_0 .var "address0", 0 0;
v0x270deb0_0 .var "address1", 0 0;
v0x270df80_0 .var "invert", 0 0;
S_0x270e0f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x270d810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x27731b0/d .functor NOT 1, v0x270ddf0_0, C4<0>, C4<0>, C4<0>;
L_0x27731b0 .delay 1 (10000,10000,10000) L_0x27731b0/d;
L_0x2773270/d .functor NOT 1, v0x270deb0_0, C4<0>, C4<0>, C4<0>;
L_0x2773270 .delay 1 (10000,10000,10000) L_0x2773270/d;
L_0x27733d0/d .functor AND 1, v0x270ddf0_0, v0x270deb0_0, C4<1>, C4<1>;
L_0x27733d0 .delay 1 (30000,30000,30000) L_0x27733d0/d;
L_0x2773560/d .functor AND 1, v0x270ddf0_0, L_0x2773270, C4<1>, C4<1>;
L_0x2773560 .delay 1 (30000,30000,30000) L_0x2773560/d;
L_0x2773670/d .functor AND 1, L_0x27731b0, v0x270deb0_0, C4<1>, C4<1>;
L_0x2773670 .delay 1 (30000,30000,30000) L_0x2773670/d;
L_0x27737d0/d .functor AND 1, L_0x27731b0, L_0x2773270, C4<1>, C4<1>;
L_0x27737d0 .delay 1 (30000,30000,30000) L_0x27737d0/d;
L_0x2773930/d .functor AND 1, L_0x2772200, L_0x27737d0, C4<1>, C4<1>;
L_0x2773930 .delay 1 (30000,30000,30000) L_0x2773930/d;
L_0x2773a40/d .functor AND 1, L_0x2772bd0, L_0x2773560, C4<1>, C4<1>;
L_0x2773a40 .delay 1 (30000,30000,30000) L_0x2773a40/d;
L_0x2773bf0/d .functor AND 1, L_0x27729e0, L_0x2773670, C4<1>, C4<1>;
L_0x2773bf0 .delay 1 (30000,30000,30000) L_0x2773bf0/d;
L_0x2773d50/d .functor AND 1, L_0x2772f30, L_0x27733d0, C4<1>, C4<1>;
L_0x2773d50 .delay 1 (30000,30000,30000) L_0x2773d50/d;
L_0x2773eb0/d .functor OR 1, L_0x2773930, L_0x2773a40, L_0x2773bf0, L_0x2773d50;
L_0x2773eb0 .delay 1 (50000,50000,50000) L_0x2773eb0/d;
v0x270e3d0_0 .net "A0andA1", 0 0, L_0x27733d0;  1 drivers
v0x270e490_0 .net "A0andnotA1", 0 0, L_0x2773560;  1 drivers
v0x270e550_0 .net "addr0", 0 0, v0x270ddf0_0;  alias, 1 drivers
v0x270e620_0 .net "addr1", 0 0, v0x270deb0_0;  alias, 1 drivers
v0x270e6f0_0 .net "in0", 0 0, L_0x2772200;  alias, 1 drivers
v0x270e7e0_0 .net "in0and", 0 0, L_0x2773930;  1 drivers
v0x270e880_0 .net "in1", 0 0, L_0x2772bd0;  alias, 1 drivers
v0x270e920_0 .net "in1and", 0 0, L_0x2773a40;  1 drivers
v0x270e9e0_0 .net "in2", 0 0, L_0x27729e0;  alias, 1 drivers
v0x270eb30_0 .net "in2and", 0 0, L_0x2773bf0;  1 drivers
v0x270ebf0_0 .net "in3", 0 0, L_0x2772f30;  alias, 1 drivers
v0x270ecb0_0 .net "in3and", 0 0, L_0x2773d50;  1 drivers
v0x270ed70_0 .net "notA0", 0 0, L_0x27731b0;  1 drivers
v0x270ee30_0 .net "notA0andA1", 0 0, L_0x2773670;  1 drivers
v0x270eef0_0 .net "notA0andnotA1", 0 0, L_0x27737d0;  1 drivers
v0x270efb0_0 .net "notA1", 0 0, L_0x2773270;  1 drivers
v0x270f070_0 .net "out", 0 0, L_0x2773eb0;  alias, 1 drivers
S_0x2710a40 .scope generate, "genblock[26]" "genblock[26]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2710c50 .param/l "i" 0 3 55, +C4<011010>;
S_0x2710d10 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2710a40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x27741a0/d .functor NOT 1, L_0x27713f0, C4<0>, C4<0>, C4<0>;
L_0x27741a0 .delay 1 (10000,10000,10000) L_0x27741a0/d;
L_0x2774560/d .functor NOT 1, L_0x2774620, C4<0>, C4<0>, C4<0>;
L_0x2774560 .delay 1 (10000,10000,10000) L_0x2774560/d;
L_0x2774780/d .functor AND 1, L_0x27748e0, L_0x27741a0, L_0x2774560, C4<1>;
L_0x2774780 .delay 1 (40000,40000,40000) L_0x2774780/d;
L_0x2774a40/d .functor AND 1, L_0x2774b00, L_0x2774c60, L_0x2774560, C4<1>;
L_0x2774a40 .delay 1 (40000,40000,40000) L_0x2774a40/d;
L_0x2774d50/d .functor OR 1, L_0x2774780, L_0x2774a40, C4<0>, C4<0>;
L_0x2774d50 .delay 1 (30000,30000,30000) L_0x2774d50/d;
L_0x2766f60/d .functor XOR 1, L_0x2774d50, L_0x2774300, C4<0>, C4<0>;
L_0x2766f60 .delay 1 (60000,60000,60000) L_0x2766f60/d;
L_0x2774eb0/d .functor XOR 1, L_0x2776e60, L_0x2766f60, C4<0>, C4<0>;
L_0x2774eb0 .delay 1 (60000,60000,60000) L_0x2774eb0/d;
L_0x2774f70/d .functor XOR 1, L_0x2774eb0, L_0x27743a0, C4<0>, C4<0>;
L_0x2774f70 .delay 1 (60000,60000,60000) L_0x2774f70/d;
L_0x2775120/d .functor AND 1, L_0x2776e60, L_0x2774300, C4<1>, C4<1>;
L_0x2775120 .delay 1 (30000,30000,30000) L_0x2775120/d;
L_0x27752d0/d .functor AND 1, L_0x2776e60, L_0x2766f60, C4<1>, C4<1>;
L_0x27752d0 .delay 1 (30000,30000,30000) L_0x27752d0/d;
L_0x2775490/d .functor AND 1, L_0x27743a0, L_0x2774eb0, C4<1>, C4<1>;
L_0x2775490 .delay 1 (30000,30000,30000) L_0x2775490/d;
L_0x2775550/d .functor OR 1, L_0x27752d0, L_0x2775490, C4<0>, C4<0>;
L_0x2775550 .delay 1 (30000,30000,30000) L_0x2775550/d;
L_0x2775770/d .functor OR 1, L_0x2776e60, L_0x2774300, C4<0>, C4<0>;
L_0x2775770 .delay 1 (30000,30000,30000) L_0x2775770/d;
L_0x27758f0/d .functor XOR 1, v0x2711480_0, L_0x2775770, C4<0>, C4<0>;
L_0x27758f0 .delay 1 (60000,60000,60000) L_0x27758f0/d;
L_0x2775700/d .functor XOR 1, v0x2711480_0, L_0x2775120, C4<0>, C4<0>;
L_0x2775700 .delay 1 (60000,60000,60000) L_0x2775700/d;
L_0x2775cf0/d .functor XOR 1, L_0x2776e60, L_0x2774300, C4<0>, C4<0>;
L_0x2775cf0 .delay 1 (60000,60000,60000) L_0x2775cf0/d;
v0x27127e0_0 .net "AB", 0 0, L_0x2775120;  1 drivers
v0x27128c0_0 .net "AnewB", 0 0, L_0x27752d0;  1 drivers
v0x2712980_0 .net "AorB", 0 0, L_0x2775770;  1 drivers
v0x2712a20_0 .net "AxorB", 0 0, L_0x2775cf0;  1 drivers
v0x2712af0_0 .net "AxorB2", 0 0, L_0x2774eb0;  1 drivers
v0x2712b90_0 .net "AxorBC", 0 0, L_0x2775490;  1 drivers
v0x2712c50_0 .net *"_s1", 0 0, L_0x27713f0;  1 drivers
v0x2712d30_0 .net *"_s3", 0 0, L_0x2774620;  1 drivers
v0x2712e10_0 .net *"_s5", 0 0, L_0x27748e0;  1 drivers
v0x2712f80_0 .net *"_s7", 0 0, L_0x2774b00;  1 drivers
v0x2713020_0 .net *"_s9", 0 0, L_0x2774c60;  1 drivers
v0x27130c0_0 .net "a", 0 0, L_0x2776e60;  1 drivers
v0x2713160_0 .net "address0", 0 0, v0x27112f0_0;  1 drivers
v0x2713250_0 .net "address1", 0 0, v0x27113b0_0;  1 drivers
v0x2713340_0 .net "b", 0 0, L_0x2774300;  1 drivers
v0x2713400_0 .net "carryin", 0 0, L_0x27743a0;  1 drivers
v0x27134c0_0 .net "carryout", 0 0, L_0x2775550;  1 drivers
v0x2713670_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2713710_0 .net "invert", 0 0, v0x2711480_0;  1 drivers
v0x27137b0_0 .net "nandand", 0 0, L_0x2775700;  1 drivers
v0x2713850_0 .net "newB", 0 0, L_0x2766f60;  1 drivers
v0x27138f0_0 .net "noror", 0 0, L_0x27758f0;  1 drivers
v0x2713990_0 .net "notControl1", 0 0, L_0x27741a0;  1 drivers
v0x2713a30_0 .net "notControl2", 0 0, L_0x2774560;  1 drivers
v0x2713ad0_0 .net "slt", 0 0, L_0x2774a40;  1 drivers
v0x2713b70_0 .net "suborslt", 0 0, L_0x2774d50;  1 drivers
v0x2713c30_0 .net "subtract", 0 0, L_0x2774780;  1 drivers
v0x2713cf0_0 .net "sum", 0 0, L_0x2776bd0;  1 drivers
v0x2713dc0_0 .net "sumval", 0 0, L_0x2774f70;  1 drivers
L_0x27713f0 .part v0x27282c0_0, 1, 1;
L_0x2774620 .part v0x27282c0_0, 2, 1;
L_0x27748e0 .part v0x27282c0_0, 0, 1;
L_0x2774b00 .part v0x27282c0_0, 0, 1;
L_0x2774c60 .part v0x27282c0_0, 1, 1;
S_0x2710f80 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2710d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2711210_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x27112f0_0 .var "address0", 0 0;
v0x27113b0_0 .var "address1", 0 0;
v0x2711480_0 .var "invert", 0 0;
S_0x27115f0 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2710d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2775f70/d .functor NOT 1, v0x27112f0_0, C4<0>, C4<0>, C4<0>;
L_0x2775f70 .delay 1 (10000,10000,10000) L_0x2775f70/d;
L_0x2775af0/d .functor NOT 1, v0x27113b0_0, C4<0>, C4<0>, C4<0>;
L_0x2775af0 .delay 1 (10000,10000,10000) L_0x2775af0/d;
L_0x2776030/d .functor AND 1, v0x27112f0_0, v0x27113b0_0, C4<1>, C4<1>;
L_0x2776030 .delay 1 (30000,30000,30000) L_0x2776030/d;
L_0x2776220/d .functor AND 1, v0x27112f0_0, L_0x2775af0, C4<1>, C4<1>;
L_0x2776220 .delay 1 (30000,30000,30000) L_0x2776220/d;
L_0x2776330/d .functor AND 1, L_0x2775f70, v0x27113b0_0, C4<1>, C4<1>;
L_0x2776330 .delay 1 (30000,30000,30000) L_0x2776330/d;
L_0x2776490/d .functor AND 1, L_0x2775f70, L_0x2775af0, C4<1>, C4<1>;
L_0x2776490 .delay 1 (30000,30000,30000) L_0x2776490/d;
L_0x27765f0/d .functor AND 1, L_0x2774f70, L_0x2776490, C4<1>, C4<1>;
L_0x27765f0 .delay 1 (30000,30000,30000) L_0x27765f0/d;
L_0x2776700/d .functor AND 1, L_0x27758f0, L_0x2776220, C4<1>, C4<1>;
L_0x2776700 .delay 1 (30000,30000,30000) L_0x2776700/d;
L_0x27768b0/d .functor AND 1, L_0x2775700, L_0x2776330, C4<1>, C4<1>;
L_0x27768b0 .delay 1 (30000,30000,30000) L_0x27768b0/d;
L_0x2776a10/d .functor AND 1, L_0x2775cf0, L_0x2776030, C4<1>, C4<1>;
L_0x2776a10 .delay 1 (30000,30000,30000) L_0x2776a10/d;
L_0x2776bd0/d .functor OR 1, L_0x27765f0, L_0x2776700, L_0x27768b0, L_0x2776a10;
L_0x2776bd0 .delay 1 (50000,50000,50000) L_0x2776bd0/d;
v0x27118d0_0 .net "A0andA1", 0 0, L_0x2776030;  1 drivers
v0x2711990_0 .net "A0andnotA1", 0 0, L_0x2776220;  1 drivers
v0x2711a50_0 .net "addr0", 0 0, v0x27112f0_0;  alias, 1 drivers
v0x2711b20_0 .net "addr1", 0 0, v0x27113b0_0;  alias, 1 drivers
v0x2711bf0_0 .net "in0", 0 0, L_0x2774f70;  alias, 1 drivers
v0x2711ce0_0 .net "in0and", 0 0, L_0x27765f0;  1 drivers
v0x2711d80_0 .net "in1", 0 0, L_0x27758f0;  alias, 1 drivers
v0x2711e20_0 .net "in1and", 0 0, L_0x2776700;  1 drivers
v0x2711ee0_0 .net "in2", 0 0, L_0x2775700;  alias, 1 drivers
v0x2712030_0 .net "in2and", 0 0, L_0x27768b0;  1 drivers
v0x27120f0_0 .net "in3", 0 0, L_0x2775cf0;  alias, 1 drivers
v0x27121b0_0 .net "in3and", 0 0, L_0x2776a10;  1 drivers
v0x2712270_0 .net "notA0", 0 0, L_0x2775f70;  1 drivers
v0x2712330_0 .net "notA0andA1", 0 0, L_0x2776330;  1 drivers
v0x27123f0_0 .net "notA0andnotA1", 0 0, L_0x2776490;  1 drivers
v0x27124b0_0 .net "notA1", 0 0, L_0x2775af0;  1 drivers
v0x2712570_0 .net "out", 0 0, L_0x2776bd0;  alias, 1 drivers
S_0x2713f50 .scope generate, "genblock[27]" "genblock[27]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2714160 .param/l "i" 0 3 55, +C4<011011>;
S_0x2714220 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2713f50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2776f00/d .functor NOT 1, L_0x2777240, C4<0>, C4<0>, C4<0>;
L_0x2776f00 .delay 1 (10000,10000,10000) L_0x2776f00/d;
L_0x27772e0/d .functor NOT 1, L_0x27773a0, C4<0>, C4<0>, C4<0>;
L_0x27772e0 .delay 1 (10000,10000,10000) L_0x27772e0/d;
L_0x2777500/d .functor AND 1, L_0x2777660, L_0x2776f00, L_0x27772e0, C4<1>;
L_0x2777500 .delay 1 (40000,40000,40000) L_0x2777500/d;
L_0x27777c0/d .functor AND 1, L_0x2777880, L_0x27779e0, L_0x27772e0, C4<1>;
L_0x27777c0 .delay 1 (40000,40000,40000) L_0x27777c0/d;
L_0x2777ad0/d .functor OR 1, L_0x2777500, L_0x27777c0, C4<0>, C4<0>;
L_0x2777ad0 .delay 1 (30000,30000,30000) L_0x2777ad0/d;
L_0x2777c30/d .functor XOR 1, L_0x2777ad0, L_0x2779f30, C4<0>, C4<0>;
L_0x2777c30 .delay 1 (60000,60000,60000) L_0x2777c30/d;
L_0x2777d90/d .functor XOR 1, L_0x2779dd0, L_0x2777c30, C4<0>, C4<0>;
L_0x2777d90 .delay 1 (60000,60000,60000) L_0x2777d90/d;
L_0x2777ef0/d .functor XOR 1, L_0x2777d90, L_0x2776fc0, C4<0>, C4<0>;
L_0x2777ef0 .delay 1 (60000,60000,60000) L_0x2777ef0/d;
L_0x27780f0/d .functor AND 1, L_0x2779dd0, L_0x2779f30, C4<1>, C4<1>;
L_0x27780f0 .delay 1 (30000,30000,30000) L_0x27780f0/d;
L_0x27782a0/d .functor AND 1, L_0x2779dd0, L_0x2777c30, C4<1>, C4<1>;
L_0x27782a0 .delay 1 (30000,30000,30000) L_0x27782a0/d;
L_0x2778460/d .functor AND 1, L_0x2776fc0, L_0x2777d90, C4<1>, C4<1>;
L_0x2778460 .delay 1 (30000,30000,30000) L_0x2778460/d;
L_0x27784d0/d .functor OR 1, L_0x27782a0, L_0x2778460, C4<0>, C4<0>;
L_0x27784d0 .delay 1 (30000,30000,30000) L_0x27784d0/d;
L_0x27786f0/d .functor OR 1, L_0x2779dd0, L_0x2779f30, C4<0>, C4<0>;
L_0x27786f0 .delay 1 (30000,30000,30000) L_0x27786f0/d;
L_0x2778870/d .functor XOR 1, v0x2714990_0, L_0x27786f0, C4<0>, C4<0>;
L_0x2778870 .delay 1 (60000,60000,60000) L_0x2778870/d;
L_0x2778680/d .functor XOR 1, v0x2714990_0, L_0x27780f0, C4<0>, C4<0>;
L_0x2778680 .delay 1 (60000,60000,60000) L_0x2778680/d;
L_0x2778c70/d .functor XOR 1, L_0x2779dd0, L_0x2779f30, C4<0>, C4<0>;
L_0x2778c70 .delay 1 (60000,60000,60000) L_0x2778c70/d;
v0x2715cf0_0 .net "AB", 0 0, L_0x27780f0;  1 drivers
v0x2715dd0_0 .net "AnewB", 0 0, L_0x27782a0;  1 drivers
v0x2715e90_0 .net "AorB", 0 0, L_0x27786f0;  1 drivers
v0x2715f30_0 .net "AxorB", 0 0, L_0x2778c70;  1 drivers
v0x2716000_0 .net "AxorB2", 0 0, L_0x2777d90;  1 drivers
v0x27160a0_0 .net "AxorBC", 0 0, L_0x2778460;  1 drivers
v0x2716160_0 .net *"_s1", 0 0, L_0x2777240;  1 drivers
v0x2716240_0 .net *"_s3", 0 0, L_0x27773a0;  1 drivers
v0x2716320_0 .net *"_s5", 0 0, L_0x2777660;  1 drivers
v0x2716490_0 .net *"_s7", 0 0, L_0x2777880;  1 drivers
v0x2716570_0 .net *"_s9", 0 0, L_0x27779e0;  1 drivers
v0x2716650_0 .net "a", 0 0, L_0x2779dd0;  1 drivers
v0x2716710_0 .net "address0", 0 0, v0x2714800_0;  1 drivers
v0x27167b0_0 .net "address1", 0 0, v0x27148c0_0;  1 drivers
v0x27168a0_0 .net "b", 0 0, L_0x2779f30;  1 drivers
v0x2716960_0 .net "carryin", 0 0, L_0x2776fc0;  1 drivers
v0x2716a20_0 .net "carryout", 0 0, L_0x27784d0;  1 drivers
v0x2716bd0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2716c70_0 .net "invert", 0 0, v0x2714990_0;  1 drivers
v0x2716d10_0 .net "nandand", 0 0, L_0x2778680;  1 drivers
v0x2716db0_0 .net "newB", 0 0, L_0x2777c30;  1 drivers
v0x2716e50_0 .net "noror", 0 0, L_0x2778870;  1 drivers
v0x2716ef0_0 .net "notControl1", 0 0, L_0x2776f00;  1 drivers
v0x2716f90_0 .net "notControl2", 0 0, L_0x27772e0;  1 drivers
v0x2717030_0 .net "slt", 0 0, L_0x27777c0;  1 drivers
v0x27170d0_0 .net "suborslt", 0 0, L_0x2777ad0;  1 drivers
v0x2717170_0 .net "subtract", 0 0, L_0x2777500;  1 drivers
v0x2717230_0 .net "sum", 0 0, L_0x2779b40;  1 drivers
v0x2717300_0 .net "sumval", 0 0, L_0x2777ef0;  1 drivers
L_0x2777240 .part v0x27282c0_0, 1, 1;
L_0x27773a0 .part v0x27282c0_0, 2, 1;
L_0x2777660 .part v0x27282c0_0, 0, 1;
L_0x2777880 .part v0x27282c0_0, 0, 1;
L_0x27779e0 .part v0x27282c0_0, 1, 1;
S_0x2714490 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2714220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2714720_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2714800_0 .var "address0", 0 0;
v0x27148c0_0 .var "address1", 0 0;
v0x2714990_0 .var "invert", 0 0;
S_0x2714b00 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2714220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2778ef0/d .functor NOT 1, v0x2714800_0, C4<0>, C4<0>, C4<0>;
L_0x2778ef0 .delay 1 (10000,10000,10000) L_0x2778ef0/d;
L_0x2778f60/d .functor NOT 1, v0x27148c0_0, C4<0>, C4<0>, C4<0>;
L_0x2778f60 .delay 1 (10000,10000,10000) L_0x2778f60/d;
L_0x2778a70/d .functor AND 1, v0x2714800_0, v0x27148c0_0, C4<1>, C4<1>;
L_0x2778a70 .delay 1 (30000,30000,30000) L_0x2778a70/d;
L_0x27791e0/d .functor AND 1, v0x2714800_0, L_0x2778f60, C4<1>, C4<1>;
L_0x27791e0 .delay 1 (30000,30000,30000) L_0x27791e0/d;
L_0x27792f0/d .functor AND 1, L_0x2778ef0, v0x27148c0_0, C4<1>, C4<1>;
L_0x27792f0 .delay 1 (30000,30000,30000) L_0x27792f0/d;
L_0x2779450/d .functor AND 1, L_0x2778ef0, L_0x2778f60, C4<1>, C4<1>;
L_0x2779450 .delay 1 (30000,30000,30000) L_0x2779450/d;
L_0x27795b0/d .functor AND 1, L_0x2777ef0, L_0x2779450, C4<1>, C4<1>;
L_0x27795b0 .delay 1 (30000,30000,30000) L_0x27795b0/d;
L_0x2779670/d .functor AND 1, L_0x2778870, L_0x27791e0, C4<1>, C4<1>;
L_0x2779670 .delay 1 (30000,30000,30000) L_0x2779670/d;
L_0x2779820/d .functor AND 1, L_0x2778680, L_0x27792f0, C4<1>, C4<1>;
L_0x2779820 .delay 1 (30000,30000,30000) L_0x2779820/d;
L_0x2779980/d .functor AND 1, L_0x2778c70, L_0x2778a70, C4<1>, C4<1>;
L_0x2779980 .delay 1 (30000,30000,30000) L_0x2779980/d;
L_0x2779b40/d .functor OR 1, L_0x27795b0, L_0x2779670, L_0x2779820, L_0x2779980;
L_0x2779b40 .delay 1 (50000,50000,50000) L_0x2779b40/d;
v0x2714de0_0 .net "A0andA1", 0 0, L_0x2778a70;  1 drivers
v0x2714ea0_0 .net "A0andnotA1", 0 0, L_0x27791e0;  1 drivers
v0x2714f60_0 .net "addr0", 0 0, v0x2714800_0;  alias, 1 drivers
v0x2715030_0 .net "addr1", 0 0, v0x27148c0_0;  alias, 1 drivers
v0x2715100_0 .net "in0", 0 0, L_0x2777ef0;  alias, 1 drivers
v0x27151f0_0 .net "in0and", 0 0, L_0x27795b0;  1 drivers
v0x2715290_0 .net "in1", 0 0, L_0x2778870;  alias, 1 drivers
v0x2715330_0 .net "in1and", 0 0, L_0x2779670;  1 drivers
v0x27153f0_0 .net "in2", 0 0, L_0x2778680;  alias, 1 drivers
v0x2715540_0 .net "in2and", 0 0, L_0x2779820;  1 drivers
v0x2715600_0 .net "in3", 0 0, L_0x2778c70;  alias, 1 drivers
v0x27156c0_0 .net "in3and", 0 0, L_0x2779980;  1 drivers
v0x2715780_0 .net "notA0", 0 0, L_0x2778ef0;  1 drivers
v0x2715840_0 .net "notA0andA1", 0 0, L_0x27792f0;  1 drivers
v0x2715900_0 .net "notA0andnotA1", 0 0, L_0x2779450;  1 drivers
v0x27159c0_0 .net "notA1", 0 0, L_0x2778f60;  1 drivers
v0x2715a80_0 .net "out", 0 0, L_0x2779b40;  alias, 1 drivers
S_0x2717450 .scope generate, "genblock[28]" "genblock[28]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2717660 .param/l "i" 0 3 55, +C4<011100>;
S_0x2717720 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2717450;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2779e70/d .functor NOT 1, L_0x27770b0, C4<0>, C4<0>, C4<0>;
L_0x2779e70 .delay 1 (10000,10000,10000) L_0x2779e70/d;
L_0x277a260/d .functor NOT 1, L_0x277a320, C4<0>, C4<0>, C4<0>;
L_0x277a260 .delay 1 (10000,10000,10000) L_0x277a260/d;
L_0x277a480/d .functor AND 1, L_0x277a5e0, L_0x2779e70, L_0x277a260, C4<1>;
L_0x277a480 .delay 1 (40000,40000,40000) L_0x277a480/d;
L_0x277a740/d .functor AND 1, L_0x277a800, L_0x277a960, L_0x277a260, C4<1>;
L_0x277a740 .delay 1 (40000,40000,40000) L_0x277a740/d;
L_0x277aa50/d .functor OR 1, L_0x277a480, L_0x277a740, C4<0>, C4<0>;
L_0x277aa50 .delay 1 (30000,30000,30000) L_0x277aa50/d;
L_0x277abb0/d .functor XOR 1, L_0x277aa50, L_0x2779fd0, C4<0>, C4<0>;
L_0x277abb0 .delay 1 (60000,60000,60000) L_0x277abb0/d;
L_0x277ad10/d .functor XOR 1, L_0x277cd50, L_0x277abb0, C4<0>, C4<0>;
L_0x277ad10 .delay 1 (60000,60000,60000) L_0x277ad10/d;
L_0x277ae70/d .functor XOR 1, L_0x277ad10, L_0x277a070, C4<0>, C4<0>;
L_0x277ae70 .delay 1 (60000,60000,60000) L_0x277ae70/d;
L_0x277b070/d .functor AND 1, L_0x277cd50, L_0x2779fd0, C4<1>, C4<1>;
L_0x277b070 .delay 1 (30000,30000,30000) L_0x277b070/d;
L_0x277b220/d .functor AND 1, L_0x277cd50, L_0x277abb0, C4<1>, C4<1>;
L_0x277b220 .delay 1 (30000,30000,30000) L_0x277b220/d;
L_0x277b3e0/d .functor AND 1, L_0x277a070, L_0x277ad10, C4<1>, C4<1>;
L_0x277b3e0 .delay 1 (30000,30000,30000) L_0x277b3e0/d;
L_0x277b450/d .functor OR 1, L_0x277b220, L_0x277b3e0, C4<0>, C4<0>;
L_0x277b450 .delay 1 (30000,30000,30000) L_0x277b450/d;
L_0x277b670/d .functor OR 1, L_0x277cd50, L_0x2779fd0, C4<0>, C4<0>;
L_0x277b670 .delay 1 (30000,30000,30000) L_0x277b670/d;
L_0x277b7f0/d .functor XOR 1, v0x2717e90_0, L_0x277b670, C4<0>, C4<0>;
L_0x277b7f0 .delay 1 (60000,60000,60000) L_0x277b7f0/d;
L_0x277b600/d .functor XOR 1, v0x2717e90_0, L_0x277b070, C4<0>, C4<0>;
L_0x277b600 .delay 1 (60000,60000,60000) L_0x277b600/d;
L_0x277bbf0/d .functor XOR 1, L_0x277cd50, L_0x2779fd0, C4<0>, C4<0>;
L_0x277bbf0 .delay 1 (60000,60000,60000) L_0x277bbf0/d;
v0x27191f0_0 .net "AB", 0 0, L_0x277b070;  1 drivers
v0x27192d0_0 .net "AnewB", 0 0, L_0x277b220;  1 drivers
v0x2719390_0 .net "AorB", 0 0, L_0x277b670;  1 drivers
v0x2719430_0 .net "AxorB", 0 0, L_0x277bbf0;  1 drivers
v0x2719500_0 .net "AxorB2", 0 0, L_0x277ad10;  1 drivers
v0x27195a0_0 .net "AxorBC", 0 0, L_0x277b3e0;  1 drivers
v0x2719660_0 .net *"_s1", 0 0, L_0x27770b0;  1 drivers
v0x2719740_0 .net *"_s3", 0 0, L_0x277a320;  1 drivers
v0x2719820_0 .net *"_s5", 0 0, L_0x277a5e0;  1 drivers
v0x2719990_0 .net *"_s7", 0 0, L_0x277a800;  1 drivers
v0x2719a70_0 .net *"_s9", 0 0, L_0x277a960;  1 drivers
v0x2719b50_0 .net "a", 0 0, L_0x277cd50;  1 drivers
v0x2719c10_0 .net "address0", 0 0, v0x2717d00_0;  1 drivers
v0x2719cb0_0 .net "address1", 0 0, v0x2717dc0_0;  1 drivers
v0x2719da0_0 .net "b", 0 0, L_0x2779fd0;  1 drivers
v0x2719e60_0 .net "carryin", 0 0, L_0x277a070;  1 drivers
v0x2719f20_0 .net "carryout", 0 0, L_0x277b450;  1 drivers
v0x271a0d0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x271a170_0 .net "invert", 0 0, v0x2717e90_0;  1 drivers
v0x271a210_0 .net "nandand", 0 0, L_0x277b600;  1 drivers
v0x271a2b0_0 .net "newB", 0 0, L_0x277abb0;  1 drivers
v0x271a350_0 .net "noror", 0 0, L_0x277b7f0;  1 drivers
v0x271a3f0_0 .net "notControl1", 0 0, L_0x2779e70;  1 drivers
v0x271a490_0 .net "notControl2", 0 0, L_0x277a260;  1 drivers
v0x271a530_0 .net "slt", 0 0, L_0x277a740;  1 drivers
v0x271a5d0_0 .net "suborslt", 0 0, L_0x277aa50;  1 drivers
v0x271a670_0 .net "subtract", 0 0, L_0x277a480;  1 drivers
v0x271a730_0 .net "sum", 0 0, L_0x277cac0;  1 drivers
v0x271a800_0 .net "sumval", 0 0, L_0x277ae70;  1 drivers
L_0x27770b0 .part v0x27282c0_0, 1, 1;
L_0x277a320 .part v0x27282c0_0, 2, 1;
L_0x277a5e0 .part v0x27282c0_0, 0, 1;
L_0x277a800 .part v0x27282c0_0, 0, 1;
L_0x277a960 .part v0x27282c0_0, 1, 1;
S_0x2717990 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2717720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2717c20_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2717d00_0 .var "address0", 0 0;
v0x2717dc0_0 .var "address1", 0 0;
v0x2717e90_0 .var "invert", 0 0;
S_0x2718000 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2717720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x277be70/d .functor NOT 1, v0x2717d00_0, C4<0>, C4<0>, C4<0>;
L_0x277be70 .delay 1 (10000,10000,10000) L_0x277be70/d;
L_0x277bee0/d .functor NOT 1, v0x2717dc0_0, C4<0>, C4<0>, C4<0>;
L_0x277bee0 .delay 1 (10000,10000,10000) L_0x277bee0/d;
L_0x277b9f0/d .functor AND 1, v0x2717d00_0, v0x2717dc0_0, C4<1>, C4<1>;
L_0x277b9f0 .delay 1 (30000,30000,30000) L_0x277b9f0/d;
L_0x277c160/d .functor AND 1, v0x2717d00_0, L_0x277bee0, C4<1>, C4<1>;
L_0x277c160 .delay 1 (30000,30000,30000) L_0x277c160/d;
L_0x277c270/d .functor AND 1, L_0x277be70, v0x2717dc0_0, C4<1>, C4<1>;
L_0x277c270 .delay 1 (30000,30000,30000) L_0x277c270/d;
L_0x277c3d0/d .functor AND 1, L_0x277be70, L_0x277bee0, C4<1>, C4<1>;
L_0x277c3d0 .delay 1 (30000,30000,30000) L_0x277c3d0/d;
L_0x277c530/d .functor AND 1, L_0x277ae70, L_0x277c3d0, C4<1>, C4<1>;
L_0x277c530 .delay 1 (30000,30000,30000) L_0x277c530/d;
L_0x277c5f0/d .functor AND 1, L_0x277b7f0, L_0x277c160, C4<1>, C4<1>;
L_0x277c5f0 .delay 1 (30000,30000,30000) L_0x277c5f0/d;
L_0x277c7a0/d .functor AND 1, L_0x277b600, L_0x277c270, C4<1>, C4<1>;
L_0x277c7a0 .delay 1 (30000,30000,30000) L_0x277c7a0/d;
L_0x277c900/d .functor AND 1, L_0x277bbf0, L_0x277b9f0, C4<1>, C4<1>;
L_0x277c900 .delay 1 (30000,30000,30000) L_0x277c900/d;
L_0x277cac0/d .functor OR 1, L_0x277c530, L_0x277c5f0, L_0x277c7a0, L_0x277c900;
L_0x277cac0 .delay 1 (50000,50000,50000) L_0x277cac0/d;
v0x27182e0_0 .net "A0andA1", 0 0, L_0x277b9f0;  1 drivers
v0x27183a0_0 .net "A0andnotA1", 0 0, L_0x277c160;  1 drivers
v0x2718460_0 .net "addr0", 0 0, v0x2717d00_0;  alias, 1 drivers
v0x2718530_0 .net "addr1", 0 0, v0x2717dc0_0;  alias, 1 drivers
v0x2718600_0 .net "in0", 0 0, L_0x277ae70;  alias, 1 drivers
v0x27186f0_0 .net "in0and", 0 0, L_0x277c530;  1 drivers
v0x2718790_0 .net "in1", 0 0, L_0x277b7f0;  alias, 1 drivers
v0x2718830_0 .net "in1and", 0 0, L_0x277c5f0;  1 drivers
v0x27188f0_0 .net "in2", 0 0, L_0x277b600;  alias, 1 drivers
v0x2718a40_0 .net "in2and", 0 0, L_0x277c7a0;  1 drivers
v0x2718b00_0 .net "in3", 0 0, L_0x277bbf0;  alias, 1 drivers
v0x2718bc0_0 .net "in3and", 0 0, L_0x277c900;  1 drivers
v0x2718c80_0 .net "notA0", 0 0, L_0x277be70;  1 drivers
v0x2718d40_0 .net "notA0andA1", 0 0, L_0x277c270;  1 drivers
v0x2718e00_0 .net "notA0andnotA1", 0 0, L_0x277c3d0;  1 drivers
v0x2718ec0_0 .net "notA1", 0 0, L_0x277bee0;  1 drivers
v0x2718f80_0 .net "out", 0 0, L_0x277cac0;  alias, 1 drivers
S_0x271a950 .scope generate, "genblock[29]" "genblock[29]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x271ab60 .param/l "i" 0 3 55, +C4<011101>;
S_0x271ac20 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x271a950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x277cdf0/d .functor NOT 1, L_0x277a1b0, C4<0>, C4<0>, C4<0>;
L_0x277cdf0 .delay 1 (10000,10000,10000) L_0x277cdf0/d;
L_0x277d1b0/d .functor NOT 1, L_0x277d270, C4<0>, C4<0>, C4<0>;
L_0x277d1b0 .delay 1 (10000,10000,10000) L_0x277d1b0/d;
L_0x277d3d0/d .functor AND 1, L_0x277d530, L_0x277cdf0, L_0x277d1b0, C4<1>;
L_0x277d3d0 .delay 1 (40000,40000,40000) L_0x277d3d0/d;
L_0x277d690/d .functor AND 1, L_0x277d750, L_0x277d8b0, L_0x277d1b0, C4<1>;
L_0x277d690 .delay 1 (40000,40000,40000) L_0x277d690/d;
L_0x277d9a0/d .functor OR 1, L_0x277d3d0, L_0x277d690, C4<0>, C4<0>;
L_0x277d9a0 .delay 1 (30000,30000,30000) L_0x277d9a0/d;
L_0x277db00/d .functor XOR 1, L_0x277d9a0, L_0x277fe00, C4<0>, C4<0>;
L_0x277db00 .delay 1 (60000,60000,60000) L_0x277db00/d;
L_0x277dc60/d .functor XOR 1, L_0x277fca0, L_0x277db00, C4<0>, C4<0>;
L_0x277dc60 .delay 1 (60000,60000,60000) L_0x277dc60/d;
L_0x277ddc0/d .functor XOR 1, L_0x277dc60, L_0x277ceb0, C4<0>, C4<0>;
L_0x277ddc0 .delay 1 (60000,60000,60000) L_0x277ddc0/d;
L_0x277dfc0/d .functor AND 1, L_0x277fca0, L_0x277fe00, C4<1>, C4<1>;
L_0x277dfc0 .delay 1 (30000,30000,30000) L_0x277dfc0/d;
L_0x277e170/d .functor AND 1, L_0x277fca0, L_0x277db00, C4<1>, C4<1>;
L_0x277e170 .delay 1 (30000,30000,30000) L_0x277e170/d;
L_0x277e330/d .functor AND 1, L_0x277ceb0, L_0x277dc60, C4<1>, C4<1>;
L_0x277e330 .delay 1 (30000,30000,30000) L_0x277e330/d;
L_0x277e3a0/d .functor OR 1, L_0x277e170, L_0x277e330, C4<0>, C4<0>;
L_0x277e3a0 .delay 1 (30000,30000,30000) L_0x277e3a0/d;
L_0x277e5c0/d .functor OR 1, L_0x277fca0, L_0x277fe00, C4<0>, C4<0>;
L_0x277e5c0 .delay 1 (30000,30000,30000) L_0x277e5c0/d;
L_0x277e740/d .functor XOR 1, v0x271b390_0, L_0x277e5c0, C4<0>, C4<0>;
L_0x277e740 .delay 1 (60000,60000,60000) L_0x277e740/d;
L_0x277e550/d .functor XOR 1, v0x271b390_0, L_0x277dfc0, C4<0>, C4<0>;
L_0x277e550 .delay 1 (60000,60000,60000) L_0x277e550/d;
L_0x277eb40/d .functor XOR 1, L_0x277fca0, L_0x277fe00, C4<0>, C4<0>;
L_0x277eb40 .delay 1 (60000,60000,60000) L_0x277eb40/d;
v0x271c6f0_0 .net "AB", 0 0, L_0x277dfc0;  1 drivers
v0x271c7d0_0 .net "AnewB", 0 0, L_0x277e170;  1 drivers
v0x271c890_0 .net "AorB", 0 0, L_0x277e5c0;  1 drivers
v0x271c930_0 .net "AxorB", 0 0, L_0x277eb40;  1 drivers
v0x271ca00_0 .net "AxorB2", 0 0, L_0x277dc60;  1 drivers
v0x271caa0_0 .net "AxorBC", 0 0, L_0x277e330;  1 drivers
v0x271cb60_0 .net *"_s1", 0 0, L_0x277a1b0;  1 drivers
v0x271cc40_0 .net *"_s3", 0 0, L_0x277d270;  1 drivers
v0x271cd20_0 .net *"_s5", 0 0, L_0x277d530;  1 drivers
v0x271ce90_0 .net *"_s7", 0 0, L_0x277d750;  1 drivers
v0x271cf70_0 .net *"_s9", 0 0, L_0x277d8b0;  1 drivers
v0x271d050_0 .net "a", 0 0, L_0x277fca0;  1 drivers
v0x271d110_0 .net "address0", 0 0, v0x271b200_0;  1 drivers
v0x271d1b0_0 .net "address1", 0 0, v0x271b2c0_0;  1 drivers
v0x271d2a0_0 .net "b", 0 0, L_0x277fe00;  1 drivers
v0x271d360_0 .net "carryin", 0 0, L_0x277ceb0;  1 drivers
v0x271d420_0 .net "carryout", 0 0, L_0x277e3a0;  1 drivers
v0x271d5d0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x271d670_0 .net "invert", 0 0, v0x271b390_0;  1 drivers
v0x271d710_0 .net "nandand", 0 0, L_0x277e550;  1 drivers
v0x271d7b0_0 .net "newB", 0 0, L_0x277db00;  1 drivers
v0x271d850_0 .net "noror", 0 0, L_0x277e740;  1 drivers
v0x271d8f0_0 .net "notControl1", 0 0, L_0x277cdf0;  1 drivers
v0x271d990_0 .net "notControl2", 0 0, L_0x277d1b0;  1 drivers
v0x271da30_0 .net "slt", 0 0, L_0x277d690;  1 drivers
v0x271dad0_0 .net "suborslt", 0 0, L_0x277d9a0;  1 drivers
v0x271db70_0 .net "subtract", 0 0, L_0x277d3d0;  1 drivers
v0x271dc30_0 .net "sum", 0 0, L_0x277fa10;  1 drivers
v0x271dd00_0 .net "sumval", 0 0, L_0x277ddc0;  1 drivers
L_0x277a1b0 .part v0x27282c0_0, 1, 1;
L_0x277d270 .part v0x27282c0_0, 2, 1;
L_0x277d530 .part v0x27282c0_0, 0, 1;
L_0x277d750 .part v0x27282c0_0, 0, 1;
L_0x277d8b0 .part v0x27282c0_0, 1, 1;
S_0x271ae90 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x271ac20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x271b120_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x271b200_0 .var "address0", 0 0;
v0x271b2c0_0 .var "address1", 0 0;
v0x271b390_0 .var "invert", 0 0;
S_0x271b500 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x271ac20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x277edc0/d .functor NOT 1, v0x271b200_0, C4<0>, C4<0>, C4<0>;
L_0x277edc0 .delay 1 (10000,10000,10000) L_0x277edc0/d;
L_0x277ee30/d .functor NOT 1, v0x271b2c0_0, C4<0>, C4<0>, C4<0>;
L_0x277ee30 .delay 1 (10000,10000,10000) L_0x277ee30/d;
L_0x277e940/d .functor AND 1, v0x271b200_0, v0x271b2c0_0, C4<1>, C4<1>;
L_0x277e940 .delay 1 (30000,30000,30000) L_0x277e940/d;
L_0x277f0b0/d .functor AND 1, v0x271b200_0, L_0x277ee30, C4<1>, C4<1>;
L_0x277f0b0 .delay 1 (30000,30000,30000) L_0x277f0b0/d;
L_0x277f1c0/d .functor AND 1, L_0x277edc0, v0x271b2c0_0, C4<1>, C4<1>;
L_0x277f1c0 .delay 1 (30000,30000,30000) L_0x277f1c0/d;
L_0x277f320/d .functor AND 1, L_0x277edc0, L_0x277ee30, C4<1>, C4<1>;
L_0x277f320 .delay 1 (30000,30000,30000) L_0x277f320/d;
L_0x277f480/d .functor AND 1, L_0x277ddc0, L_0x277f320, C4<1>, C4<1>;
L_0x277f480 .delay 1 (30000,30000,30000) L_0x277f480/d;
L_0x277f540/d .functor AND 1, L_0x277e740, L_0x277f0b0, C4<1>, C4<1>;
L_0x277f540 .delay 1 (30000,30000,30000) L_0x277f540/d;
L_0x277f6f0/d .functor AND 1, L_0x277e550, L_0x277f1c0, C4<1>, C4<1>;
L_0x277f6f0 .delay 1 (30000,30000,30000) L_0x277f6f0/d;
L_0x277f850/d .functor AND 1, L_0x277eb40, L_0x277e940, C4<1>, C4<1>;
L_0x277f850 .delay 1 (30000,30000,30000) L_0x277f850/d;
L_0x277fa10/d .functor OR 1, L_0x277f480, L_0x277f540, L_0x277f6f0, L_0x277f850;
L_0x277fa10 .delay 1 (50000,50000,50000) L_0x277fa10/d;
v0x271b7e0_0 .net "A0andA1", 0 0, L_0x277e940;  1 drivers
v0x271b8a0_0 .net "A0andnotA1", 0 0, L_0x277f0b0;  1 drivers
v0x271b960_0 .net "addr0", 0 0, v0x271b200_0;  alias, 1 drivers
v0x271ba30_0 .net "addr1", 0 0, v0x271b2c0_0;  alias, 1 drivers
v0x271bb00_0 .net "in0", 0 0, L_0x277ddc0;  alias, 1 drivers
v0x271bbf0_0 .net "in0and", 0 0, L_0x277f480;  1 drivers
v0x271bc90_0 .net "in1", 0 0, L_0x277e740;  alias, 1 drivers
v0x271bd30_0 .net "in1and", 0 0, L_0x277f540;  1 drivers
v0x271bdf0_0 .net "in2", 0 0, L_0x277e550;  alias, 1 drivers
v0x271bf40_0 .net "in2and", 0 0, L_0x277f6f0;  1 drivers
v0x271c000_0 .net "in3", 0 0, L_0x277eb40;  alias, 1 drivers
v0x271c0c0_0 .net "in3and", 0 0, L_0x277f850;  1 drivers
v0x271c180_0 .net "notA0", 0 0, L_0x277edc0;  1 drivers
v0x271c240_0 .net "notA0andA1", 0 0, L_0x277f1c0;  1 drivers
v0x271c300_0 .net "notA0andnotA1", 0 0, L_0x277f320;  1 drivers
v0x271c3c0_0 .net "notA1", 0 0, L_0x277ee30;  1 drivers
v0x271c480_0 .net "out", 0 0, L_0x277fa10;  alias, 1 drivers
S_0x271de50 .scope generate, "genblock[30]" "genblock[30]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x271e060 .param/l "i" 0 3 55, +C4<011110>;
S_0x271e120 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x271de50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x277fd40/d .functor NOT 1, L_0x277cfa0, C4<0>, C4<0>, C4<0>;
L_0x277fd40 .delay 1 (10000,10000,10000) L_0x277fd40/d;
L_0x277d040/d .functor NOT 1, L_0x27801b0, C4<0>, C4<0>, C4<0>;
L_0x277d040 .delay 1 (10000,10000,10000) L_0x277d040/d;
L_0x2780310/d .functor AND 1, L_0x2780470, L_0x277fd40, L_0x277d040, C4<1>;
L_0x2780310 .delay 1 (40000,40000,40000) L_0x2780310/d;
L_0x27805d0/d .functor AND 1, L_0x2780690, L_0x27807f0, L_0x277d040, C4<1>;
L_0x27805d0 .delay 1 (40000,40000,40000) L_0x27805d0/d;
L_0x27808e0/d .functor OR 1, L_0x2780310, L_0x27805d0, C4<0>, C4<0>;
L_0x27808e0 .delay 1 (30000,30000,30000) L_0x27808e0/d;
L_0x2780a40/d .functor XOR 1, L_0x27808e0, L_0x27535c0, C4<0>, C4<0>;
L_0x2780a40 .delay 1 (60000,60000,60000) L_0x2780a40/d;
L_0x2780ba0/d .functor XOR 1, L_0x2782be0, L_0x2780a40, C4<0>, C4<0>;
L_0x2780ba0 .delay 1 (60000,60000,60000) L_0x2780ba0/d;
L_0x2780d00/d .functor XOR 1, L_0x2780ba0, L_0x2753660, C4<0>, C4<0>;
L_0x2780d00 .delay 1 (60000,60000,60000) L_0x2780d00/d;
L_0x2780f00/d .functor AND 1, L_0x2782be0, L_0x27535c0, C4<1>, C4<1>;
L_0x2780f00 .delay 1 (30000,30000,30000) L_0x2780f00/d;
L_0x27810b0/d .functor AND 1, L_0x2782be0, L_0x2780a40, C4<1>, C4<1>;
L_0x27810b0 .delay 1 (30000,30000,30000) L_0x27810b0/d;
L_0x2781270/d .functor AND 1, L_0x2753660, L_0x2780ba0, C4<1>, C4<1>;
L_0x2781270 .delay 1 (30000,30000,30000) L_0x2781270/d;
L_0x27812e0/d .functor OR 1, L_0x27810b0, L_0x2781270, C4<0>, C4<0>;
L_0x27812e0 .delay 1 (30000,30000,30000) L_0x27812e0/d;
L_0x2781500/d .functor OR 1, L_0x2782be0, L_0x27535c0, C4<0>, C4<0>;
L_0x2781500 .delay 1 (30000,30000,30000) L_0x2781500/d;
L_0x2781680/d .functor XOR 1, v0x271e890_0, L_0x2781500, C4<0>, C4<0>;
L_0x2781680 .delay 1 (60000,60000,60000) L_0x2781680/d;
L_0x2781490/d .functor XOR 1, v0x271e890_0, L_0x2780f00, C4<0>, C4<0>;
L_0x2781490 .delay 1 (60000,60000,60000) L_0x2781490/d;
L_0x2781a80/d .functor XOR 1, L_0x2782be0, L_0x27535c0, C4<0>, C4<0>;
L_0x2781a80 .delay 1 (60000,60000,60000) L_0x2781a80/d;
v0x271fbf0_0 .net "AB", 0 0, L_0x2780f00;  1 drivers
v0x271fcd0_0 .net "AnewB", 0 0, L_0x27810b0;  1 drivers
v0x271fd90_0 .net "AorB", 0 0, L_0x2781500;  1 drivers
v0x271fe30_0 .net "AxorB", 0 0, L_0x2781a80;  1 drivers
v0x271ff00_0 .net "AxorB2", 0 0, L_0x2780ba0;  1 drivers
v0x271ffa0_0 .net "AxorBC", 0 0, L_0x2781270;  1 drivers
v0x2720060_0 .net *"_s1", 0 0, L_0x277cfa0;  1 drivers
v0x2720140_0 .net *"_s3", 0 0, L_0x27801b0;  1 drivers
v0x2720220_0 .net *"_s5", 0 0, L_0x2780470;  1 drivers
v0x2720390_0 .net *"_s7", 0 0, L_0x2780690;  1 drivers
v0x2720470_0 .net *"_s9", 0 0, L_0x27807f0;  1 drivers
v0x2720550_0 .net "a", 0 0, L_0x2782be0;  1 drivers
v0x2720610_0 .net "address0", 0 0, v0x271e700_0;  1 drivers
v0x27206b0_0 .net "address1", 0 0, v0x271e7c0_0;  1 drivers
v0x27207a0_0 .net "b", 0 0, L_0x27535c0;  1 drivers
v0x2720860_0 .net "carryin", 0 0, L_0x2753660;  1 drivers
v0x2720920_0 .net "carryout", 0 0, L_0x27812e0;  1 drivers
v0x2720ad0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2720b70_0 .net "invert", 0 0, v0x271e890_0;  1 drivers
v0x2720c10_0 .net "nandand", 0 0, L_0x2781490;  1 drivers
v0x2720cb0_0 .net "newB", 0 0, L_0x2780a40;  1 drivers
v0x2720d50_0 .net "noror", 0 0, L_0x2781680;  1 drivers
v0x2720df0_0 .net "notControl1", 0 0, L_0x277fd40;  1 drivers
v0x2720e90_0 .net "notControl2", 0 0, L_0x277d040;  1 drivers
v0x2720f30_0 .net "slt", 0 0, L_0x27805d0;  1 drivers
v0x2720fd0_0 .net "suborslt", 0 0, L_0x27808e0;  1 drivers
v0x2721070_0 .net "subtract", 0 0, L_0x2780310;  1 drivers
v0x2721130_0 .net "sum", 0 0, L_0x2782950;  1 drivers
v0x2721200_0 .net "sumval", 0 0, L_0x2780d00;  1 drivers
L_0x277cfa0 .part v0x27282c0_0, 1, 1;
L_0x27801b0 .part v0x27282c0_0, 2, 1;
L_0x2780470 .part v0x27282c0_0, 0, 1;
L_0x2780690 .part v0x27282c0_0, 0, 1;
L_0x27807f0 .part v0x27282c0_0, 1, 1;
S_0x271e390 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x271e120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x271e620_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x271e700_0 .var "address0", 0 0;
v0x271e7c0_0 .var "address1", 0 0;
v0x271e890_0 .var "invert", 0 0;
S_0x271ea00 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x271e120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2781d00/d .functor NOT 1, v0x271e700_0, C4<0>, C4<0>, C4<0>;
L_0x2781d00 .delay 1 (10000,10000,10000) L_0x2781d00/d;
L_0x2781d70/d .functor NOT 1, v0x271e7c0_0, C4<0>, C4<0>, C4<0>;
L_0x2781d70 .delay 1 (10000,10000,10000) L_0x2781d70/d;
L_0x2781880/d .functor AND 1, v0x271e700_0, v0x271e7c0_0, C4<1>, C4<1>;
L_0x2781880 .delay 1 (30000,30000,30000) L_0x2781880/d;
L_0x2781ff0/d .functor AND 1, v0x271e700_0, L_0x2781d70, C4<1>, C4<1>;
L_0x2781ff0 .delay 1 (30000,30000,30000) L_0x2781ff0/d;
L_0x2782100/d .functor AND 1, L_0x2781d00, v0x271e7c0_0, C4<1>, C4<1>;
L_0x2782100 .delay 1 (30000,30000,30000) L_0x2782100/d;
L_0x2782260/d .functor AND 1, L_0x2781d00, L_0x2781d70, C4<1>, C4<1>;
L_0x2782260 .delay 1 (30000,30000,30000) L_0x2782260/d;
L_0x27823c0/d .functor AND 1, L_0x2780d00, L_0x2782260, C4<1>, C4<1>;
L_0x27823c0 .delay 1 (30000,30000,30000) L_0x27823c0/d;
L_0x2782480/d .functor AND 1, L_0x2781680, L_0x2781ff0, C4<1>, C4<1>;
L_0x2782480 .delay 1 (30000,30000,30000) L_0x2782480/d;
L_0x2782630/d .functor AND 1, L_0x2781490, L_0x2782100, C4<1>, C4<1>;
L_0x2782630 .delay 1 (30000,30000,30000) L_0x2782630/d;
L_0x2782790/d .functor AND 1, L_0x2781a80, L_0x2781880, C4<1>, C4<1>;
L_0x2782790 .delay 1 (30000,30000,30000) L_0x2782790/d;
L_0x2782950/d .functor OR 1, L_0x27823c0, L_0x2782480, L_0x2782630, L_0x2782790;
L_0x2782950 .delay 1 (50000,50000,50000) L_0x2782950/d;
v0x271ece0_0 .net "A0andA1", 0 0, L_0x2781880;  1 drivers
v0x271eda0_0 .net "A0andnotA1", 0 0, L_0x2781ff0;  1 drivers
v0x271ee60_0 .net "addr0", 0 0, v0x271e700_0;  alias, 1 drivers
v0x271ef30_0 .net "addr1", 0 0, v0x271e7c0_0;  alias, 1 drivers
v0x271f000_0 .net "in0", 0 0, L_0x2780d00;  alias, 1 drivers
v0x271f0f0_0 .net "in0and", 0 0, L_0x27823c0;  1 drivers
v0x271f190_0 .net "in1", 0 0, L_0x2781680;  alias, 1 drivers
v0x271f230_0 .net "in1and", 0 0, L_0x2782480;  1 drivers
v0x271f2f0_0 .net "in2", 0 0, L_0x2781490;  alias, 1 drivers
v0x271f440_0 .net "in2and", 0 0, L_0x2782630;  1 drivers
v0x271f500_0 .net "in3", 0 0, L_0x2781a80;  alias, 1 drivers
v0x271f5c0_0 .net "in3and", 0 0, L_0x2782790;  1 drivers
v0x271f680_0 .net "notA0", 0 0, L_0x2781d00;  1 drivers
v0x271f740_0 .net "notA0andA1", 0 0, L_0x2782100;  1 drivers
v0x271f800_0 .net "notA0andnotA1", 0 0, L_0x2782260;  1 drivers
v0x271f8c0_0 .net "notA1", 0 0, L_0x2781d70;  1 drivers
v0x271f980_0 .net "out", 0 0, L_0x2782950;  alias, 1 drivers
S_0x2721350 .scope generate, "genblock[31]" "genblock[31]" 3 55, 3 55 0, S_0x24d4be0;
 .timescale -9 -12;
P_0x2721560 .param/l "i" 0 3 55, +C4<011111>;
S_0x2721620 .scope module, "bitslice1" "structuralBitSlice" 3 57, 4 66 0, S_0x2721350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 3 "control"
    .port_info 3 /INPUT 1 "a"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "carryin"
L_0x2782c80/d .functor NOT 1, L_0x2753a40, C4<0>, C4<0>, C4<0>;
L_0x2782c80 .delay 1 (10000,10000,10000) L_0x2782c80/d;
L_0x2753750/d .functor NOT 1, L_0x2753930, C4<0>, C4<0>, C4<0>;
L_0x2753750 .delay 1 (10000,10000,10000) L_0x2753750/d;
L_0x277fef0/d .functor AND 1, L_0x27800a0, L_0x2782c80, L_0x2753750, C4<1>;
L_0x277fef0 .delay 1 (40000,40000,40000) L_0x277fef0/d;
L_0x27831a0/d .functor AND 1, L_0x27832b0, L_0x2783b10, L_0x2753750, C4<1>;
L_0x27831a0 .delay 1 (40000,40000,40000) L_0x27831a0/d;
L_0x2783c00/d .functor OR 1, L_0x277fef0, L_0x27831a0, C4<0>, C4<0>;
L_0x2783c00 .delay 1 (30000,30000,30000) L_0x2783c00/d;
L_0x2783d60/d .functor XOR 1, L_0x2783c00, L_0x2786120, C4<0>, C4<0>;
L_0x2783d60 .delay 1 (60000,60000,60000) L_0x2783d60/d;
L_0x2783ec0/d .functor XOR 1, L_0x2785fc0, L_0x2783d60, C4<0>, C4<0>;
L_0x2783ec0 .delay 1 (60000,60000,60000) L_0x2783ec0/d;
L_0x2784020/d .functor XOR 1, L_0x2783ec0, L_0x2783830, C4<0>, C4<0>;
L_0x2784020 .delay 1 (60000,60000,60000) L_0x2784020/d;
L_0x2784220/d .functor AND 1, L_0x2785fc0, L_0x2786120, C4<1>, C4<1>;
L_0x2784220 .delay 1 (30000,30000,30000) L_0x2784220/d;
L_0x27843d0/d .functor AND 1, L_0x2785fc0, L_0x2783d60, C4<1>, C4<1>;
L_0x27843d0 .delay 1 (30000,30000,30000) L_0x27843d0/d;
L_0x2784590/d .functor AND 1, L_0x2783830, L_0x2783ec0, C4<1>, C4<1>;
L_0x2784590 .delay 1 (30000,30000,30000) L_0x2784590/d;
L_0x2784600/d .functor OR 1, L_0x27843d0, L_0x2784590, C4<0>, C4<0>;
L_0x2784600 .delay 1 (30000,30000,30000) L_0x2784600/d;
L_0x2784820/d .functor OR 1, L_0x2785fc0, L_0x2786120, C4<0>, C4<0>;
L_0x2784820 .delay 1 (30000,30000,30000) L_0x2784820/d;
L_0x27849a0/d .functor XOR 1, v0x2721d90_0, L_0x2784820, C4<0>, C4<0>;
L_0x27849a0 .delay 1 (60000,60000,60000) L_0x27849a0/d;
L_0x27847b0/d .functor XOR 1, v0x2721d90_0, L_0x2784220, C4<0>, C4<0>;
L_0x27847b0 .delay 1 (60000,60000,60000) L_0x27847b0/d;
L_0x2784da0/d .functor XOR 1, L_0x2785fc0, L_0x2786120, C4<0>, C4<0>;
L_0x2784da0 .delay 1 (60000,60000,60000) L_0x2784da0/d;
v0x27230f0_0 .net "AB", 0 0, L_0x2784220;  1 drivers
v0x27231d0_0 .net "AnewB", 0 0, L_0x27843d0;  1 drivers
v0x2723290_0 .net "AorB", 0 0, L_0x2784820;  1 drivers
v0x2723330_0 .net "AxorB", 0 0, L_0x2784da0;  1 drivers
v0x2723400_0 .net "AxorB2", 0 0, L_0x2783ec0;  1 drivers
v0x27234a0_0 .net "AxorBC", 0 0, L_0x2784590;  1 drivers
v0x2723560_0 .net *"_s1", 0 0, L_0x2753a40;  1 drivers
v0x2723640_0 .net *"_s3", 0 0, L_0x2753930;  1 drivers
v0x2723720_0 .net *"_s5", 0 0, L_0x27800a0;  1 drivers
v0x2723890_0 .net *"_s7", 0 0, L_0x27832b0;  1 drivers
v0x2723970_0 .net *"_s9", 0 0, L_0x2783b10;  1 drivers
v0x2723a50_0 .net "a", 0 0, L_0x2785fc0;  1 drivers
v0x2723b10_0 .net "address0", 0 0, v0x2721c00_0;  1 drivers
v0x2723bb0_0 .net "address1", 0 0, v0x2721cc0_0;  1 drivers
v0x2723ca0_0 .net "b", 0 0, L_0x2786120;  1 drivers
v0x2723d60_0 .net "carryin", 0 0, L_0x2783830;  1 drivers
v0x2723e20_0 .net "carryout", 0 0, L_0x2784600;  1 drivers
v0x2723fd0_0 .net "control", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2724070_0 .net "invert", 0 0, v0x2721d90_0;  1 drivers
v0x2724110_0 .net "nandand", 0 0, L_0x27847b0;  1 drivers
v0x27241b0_0 .net "newB", 0 0, L_0x2783d60;  1 drivers
v0x2724250_0 .net "noror", 0 0, L_0x27849a0;  1 drivers
v0x27242f0_0 .net "notControl1", 0 0, L_0x2782c80;  1 drivers
v0x2724390_0 .net "notControl2", 0 0, L_0x2753750;  1 drivers
v0x2724430_0 .net "slt", 0 0, L_0x27831a0;  1 drivers
v0x27244d0_0 .net "suborslt", 0 0, L_0x2783c00;  1 drivers
v0x2724570_0 .net "subtract", 0 0, L_0x277fef0;  1 drivers
v0x2724630_0 .net "sum", 0 0, L_0x2785d30;  1 drivers
v0x2724700_0 .net "sumval", 0 0, L_0x2784020;  1 drivers
L_0x2753a40 .part v0x27282c0_0, 1, 1;
L_0x2753930 .part v0x27282c0_0, 2, 1;
L_0x27800a0 .part v0x27282c0_0, 0, 1;
L_0x27832b0 .part v0x27282c0_0, 0, 1;
L_0x2783b10 .part v0x27282c0_0, 1, 1;
S_0x2721890 .scope module, "mylut" "ALUcontrolLUT" 4 79, 4 18 0, S_0x2721620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "address0"
    .port_info 1 /OUTPUT 1 "address1"
    .port_info 2 /OUTPUT 1 "invert"
    .port_info 3 /INPUT 3 "ALUcommand"
v0x2721b20_0 .net "ALUcommand", 2 0, v0x27282c0_0;  alias, 1 drivers
v0x2721c00_0 .var "address0", 0 0;
v0x2721cc0_0 .var "address1", 0 0;
v0x2721d90_0 .var "invert", 0 0;
S_0x2721f00 .scope module, "mymux" "structuralMultiplexer" 4 107, 4 42 0, S_0x2721620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "addr0"
    .port_info 2 /INPUT 1 "addr1"
    .port_info 3 /INPUT 1 "in0"
    .port_info 4 /INPUT 1 "in1"
    .port_info 5 /INPUT 1 "in2"
    .port_info 6 /INPUT 1 "in3"
L_0x2785020/d .functor NOT 1, v0x2721c00_0, C4<0>, C4<0>, C4<0>;
L_0x2785020 .delay 1 (10000,10000,10000) L_0x2785020/d;
L_0x2785090/d .functor NOT 1, v0x2721cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2785090 .delay 1 (10000,10000,10000) L_0x2785090/d;
L_0x27851f0/d .functor AND 1, v0x2721c00_0, v0x2721cc0_0, C4<1>, C4<1>;
L_0x27851f0 .delay 1 (30000,30000,30000) L_0x27851f0/d;
L_0x2785380/d .functor AND 1, v0x2721c00_0, L_0x2785090, C4<1>, C4<1>;
L_0x2785380 .delay 1 (30000,30000,30000) L_0x2785380/d;
L_0x2785490/d .functor AND 1, L_0x2785020, v0x2721cc0_0, C4<1>, C4<1>;
L_0x2785490 .delay 1 (30000,30000,30000) L_0x2785490/d;
L_0x27855f0/d .functor AND 1, L_0x2785020, L_0x2785090, C4<1>, C4<1>;
L_0x27855f0 .delay 1 (30000,30000,30000) L_0x27855f0/d;
L_0x2785750/d .functor AND 1, L_0x2784020, L_0x27855f0, C4<1>, C4<1>;
L_0x2785750 .delay 1 (30000,30000,30000) L_0x2785750/d;
L_0x2785860/d .functor AND 1, L_0x27849a0, L_0x2785380, C4<1>, C4<1>;
L_0x2785860 .delay 1 (30000,30000,30000) L_0x2785860/d;
L_0x2785a10/d .functor AND 1, L_0x27847b0, L_0x2785490, C4<1>, C4<1>;
L_0x2785a10 .delay 1 (30000,30000,30000) L_0x2785a10/d;
L_0x2785b70/d .functor AND 1, L_0x2784da0, L_0x27851f0, C4<1>, C4<1>;
L_0x2785b70 .delay 1 (30000,30000,30000) L_0x2785b70/d;
L_0x2785d30/d .functor OR 1, L_0x2785750, L_0x2785860, L_0x2785a10, L_0x2785b70;
L_0x2785d30 .delay 1 (50000,50000,50000) L_0x2785d30/d;
v0x27221e0_0 .net "A0andA1", 0 0, L_0x27851f0;  1 drivers
v0x27222a0_0 .net "A0andnotA1", 0 0, L_0x2785380;  1 drivers
v0x2722360_0 .net "addr0", 0 0, v0x2721c00_0;  alias, 1 drivers
v0x2722430_0 .net "addr1", 0 0, v0x2721cc0_0;  alias, 1 drivers
v0x2722500_0 .net "in0", 0 0, L_0x2784020;  alias, 1 drivers
v0x27225f0_0 .net "in0and", 0 0, L_0x2785750;  1 drivers
v0x2722690_0 .net "in1", 0 0, L_0x27849a0;  alias, 1 drivers
v0x2722730_0 .net "in1and", 0 0, L_0x2785860;  1 drivers
v0x27227f0_0 .net "in2", 0 0, L_0x27847b0;  alias, 1 drivers
v0x2722940_0 .net "in2and", 0 0, L_0x2785a10;  1 drivers
v0x2722a00_0 .net "in3", 0 0, L_0x2784da0;  alias, 1 drivers
v0x2722ac0_0 .net "in3and", 0 0, L_0x2785b70;  1 drivers
v0x2722b80_0 .net "notA0", 0 0, L_0x2785020;  1 drivers
v0x2722c40_0 .net "notA0andA1", 0 0, L_0x2785490;  1 drivers
v0x2722d00_0 .net "notA0andnotA1", 0 0, L_0x27855f0;  1 drivers
v0x2722dc0_0 .net "notA1", 0 0, L_0x2785090;  1 drivers
v0x2722e80_0 .net "out", 0 0, L_0x2785d30;  alias, 1 drivers
S_0x2727cb0 .scope module, "tester" "lab1testbench" 2 32, 2 65 0, S_0x2680f30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "begintest"
    .port_info 1 /OUTPUT 1 "endtest"
    .port_info 2 /OUTPUT 1 "alupassed"
    .port_info 3 /INPUT 32 "result"
    .port_info 4 /INPUT 1 "carryout"
    .port_info 5 /INPUT 1 "zero"
    .port_info 6 /INPUT 1 "overflow"
    .port_info 7 /OUTPUT 32 "operandA"
    .port_info 8 /OUTPUT 32 "operandB"
    .port_info 9 /OUTPUT 3 "command"
v0x2728020_0 .var "alupassed", 0 0;
v0x2728100_0 .net "begintest", 0 0, v0x2728b00_0;  1 drivers
v0x27281c0_0 .net "carryout", 0 0, L_0x278aab0;  alias, 1 drivers
v0x27282c0_0 .var "command", 2 0;
v0x2728360_0 .var "endtest", 0 0;
v0x2728450_0 .var "operandA", 31 0;
v0x2728510_0 .var "operandB", 31 0;
v0x27285e0_0 .net "overflow", 0 0, L_0x2786dd0;  alias, 1 drivers
v0x27286b0_0 .net "result", 31 0, L_0x2789ba0;  alias, 1 drivers
v0x27287e0_0 .net "zero", 0 0, L_0x278acd0;  alias, 1 drivers
E_0x25f31f0 .event edge, v0x2728100_0;
    .scope S_0x26bddb0;
T_0 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26be040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26be170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26be2d0_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x26c12e0;
T_1 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26c1570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c16e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c17a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c1870_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x26c4820;
T_2 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26c4ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c4b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c4d20_0, 0, 1;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x26c7d70;
T_3 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26c7fd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c81c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c8300_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x26cb2c0;
T_4 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26cb550_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cb630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cb7c0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x26ce7c0;
T_5 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26cea50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ceb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cebf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26cecc0_0, 0, 1;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26d1cb0;
T_6 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26d1f40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d2020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d20e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d21b0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x26d51f0;
T_7 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26d5480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c80b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5810_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x26d87f0;
T_8 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26d8a80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d8b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d8cf0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x26dbcf0;
T_9 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26dbf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26dc060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26dc1f0_0, 0, 1;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x26df1f0;
T_10 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26df480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26df560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26df6f0_0, 0, 1;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x26e26f0;
T_11 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26e2980_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e2a60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e2bf0_0, 0, 1;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x26e5bf0;
T_12 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26e5e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %jmp T_12.8;
T_12.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e6020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e60f0_0, 0, 1;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x26e90f0;
T_13 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26e9380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %jmp T_13.8;
T_13.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26e9460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e9520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26e95f0_0, 0, 1;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x26ec5f0;
T_14 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26ec880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ec960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26eca20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ecaf0_0, 0, 1;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x26efb90;
T_15 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26efe00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26d5560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26d5620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f02f0_0, 0, 1;
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x26f3280;
T_16 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26f3510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %jmp T_16.8;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f35f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f36b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f3780_0, 0, 1;
    %jmp T_16.8;
T_16.8 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x26f6780;
T_17 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26f6a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %jmp T_17.8;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f6af0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f6c80_0, 0, 1;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x26f9c80;
T_18 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26f9f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %jmp T_18.8;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26f9ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fa180_0, 0, 1;
    %jmp T_18.8;
T_18.8 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x26fd180;
T_19 ;
    %wait E_0x25cf150;
    %load/vec4 v0x26fd410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %jmp T_19.8;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26fd4f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26fd680_0, 0, 1;
    %jmp T_19.8;
T_19.8 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x2700680;
T_20 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2700910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_20.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_20.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_20.7, 6;
    %jmp T_20.8;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27009f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2700b80_0, 0, 1;
    %jmp T_20.8;
T_20.8 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x2703b80;
T_21 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2703e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %jmp T_21.8;
T_21.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2703ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2703fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2704080_0, 0, 1;
    %jmp T_21.8;
T_21.8 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x2707080;
T_22 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2707310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %jmp T_22.8;
T_22.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27073f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27074b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2707580_0, 0, 1;
    %jmp T_22.8;
T_22.8 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x270a580;
T_23 ;
    %wait E_0x25cf150;
    %load/vec4 v0x270a810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %jmp T_23.8;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270a8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270a9b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270aa80_0, 0, 1;
    %jmp T_23.8;
T_23.8 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x270da80;
T_24 ;
    %wait E_0x25cf150;
    %load/vec4 v0x270dd10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_24.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %jmp T_24.8;
T_24.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x270ddf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270deb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x270df80_0, 0, 1;
    %jmp T_24.8;
T_24.8 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x2710f80;
T_25 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2711210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %jmp T_25.8;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27112f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27113b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2711480_0, 0, 1;
    %jmp T_25.8;
T_25.8 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x2714490;
T_26 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2714720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_26.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_26.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_26.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_26.7, 6;
    %jmp T_26.8;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2714800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27148c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2714990_0, 0, 1;
    %jmp T_26.8;
T_26.8 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x2717990;
T_27 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2717c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_27.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_27.7, 6;
    %jmp T_27.8;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2717d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2717e90_0, 0, 1;
    %jmp T_27.8;
T_27.8 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x271ae90;
T_28 ;
    %wait E_0x25cf150;
    %load/vec4 v0x271b120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %jmp T_28.8;
T_28.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271b200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b2c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271b390_0, 0, 1;
    %jmp T_28.8;
T_28.8 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x271e390;
T_29 ;
    %wait E_0x25cf150;
    %load/vec4 v0x271e620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %jmp T_29.8;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x271e700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e890_0, 0, 1;
    %jmp T_29.8;
T_29.8 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x2721890;
T_30 ;
    %wait E_0x25cf150;
    %load/vec4 v0x2721b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_30.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_30.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_30.7, 6;
    %jmp T_30.8;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2721c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2721d90_0, 0, 1;
    %jmp T_30.8;
T_30.8 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x2570c90;
T_31 ;
    %wait E_0x25cf150;
    %load/vec4 v0x25ab280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %jmp T_31.8;
T_31.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26bac20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26bace0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26badb0_0, 0, 1;
    %jmp T_31.8;
T_31.8 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x2727cb0;
T_32 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %end;
    .thread T_32;
    .scope S_0x2727cb0;
T_33 ;
    %wait E_0x25f31f0;
    %vpi_call 2 92 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 107 "$display", "Test Case 1a Failed 0+0" {0 0 0};
    %vpi_call 2 108 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.0 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 4294967294, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 119 "$display", "Test Case 1b Failed 111...11+111...11" {0 0 0};
    %vpi_call 2 120 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.2 ;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 2000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 200, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 131 "$display", "Test Case 2a Failed 300-100 co %b of %b z %b", v0x27281c0_0, v0x27285e0_0, v0x27287e0_0 {0 0 0};
    %vpi_call 2 132 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.4 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 300, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 2000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 4294967096, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 144 "$display", "Test Case 2b Failed 100-300 co %b of %b z %b", v0x27281c0_0, v0x27285e0_0, v0x27287e0_0 {0 0 0};
    %vpi_call 2 145 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.6 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 227, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 158 "$display", "Test Case 3 Failed XOR" {0 0 0};
    %vpi_call 2 159 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.8 ;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 2000000, 0;
    %load/vec4 v0x27286b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.10, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 172 "$display", "Test Case 4a Failed SLT " {0 0 0};
    %vpi_call 2 173 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.10 ;
    %pushi/vec4 100, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 200, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 2000000, 0;
    %load/vec4 v0x27286b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/ne 1, 0, 32;
    %jmp/0xz  T_33.12, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 184 "$display", "Test Case 4b Failed SLT " {0 0 0};
    %vpi_call 2 185 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.12 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 284, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.14, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 196 "$display", "Test Case 5 Failed AND" {0 0 0};
    %vpi_call 2 197 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.14 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 4294967011, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.16, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 208 "$display", "Test Case 6 Failed NAND" {0 0 0};
    %vpi_call 2 209 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.16 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 511, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.18, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 221 "$display", "Test Case 7 Failed OR" {0 0 0};
    %vpi_call 2 222 "$display", "Result %b", v0x27286b0_0 {0 0 0};
T_33.18 ;
    %pushi/vec4 284, 0, 32;
    %store/vec4 v0x2728450_0, 0, 32;
    %pushi/vec4 511, 0, 32;
    %store/vec4 v0x2728510_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x27282c0_0, 0, 3;
    %delay 1000000, 0;
    %load/vec4 v0x27286b0_0;
    %cmpi/ne 4294966784, 0, 32;
    %flag_mov 8, 6;
    %load/vec4 v0x27281c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27285e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %flag_mov 8, 6;
    %load/vec4 v0x27287e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 6, 8;
    %jmp/0xz  T_33.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728020_0, 0, 1;
    %vpi_call 2 234 "$display", "Test Case Failed NOR" {0 0 0};
    %vpi_call 2 235 "$display", "Reuslt %b", v0x27286b0_0 {0 0 0};
T_33.20 ;
    %vpi_call 2 238 "$display", "Testing finished" {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2728360_0, 0, 1;
    %vpi_call 2 241 "$finish" {0 0 0};
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x2680f30;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2728b00_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2728b00_0, 0, 1;
    %delay 1000000, 0;
    %end;
    .thread T_34;
    .scope S_0x2680f30;
T_35 ;
    %wait E_0x25fc240;
    %vpi_call 2 57 "$display", "ALU test passed?: %b", v0x2728a10_0 {0 0 0};
    %jmp T_35;
    .thread T_35, $push;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./bitslice.v";
