# N·ªÄN T·∫¢NG TO√ÅN H·ªåC CHO EDA TOOLS

**ƒê·ªì √Ån T·ªët Nghi·ªáp**  
**MyLogic EDA Tool - C√¥ng C·ª• T·ª± ƒê·ªông H√≥a Thi·∫øt K·∫ø M·∫°ch ƒêi·ªán T·ª≠**

---

## TH√îNG TIN T√ÄI LI·ªÜU

**Ch·ªß ƒë·ªÅ**: N·ªÅn t·∫£ng to√°n h·ªçc cho Electronic Design Automation  
**T√°c gi·∫£**: MyLogic Development Team  
**NƒÉm**: 2025  
**Phi√™n b·∫£n**: 2.0

---

## T√ìM T·∫ÆT / ABSTRACT

T√†i li·ªáu n√†y tr√¨nh b√†y c√°c n·ªÅn t·∫£ng to√°n h·ªçc c·ªët l√µi ƒë∆∞·ª£c s·ª≠ d·ª•ng trong c√¥ng c·ª• EDA (Electronic Design Automation), bao g·ªìm Boolean Algebra, Graph Theory, Binary Decision Diagrams (BDD), SAT Solving, v√† c√°c thu·∫≠t to√°n optimization. C√°c kh√°i ni·ªám ƒë∆∞·ª£c tr√¨nh b√†y v·ªõi formal definitions, theorems, v√† proofs d·ª±a tr√™n c√°c t√†i li·ªáu nghi√™n c·ª©u h√†ng ƒë·∫ßu [1], [2], [6], [8].

**T·ª´ kh√≥a**: Boolean algebra, graph theory, BDD, SAT solving, optimization algorithms, complexity theory, EDA

---

## 1. Boolean Algebra Fundamentals

### 1.1. Boolean Functions

**ƒê·ªãnh nghƒ©a formal** [1]:
```
Boolean function: F: B^n ‚Üí B^m
where B = {0, 1}
```

**Basic Operations** [1]:
- AND (‚àß): x ‚àß y
- OR (‚à®): x ‚à® y  
- NOT (¬¨): ¬¨x
- XOR (‚äï): x ‚äï y = (x ‚àß ¬¨y) ‚à® (¬¨x ‚àß y)

**Laws** [1]:
- Commutative: x ‚àß y = y ‚àß x
- Associative: (x ‚àß y) ‚àß z = x ‚àß (y ‚àß z)
- Distributive: x ‚àß (y ‚à® z) = (x ‚àß y) ‚à® (x ‚àß z)
- De Morgan's: ¬¨(x ‚àß y) = ¬¨x ‚à® ¬¨y

C√°c laws n√†y form m·ªôt Boolean algebra structure v·ªõi identity elements (0, 1) v√† complement operation (¬¨) [1].

### 1.2. Normal Forms

**Sum of Products (SOP)** [1], [14]:
```
F = (a ‚àß b ‚àß ¬¨c) ‚à® (¬¨a ‚àß c) ‚à® (b ‚àß c)
```

**Product of Sums (POS)** [1], [14]:
```
F = (a ‚à® b ‚à® c) ‚àß (¬¨a ‚à® b) ‚àß (a ‚à® ¬¨c)
```

**Canonical Forms** [1]:
- Minterm canonical form: Œ£m(...) - unique representation
- Maxterm canonical form: Œ†M(...) - dual c·ªßa minterm form

Brayton et al. [14] ch·ªâ ra r·∫±ng two-level minimization (Espresso algorithm) ho·∫°t ƒë·ªông tr√™n SOP form ƒë·ªÉ minimize s·ªë literals.

## 2. Graph Theory for Circuit Representation

### 2.1. Directed Acyclic Graph (DAG)

**ƒê·ªãnh nghƒ©a** [6]:
Circuit ƒë∆∞·ª£c represent b·∫±ng DAG G = (V, E):
- V: set of nodes (gates, inputs, outputs)
- E: set of directed edges (wires)
- Acyclic: no cycles (combinational logic)

**Properties** [6]:
- Topological ordering exists
- Can compute node levels
- Support incremental computation

**Theorem (Topological Sort)** [6]:
M·ªçi DAG c√≥ √≠t nh·∫•t m·ªôt topological ordering. Ordering n√†y c√≥ th·ªÉ t√¨m ƒë∆∞·ª£c trong O(V + E) time b·∫±ng DFS ho·∫∑c Kahn's algorithm.

### 2.2. Netlist as Hypergraph

Netlist = Hypergraph H = (V, N):
- V: vertices (pins)
- N: hyperedges (nets connecting multiple pins)

**Metrics:**
- HPWL (Half-Perimeter Wire Length)
- Net degree distribution
- Connectivity matrix

## 3. Binary Decision Diagrams (BDD)

### 3.1. Reduced Ordered BDD (ROBDD)

**Definition** [8]:
BDD l√† c·∫•u tr√∫c d·ªØ li·ªáu ƒë·∫°i di·ªán Boolean function d∆∞·ªõi d·∫°ng directed acyclic graph.

**Properties** [8], [9]:
- Unique canonical form (v·ªõi variable ordering c·ªë ƒë·ªãnh)
- Compact representation for many functions
- Efficient operations (AND, OR, XOR in polynomial time)

**Shannon Expansion** [8]:
```
F(x‚ÇÅ, x‚ÇÇ, ..., x‚Çô) = x‚ÇÅ ¬∑ F(1, x‚ÇÇ, ..., x‚Çô) + xÃÑ‚ÇÅ ¬∑ F(0, x‚ÇÇ, ..., x‚Çô)
                    = x‚ÇÅ ¬∑ F_x‚ÇÅ + xÃÑ‚ÇÅ ¬∑ F_xÃÑ‚ÇÅ
```

Bryant [8] ch·ªâ ra r·∫±ng Shannon expansion l√† foundation cho BDD construction v√† manipulation.

**Complexity** [8], [9]:
- Best case: O(n) nodes
- Worst case: O(2^n) nodes (depends on variable ordering)
- Operations: O(|F| √ó |G|) for F op G

**Theorem (Canonicity)** [8]:
V·ªõi variable ordering c·ªë ƒë·ªãnh œÄ, m·ªói Boolean function F c√≥ unique ROBDD representation. ƒêi·ªÅu n√†y cho ph√©p equivalence checking trong O(1) time (compare pointers).

## 4. Satisfiability (SAT)

### 4.1. Boolean Satisfiability Problem

**Problem Definition** [10]:
Cho c√¥ng th·ª©c Boolean F trong CNF (Conjunctive Normal Form), t√¨m assignment l√†m F = 1 ho·∫∑c ch·ª©ng minh kh√¥ng t·ªìn t·∫°i.

**CNF Format** [10]:
```
F = (x‚ÇÅ ‚à® ¬¨x‚ÇÇ ‚à® x‚ÇÉ) ‚àß (¬¨x‚ÇÅ ‚à® x‚ÇÇ) ‚àß (x‚ÇÇ ‚à® ¬¨x‚ÇÉ)
```

**Complexity** [6]:
- NP-complete problem [6, Chapter 34]
- Exponential worst-case time
- Practical solvers efficient for many instances

**Cook's Theorem** [6]:
SAT l√† NP-complete problem ƒë·∫ßu ti√™n ƒë∆∞·ª£c ch·ª©ng minh. M·ªçi problem trong NP c√≥ th·ªÉ reduce v·ªÅ SAT trong polynomial time.

### 4.2. DPLL Algorithm

**Algorithm** [10]:
```
DPLL(F, assignment):
  if F is empty: return SAT, assignment
  if F contains empty clause: return UNSAT
  
  // Unit propagation
  while exists unit clause (literal l):
    F = simplify(F, l)
    assignment = assignment ‚à™ {l}
  
  // Pure literal elimination
  for each pure literal l:
    F = simplify(F, l)
    assignment = assignment ‚à™ {l}
  
  // Choose variable and branch
  x = choose_variable(F)
  if DPLL(F[x=1], assignment ‚à™ {x}): return SAT
  return DPLL(F[x=0], assignment ‚à™ {¬¨x})
```

Davis, Logemann, v√† Loveland [10] gi·ªõi thi·ªáu DPLL algorithm v√†o 1962, l√† foundation cho t·∫•t c·∫£ modern SAT solvers.

**Enhancements** [11]:
- Conflict-Driven Clause Learning (CDCL) [11]
- Non-chronological backtracking [11]
- Watched literals
- Restart strategies

GRASP [11] l√† first CDCL solver, introducing conflict analysis v√† learned clauses, c·∫£i thi·ªán performance dramatically so v·ªõi basic DPLL.

## 5. Graph Algorithms for Physical Design

### 5.1. Minimum Spanning Tree (MST)

**Prim's Algorithm:**
```
MST-Prim(G, w, r):
  for each u ‚àà V[G]:
    key[u] = ‚àû
  key[r] = 0
  Q = V[G]  // priority queue
  while Q ‚â† ‚àÖ:
    u = Extract-Min(Q)
    for each v ‚àà Adj[u]:
      if v ‚àà Q and w(u,v) < key[v]:
        œÄ[v] = u
        key[v] = w(u,v)
```

**Complexity:** O((V + E) log V) with binary heap

**Application:** Steiner tree approximation for routing

### 5.2. Shortest Path (Dijkstra)

```
Dijkstra(G, w, s):
  for each vertex v:
    dist[v] = ‚àû
  dist[s] = 0
  Q = all vertices
  while Q ‚â† ‚àÖ:
    u = Extract-Min(Q)
    for each neighbor v of u:
      if dist[v] > dist[u] + w(u,v):
        dist[v] = dist[u] + w(u,v)
        prev[v] = u
```

**Complexity:** O((V + E) log V)

**Application:** Timing analysis, maze routing

### 5.3. Max Flow / Min Cut

**Ford-Fulkerson Algorithm:**
```
Max-Flow(G, s, t):
  for each edge (u,v):
    f[u,v] = 0
  while exists augmenting path p from s to t:
    c_f(p) = min{c_f(u,v) : (u,v) in p}
    for each edge (u,v) in p:
      f[u,v] += c_f(p)
      f[v,u] -= c_f(p)
  return f
```

**Application:** Circuit partitioning, min-cut placement

## 6. Optimization Theory

### 6.1. Simulated Annealing

**Algorithm:**
```
Simulated-Annealing(s‚ÇÄ, T‚ÇÄ, Œ±):
  s = s‚ÇÄ, T = T‚ÇÄ
  while not frozen:
    for i = 1 to L:
      s' = neighbor(s)
      ŒîE = cost(s') - cost(s)
      if ŒîE < 0:
        s = s'  // accept improvement
      else:
        if random() < exp(-ŒîE/T):
          s = s'  // accept with probability
    T = Œ± √ó T  // cooling schedule
  return s
```

**Parameters:**
- T‚ÇÄ: initial temperature
- Œ±: cooling rate (0.8 - 0.95)
- L: Markov chain length

**Application:** Placement, routing, technology mapping

### 6.2. Force-Directed Methods

**Force Model:**
```
F_ij = k √ó (dist_current - dist_ideal)

Total force on node i:
F_i = Œ£_j F_ij

Update position:
pos_i(t+1) = pos_i(t) + Œº √ó F_i(t)
```

**Application:** Placement, floorplanning

## 7. Timing Analysis

### 7.1. Static Timing Analysis (STA)

**Arrival Time (AT):**
```
AT(v) = max{AT(u) + delay(u,v) : u ‚àà fanins(v)}
AT(PI) = 0  // primary inputs
```

**Required Arrival Time (RAT):**
```
RAT(v) = min{RAT(u) - delay(v,u) : u ‚àà fanouts(v)}
RAT(PO) = T_clock  // clock period
```

**Slack:**
```
Slack(v) = RAT(v) - AT(v)
```

**Critical Path:**
Path with minimum slack (usually slack = 0)

### 7.2. False Path Analysis

**False Path:** Path that can never be sensitized (logically impossible)

**Detection:**
- SAT-based analysis
- BDD-based analysis
- Simulation-based heuristics

## 8. Technology Mapping

### 8.1. Covering Problem

**Definition:**
Cho DAG network N v√† library L, t√¨m covering C sao cho:
- M·ªói node ƒë∆∞·ª£c covered b·ªüi 1 pattern t·ª´ L
- Cost (area, delay) minimize

**Dynamic Programming:**
```
Cost(v) = min{Cost(pattern) + Œ£ Cost(inputs) : pattern covers v}
```

**Complexity:** O(|V| √ó |L| √ó k) v·ªõi k = max pattern size

### 8.2. LUT Mapping

**K-LUT Mapping:**
Map circuit v√†o K-input lookup tables

**Algorithm:**
```
For each node v in topological order:
  Find best K-feasible cut C
  Map C to single K-LUT
  Update costs
```

**Cut Enumeration:**
- K-feasible: |inputs| ‚â§ K
- Minimize area or depth

## 9. Complexity Classes

### 9.1. Problem Classifications

**P (Polynomial):**
- Shortest path
- MST
- BFS/DFS

**NP (Non-deterministic Polynomial):**
- SAT
- Graph coloring
- TSP

**NP-Complete:**
- Technology mapping (general)
- Graph partitioning
- Bin packing

### 9.2. Approximation Algorithms

**Approximation Ratio:**
```
œÅ = cost(approximate) / cost(optimal)
```

**Examples:**
- Steiner tree: 2-approximation (MST-based)
- Bin packing: 11/9-approximation
- TSP: 1.5-approximation (metric)

## 10. Data Structures for EDA

### 10.1. Union-Find (Disjoint Set)

**Operations:**
- MakeSet(x): O(1)
- Find(x): O(Œ±(n)) amortized
- Union(x, y): O(Œ±(n)) amortized

Œ±(n) = inverse Ackermann function ‚âà constant

**Application:** Connectivity analysis, equivalence checking

### 10.2. Hash Tables

**Collision Resolution:**
- Chaining: O(1) average, O(n) worst
- Open addressing: O(1) average, O(n) worst

**Application:** Node deduplication, structural hashing

### 10.3. Spatial Data Structures

**R-Tree:**
Hierarchical bounding boxes for 2D/3D objects

**Application:** Placement, routing, DRC

**Quadtree:**
Recursive 2D space partitioning

**Application:** Hierarchical placement, area queries

## 11. Numerical Methods

### 11.1. Linear System Solving

**For placement force-directed:**
```
Ax = b
where A is connection matrix, b is force vector
```

**Methods:**
- Gauss-Seidel: iterative
- Conjugate Gradient: faster convergence
- Sparse matrix solvers: exploit connectivity

### 11.2. Eigenvalue Problems

**For partitioning:**
```
Find Œª, x such that: Lx = Œªx
where L is Laplacian matrix
```

**Spectral partitioning:** Use eigenvector corresponding to second smallest eigenvalue (Fiedler vector)

---

## üìö T√ÄI LI·ªÜU THAM KH·∫¢O / REFERENCES

**Xem chi ti·∫øt t·∫°i**: [../REFERENCES.md](../REFERENCES.md)

### T√†i li·ªáu ch√≠nh / Primary References:

[1] G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*, Springer, 1996.

[2] G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.

[4] A. B. Kahng, J. Lienig, I. L. Markov, and J. Hu, *VLSI Physical Design: From Graph Partitioning to Timing Closure*, Springer, 2011.

[5] S. H. Gerez, *Algorithms for VLSI Design Automation*, John Wiley & Sons, 1999.

[6] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 3rd ed., MIT Press, 2009.

[7] J. Kleinberg and √â. Tardos, *Algorithm Design*, Addison-Wesley, 2005.

[8] R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," *IEEE Trans. Computers*, vol. C-35, no. 8, pp. 677-691, 1986.

[9] K. S. Brace, R. L. Rudell, and R. E. Bryant, "Efficient Implementation of a BDD Package," in *Proc. 27th ACM/IEEE DAC*, 1990, pp. 40-45.

[10] M. Davis, G. Logemann, and D. Loveland, "A Machine Program for Theorem-Proving," *Comm. ACM*, vol. 5, no. 7, pp. 394-397, 1962.

[11] J. P. Marques-Silva and K. A. Sakallah, "GRASP: A Search Algorithm for Propositional Satisfiability," *IEEE Trans. Computers*, vol. 48, no. 5, pp. 506-521, 1999.

[14] R. K. Brayton et al., "Logic Minimization Algorithms for VLSI Synthesis," *Proc. IEEE*, vol. 72, no. 10, pp. 1340-1362, 1984.

**Danh s√°ch ƒë·∫ßy ƒë·ªß**: Xem [../REFERENCES.md](../REFERENCES.md) cho to√†n b·ªô t√†i li·ªáu tham kh·∫£o v·ªõi citations ƒë·∫ßy ƒë·ªß.

---

## K·∫æT LU·∫¨N / CONCLUSION

T√†i li·ªáu n√†y ƒë√£ tr√¨nh b√†y c√°c n·ªÅn t·∫£ng to√°n h·ªçc c·ªët l√µi cho EDA tools, t·ª´ Boolean algebra c∆° b·∫£n ƒë·∫øn c√°c thu·∫≠t to√°n optimization ph·ª©c t·∫°p. C√°c kh√°i ni·ªám ƒë∆∞·ª£c present v·ªõi formal definitions, theorems, v√† complexity analysis d·ª±a tr√™n c√°c t√†i li·ªáu nghi√™n c·ª©u h√†ng ƒë·∫ßu [1], [2], [6], [8].

Hi·ªÉu r√µ c√°c foundations n√†y l√† essential cho vi·ªác ph√°t tri·ªÉn v√† s·ª≠ d·ª•ng hi·ªáu qu·∫£ c√°c EDA tools nh∆∞ MyLogic, c≈©ng nh∆∞ ƒë·ªÉ nghi√™n c·ª©u v√† c·∫£i ti·∫øn c√°c thu·∫≠t to√°n synthesis v√† optimization.

---

**Phi√™n b·∫£n**: 2.0  
**Ng√†y**: 2025-10-30  
**T√°c gi·∫£**: MyLogic Development Team  
**Lo·∫°i t√†i li·ªáu**: B√°o c√°o ƒë·ªì √°n - Mathematical Foundations
