{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523809933834 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523809933838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 15 09:32:13 2018 " "Processing started: Sun Apr 15 09:32:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523809933838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809933838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestLPM3 -c TestLPM3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestLPM3 -c TestLPM3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809933838 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523809934418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523809934418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testlpm3.sv 1 1 " "Found 1 design units, including 1 entities, in source file testlpm3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TestLPM3 " "Found entity 1: TestLPM3" {  } { { "TestLPM3.sv" "" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/TestLPM3.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523809949919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809949919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alteraadder.v 1 1 " "Found 1 design units, including 1 entities, in source file alteraadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlteraAdder " "Found entity 1: AlteraAdder" {  } { { "AlteraAdder.v" "" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/AlteraAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523809949919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809949919 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TestLPM3 " "Elaborating entity \"TestLPM3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523809949988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AlteraAdder AlteraAdder:MyAdder1 " "Elaborating entity \"AlteraAdder\" for hierarchy \"AlteraAdder:MyAdder1\"" {  } { { "TestLPM3.sv" "MyAdder1" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/TestLPM3.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523809950050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AlteraAdder.v" "LPM_ADD_SUB_component" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/AlteraAdder.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523809950134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "AlteraAdder.v" "" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/AlteraAdder.v" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523809950150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523809950150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523809950150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523809950150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523809950150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523809950150 ""}  } { { "AlteraAdder.v" "" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/AlteraAdder.v" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523809950150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ki " "Found entity 1: add_sub_2ki" {  } { { "db/add_sub_2ki.tdf" "" { Text "C:/Users/shengj2/Documents/UWTspring2018/week4/LPMexamples/TestLPM3/db/add_sub_2ki.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523809950219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809950219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2ki AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2ki:auto_generated " "Elaborating entity \"add_sub_2ki\" for hierarchy \"AlteraAdder:MyAdder1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_2ki:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523809950219 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523809951266 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523809951266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523809951452 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523809951452 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523809951452 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523809951452 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523809951489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 15 09:32:31 2018 " "Processing ended: Sun Apr 15 09:32:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523809951489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523809951489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523809951489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523809951489 ""}
