// Seed: 2340369304
module module_0 (
    output wor id_0
    , id_2
);
  supply1 id_4 = 1;
  module_2(
      id_4, id_2, id_2, id_2, id_4
  );
endmodule
module module_0 (
    input wand id_0,
    input tri module_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4
);
  id_6 :
  assert property (@(posedge (1'b0) >= id_3) id_0 + id_1)
  else $display;
  module_0(
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  real id_6;
  assign id_4 = id_3;
  assign id_3 = 1;
  wire id_7;
  wire id_8;
endmodule
