

struct vt_aarch64_event_t {
    const char name[64];
    uint32_t event_code;
};

static const struct vt_aarch64_event_t aarch64_events[58] = {
    {"SW_INCR",                     0x0000},
    {"L1I_CACHE_REFILL",            0x0001},
    {"L1I_TLB_REFILL",              0x0002},
    {"L1D_CACHE_REFILL",            0x0003},
    {"L1D_CACHE",                   0x0004},
    {"L1D_TLB_REFILL",              0x0005},
    {"LD_RETIRED",                  0x0006},
    {"ST_RETIRED",                  0x0007},
    {"INST_RETIRED",                0x0008},
    {"EXC_TAKEN",                   0x0009},
    {"EXC_RETURN",                  0x000A},
    {"CID_WRITE_RETIRED",           0x000B},
    {"PC_WRITE_RETIRED",            0x000C},
    {"BR_IMMED_RETIRED",            0x000D},
    {"BR_RETURN_RETIRED",           0x000E},
    {"UNALIGNED_LDST_RETIRED",      0x000F},
    {"BR_MIS_PRED",                 0x0010},
    {"CPU_CYCLES",                  0x0011},
    {"BR_PRED",                     0x0012},
    {"MEM_ACCESS",                  0x0013},
    {"L1I_CACHE",                   0x0014},
    {"L1D_CACHE_WB",                0x0015},
    {"L2D_CACHE",                   0x0016},
    {"L2D_CACHE_REFILL",            0x0017},
    {"L2D_CACHE_WB",                0x0018},
    {"BUS_ACCESS",                  0x0019},
    {"MEMORY_ERROR",                0x001A},
    {"INST_SPEC",                   0x001B},
    {"TTBR_WRITE_RETIRED",          0x001C},
    {"BUS_CYCLES",                  0x001D},
    {"CHAIN",                       0x001E},
    {"L1D_CACHE_ALLOCATE",          0x001F},
    {"L2D_CACHE_ALLOCATE",          0x0020},
    {"BR_RETIRED",                  0x0021},
    {"BR_MIS_PRED_RETIRED",         0x0022},
    {"STALL_FRONTEND",              0x0023},
    {"STALL_BACKEND",               0x0024},
    {"L1D_TLB",                     0x0025},
    {"L1I_TLB",                     0x0026},
    {"L2I_CACHE",                   0x0027},
    {"L2I_CACHE_REFILL",            0x0028},
    {"L3D_CACHE_ALLOCATE",          0x0029},
    {"L3D_CACHE_REFILL",            0x002A},
    {"L3D_CACHE",                   0x002B},
    {"L3D_CACHE_WB",                0x002C},
    {"L2D_TLB_REFILL",              0x002D},
    {"L2I_TLB_REFILL",              0x002E},
    {"L2D_TLB",                     0x002F},
    {"L2I_TLB",                     0x0030},
    {"REMOTE_ACCESS",               0x0031},
    {"LL_CACHE",                    0x0032},
    {"LL_CACHE_MISS",               0x0033},
    {"DTLB_WALK",                   0x0034},
    {"ITLB_WALK",                   0x0035},
    {"LL_CACHE_RD",                 0x0036},
    {"LL_CACHE_MISS_RD",            0x0037},
    {"REMOTE_ACCESS_RD",            0x0038},
    {"",                            0xFFFF}
};