// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_write_r (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        xupdate_i_dout,
        xupdate_i_num_data_valid,
        xupdate_i_fifo_cap,
        xupdate_i_empty_n,
        xupdate_i_read,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        xUpdate_dout,
        xUpdate_num_data_valid,
        xUpdate_fifo_cap,
        xUpdate_empty_n,
        xUpdate_read,
        len_assign_loc_dout,
        len_assign_loc_num_data_valid,
        len_assign_loc_fifo_cap,
        len_assign_loc_empty_n,
        len_assign_loc_read
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_state10 = 14'd512;
parameter    ap_ST_fsm_state11 = 14'd1024;
parameter    ap_ST_fsm_state12 = 14'd2048;
parameter    ap_ST_fsm_state13 = 14'd4096;
parameter    ap_ST_fsm_state14 = 14'd8192;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [255:0] xupdate_i_dout;
input  [6:0] xupdate_i_num_data_valid;
input  [6:0] xupdate_i_fifo_cap;
input   xupdate_i_empty_n;
output   xupdate_i_read;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [255:0] m_axi_gmem1_WDATA;
output  [31:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [255:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] xUpdate_dout;
input  [2:0] xUpdate_num_data_valid;
input  [2:0] xUpdate_fifo_cap;
input   xUpdate_empty_n;
output   xUpdate_read;
input  [30:0] len_assign_loc_dout;
input  [2:0] len_assign_loc_num_data_valid;
input  [2:0] len_assign_loc_fifo_cap;
input   len_assign_loc_empty_n;
output   len_assign_loc_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg xupdate_i_read;
reg m_axi_gmem1_AWVALID;
reg[63:0] m_axi_gmem1_AWADDR;
reg[0:0] m_axi_gmem1_AWID;
reg[31:0] m_axi_gmem1_AWLEN;
reg[2:0] m_axi_gmem1_AWSIZE;
reg[1:0] m_axi_gmem1_AWBURST;
reg[1:0] m_axi_gmem1_AWLOCK;
reg[3:0] m_axi_gmem1_AWCACHE;
reg[2:0] m_axi_gmem1_AWPROT;
reg[3:0] m_axi_gmem1_AWQOS;
reg[3:0] m_axi_gmem1_AWREGION;
reg[0:0] m_axi_gmem1_AWUSER;
reg m_axi_gmem1_WVALID;
reg m_axi_gmem1_BREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem1_blk_n_AW;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state14;
reg    xUpdate_blk_n;
reg    len_assign_loc_blk_n;
reg   [30:0] len_reg_133;
reg    ap_block_state1;
wire  signed [58:0] trunc_ln_fu_99_p4;
reg   [58:0] trunc_ln_reg_138;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_idle;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID;
wire   [63:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID;
wire   [31:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN;
wire   [2:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE;
wire   [1:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST;
wire   [1:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE;
wire   [2:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID;
wire   [255:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA;
wire   [31:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARVALID;
wire   [63:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARADDR;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARID;
wire   [31:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLEN;
wire   [2:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARSIZE;
wire   [1:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARBURST;
wire   [1:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLOCK;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARCACHE;
wire   [2:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARPROT;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARQOS;
wire   [3:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARREGION;
wire   [0:0] grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARUSER;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_RREADY;
wire    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY;
reg    grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state3;
wire  signed [63:0] sext_ln60_fu_109_p1;
wire   [63:0] zext_ln60_fu_128_p1;
reg    len_assign_loc_read_local;
reg    xUpdate_read_local;
wire   [0:0] icmp_ln60_fu_89_p2;
wire   [29:0] empty_fu_95_p1;
wire   [29:0] empty_39_fu_120_p3;
reg   [13:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 14'd1;
#0 grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg = 1'b0;
end

pl_kernel_write_Pipeline_VITIS_LOOP_60_1 grp_write_Pipeline_VITIS_LOOP_60_1_fu_75(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start),
    .ap_done(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done),
    .ap_idle(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_idle),
    .ap_ready(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready),
    .xupdate_i_dout(xupdate_i_dout),
    .xupdate_i_num_data_valid(7'd0),
    .xupdate_i_fifo_cap(7'd0),
    .xupdate_i_empty_n(xupdate_i_empty_n),
    .xupdate_i_read(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read),
    .m_axi_gmem1_AWVALID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
    .m_axi_gmem1_WDATA(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(256'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(9'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
    .m_axi_gmem1_BREADY(grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
    .m_axi_gmem1_BID(m_axi_gmem1_BID),
    .m_axi_gmem1_BUSER(m_axi_gmem1_BUSER),
    .len(len_reg_133),
    .sext_ln60(trunc_ln_reg_138)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= 1'b1;
        end else if ((grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_ready == 1'b1)) begin
            grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_reg_133 <= len_assign_loc_dout;
        trunc_ln_reg_138 <= {{xUpdate_dout[63:5]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem1_BVALID == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_blk_n = len_assign_loc_empty_n;
    end else begin
        len_assign_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        len_assign_loc_read_local = 1'b1;
    end else begin
        len_assign_loc_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_AWADDR = sext_ln60_fu_109_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWADDR = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWADDR;
    end else begin
        m_axi_gmem1_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWBURST = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWBURST;
    end else begin
        m_axi_gmem1_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWCACHE = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWCACHE;
    end else begin
        m_axi_gmem1_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWID = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWID;
    end else begin
        m_axi_gmem1_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_AWLEN = zext_ln60_fu_128_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWLEN = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLEN;
    end else begin
        m_axi_gmem1_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWLOCK = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWLOCK;
    end else begin
        m_axi_gmem1_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWPROT = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWPROT;
    end else begin
        m_axi_gmem1_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWQOS = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWQOS;
    end else begin
        m_axi_gmem1_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWREGION = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWREGION;
    end else begin
        m_axi_gmem1_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWSIZE = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWSIZE;
    end else begin
        m_axi_gmem1_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWUSER = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWUSER;
    end else begin
        m_axi_gmem1_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        m_axi_gmem1_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_AWVALID = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_AWVALID;
    end else begin
        m_axi_gmem1_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
        m_axi_gmem1_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_BREADY = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_BREADY;
    end else begin
        m_axi_gmem1_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem1_WVALID = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WVALID;
    end else begin
        m_axi_gmem1_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        xUpdate_blk_n = xUpdate_empty_n;
    end else begin
        xUpdate_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
        xUpdate_read_local = 1'b1;
    end else begin
        xUpdate_read_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        xupdate_i_read = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_xupdate_i_read;
    end else begin
        xupdate_i_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((m_axi_gmem1_AWREADY == 1'b0) | (1'b1 == ap_block_state1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((m_axi_gmem1_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0) | (len_assign_loc_empty_n == 1'b0) | (xUpdate_empty_n == 1'b0));
end

assign empty_39_fu_120_p3 = ((icmp_ln60_fu_89_p2[0:0] == 1'b1) ? empty_fu_95_p1 : 30'd0);

assign empty_fu_95_p1 = len_assign_loc_dout[29:0];

assign grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_ap_start_reg;

assign icmp_ln60_fu_89_p2 = (($signed(len_assign_loc_dout) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign len_assign_loc_read = len_assign_loc_read_local;

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 32'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WDATA = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WDATA;

assign m_axi_gmem1_WID = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WID;

assign m_axi_gmem1_WLAST = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WLAST;

assign m_axi_gmem1_WSTRB = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WSTRB;

assign m_axi_gmem1_WUSER = grp_write_Pipeline_VITIS_LOOP_60_1_fu_75_m_axi_gmem1_WUSER;

assign sext_ln60_fu_109_p1 = trunc_ln_fu_99_p4;

assign trunc_ln_fu_99_p4 = {{xUpdate_dout[63:5]}};

assign xUpdate_read = xUpdate_read_local;

assign zext_ln60_fu_128_p1 = empty_39_fu_120_p3;

endmodule //pl_kernel_write_r
