<stg><name>viterbi_Pipeline_L_backtrack</name>


<trans_list>

<trans id="2370" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2642" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2508" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2509" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2510" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2511" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2512" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2513" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2514" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2515" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2516" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2517" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2518" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2519" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2520" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2521" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2522" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2523" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2524" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2525" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2526" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2527" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2528" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2529" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2530" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2531" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2532" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2533" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2534" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2535" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2536" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2537" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2538" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2539" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2540" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2541" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2542" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2543" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2544" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2545" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2546" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2547" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2548" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2549" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2550" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2551" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2552" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2553" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2554" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2555" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2556" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2557" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2558" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2559" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2560" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2561" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2562" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2563" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2564" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2565" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2566" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2567" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2568" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2569" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2570" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2571" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2572" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2573" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2574" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2575" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2576" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2577" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2578" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2579" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2580" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2581" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2582" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2583" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2584" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2585" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2586" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2587" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2588" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2589" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2590" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2591" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2592" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2593" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2594" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2595" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2596" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2597" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2598" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2599" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2600" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2601" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2602" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2603" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2604" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2605" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2606" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2607" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2608" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2609" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2610" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2611" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2612" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2613" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2614" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2615" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2616" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2617" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2618" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2619" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2620" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2621" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2622" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2623" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2624" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2625" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2626" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2627" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2628" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2629" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2630" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2631" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2632" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2633" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2634" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2635" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2636" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2637" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2638" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2639" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="64" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %t = alloca i32 1

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %path, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %transition, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i9 138, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i8 0, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %L_state

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
L_state:0 %t_1 = load i9 %t

]]></Node>
<StgValue><ssdm name="t_1"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="9">
<![CDATA[
L_state:1 %empty = trunc i9 %t_1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
L_state:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
L_state:3 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %t_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
L_state:4 %empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 139, i64 139, i64 139

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L_state:5 %br_ln50 = br i1 %tmp, void %L_state.split, void %for.end137.exitStub

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
L_state.split:1 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:2 %zext_ln52_6 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln52_6"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:3 %llike_addr_4 = getelementptr i64 %llike, i64 0, i64 %zext_ln52_6

]]></Node>
<StgValue><ssdm name="llike_addr_4"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:4 %or_ln54 = or i14 %tmp_s, i14 1

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:5 %zext_ln54_3 = zext i14 %or_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:6 %llike_addr = getelementptr i64 %llike, i64 0, i64 %zext_ln54_3

]]></Node>
<StgValue><ssdm name="llike_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:194 %llike_load_1 = load i14 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L_state.split:195 %add_ln52 = add i8 %empty, i8 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="8">
<![CDATA[
L_state.split:196 %zext_ln52 = zext i8 %add_ln52

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:197 %path_addr = getelementptr i8 %path, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="path_addr"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
L_state.split:199 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
L_state.split:200 %path_load = load i8 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:201 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:212 %llike_load = load i14 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="2369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0">
<![CDATA[
for.end137.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="166" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:7 %or_ln54_1 = or i14 %tmp_s, i14 2

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:8 %zext_ln54_7 = zext i14 %or_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_7"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:9 %llike_addr_65 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_7

]]></Node>
<StgValue><ssdm name="llike_addr_65"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:10 %or_ln54_2 = or i14 %tmp_s, i14 3

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:11 %zext_ln54_15 = zext i14 %or_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_15"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:12 %llike_addr_66 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_15

]]></Node>
<StgValue><ssdm name="llike_addr_66"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:194 %llike_load_1 = load i14 %llike_addr_4

]]></Node>
<StgValue><ssdm name="llike_load_1"/></StgValue>
</operation>

<operation id="173" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
L_state.split:198 %reuse_reg_load = load i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="174" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="8">
<![CDATA[
L_state.split:200 %path_load = load i8 %path_addr

]]></Node>
<StgValue><ssdm name="path_load"/></StgValue>
</operation>

<operation id="175" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
L_state.split:202 %reuse_select = select i1 %addr_cmp, i8 %reuse_reg_load, i8 %path_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="8">
<![CDATA[
L_state.split:204 %zext_ln52_3 = zext i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="8">
<![CDATA[
L_state.split:207 %zext_ln52_1 = zext i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln52_1"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:208 %transition_addr_1 = getelementptr i64 %transition, i64 0, i64 %zext_ln52_1

]]></Node>
<StgValue><ssdm name="transition_addr_1"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:209 %transition_load_1 = load i12 %transition_addr_1

]]></Node>
<StgValue><ssdm name="transition_load_1"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:212 %llike_load = load i14 %llike_addr

]]></Node>
<StgValue><ssdm name="llike_load"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:213 %add_ln54 = add i9 %zext_ln52_3, i9 64

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="9">
<![CDATA[
L_state.split:214 %zext_ln54 = zext i9 %add_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:215 %transition_addr = getelementptr i64 %transition, i64 0, i64 %zext_ln54

]]></Node>
<StgValue><ssdm name="transition_addr"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:216 %transition_load = load i12 %transition_addr

]]></Node>
<StgValue><ssdm name="transition_load"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:236 %llike_load_64 = load i14 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:259 %llike_load_65 = load i14 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:13 %or_ln54_3 = or i14 %tmp_s, i14 4

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:14 %zext_ln54_19 = zext i14 %or_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_19"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:15 %llike_addr_67 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_19

]]></Node>
<StgValue><ssdm name="llike_addr_67"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:16 %or_ln54_4 = or i14 %tmp_s, i14 5

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:17 %zext_ln54_25 = zext i14 %or_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_25"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:18 %llike_addr_68 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_25

]]></Node>
<StgValue><ssdm name="llike_addr_68"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:209 %transition_load_1 = load i12 %transition_addr_1

]]></Node>
<StgValue><ssdm name="transition_load_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:216 %transition_load = load i12 %transition_addr

]]></Node>
<StgValue><ssdm name="transition_load"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:236 %llike_load_64 = load i14 %llike_addr_65

]]></Node>
<StgValue><ssdm name="llike_load_64"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:237 %add_ln54_1 = add i9 %zext_ln52_3, i9 128

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="9">
<![CDATA[
L_state.split:238 %zext_ln54_1 = zext i9 %add_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:239 %transition_addr_64 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="transition_addr_64"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:240 %transition_load_64 = load i12 %transition_addr_64

]]></Node>
<StgValue><ssdm name="transition_load_64"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:259 %llike_load_65 = load i14 %llike_addr_66

]]></Node>
<StgValue><ssdm name="llike_load_65"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:260 %add_ln54_2 = add i9 %zext_ln52_3, i9 192

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="9">
<![CDATA[
L_state.split:261 %zext_ln54_2 = zext i9 %add_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:262 %transition_addr_65 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_2

]]></Node>
<StgValue><ssdm name="transition_addr_65"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:263 %transition_load_65 = load i12 %transition_addr_65

]]></Node>
<StgValue><ssdm name="transition_load_65"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:286 %llike_load_66 = load i14 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:309 %llike_load_67 = load i14 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:19 %or_ln54_5 = or i14 %tmp_s, i14 6

]]></Node>
<StgValue><ssdm name="or_ln54_5"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:20 %zext_ln54_27 = zext i14 %or_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_27"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:21 %llike_addr_69 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_27

]]></Node>
<StgValue><ssdm name="llike_addr_69"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:22 %or_ln54_6 = or i14 %tmp_s, i14 7

]]></Node>
<StgValue><ssdm name="or_ln54_6"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:23 %zext_ln54_31 = zext i14 %or_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_31"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:24 %llike_addr_70 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_31

]]></Node>
<StgValue><ssdm name="llike_addr_70"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="10" op_0_bw="8">
<![CDATA[
L_state.split:205 %zext_ln52_4 = zext i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln52_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:210 %bitcast_ln52 = bitcast i64 %transition_load_1

]]></Node>
<StgValue><ssdm name="bitcast_ln52"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:211 %min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:217 %bitcast_ln54 = bitcast i64 %transition_load

]]></Node>
<StgValue><ssdm name="bitcast_ln54"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:218 %p_s = dadd i64 %llike_load, i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:240 %transition_load_64 = load i12 %transition_addr_64

]]></Node>
<StgValue><ssdm name="transition_load_64"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:263 %transition_load_65 = load i12 %transition_addr_65

]]></Node>
<StgValue><ssdm name="transition_load_65"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:286 %llike_load_66 = load i14 %llike_addr_67

]]></Node>
<StgValue><ssdm name="llike_load_66"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
L_state.split:287 %zext_ln54_3_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_3_cast"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="9">
<![CDATA[
L_state.split:288 %zext_ln54_101 = zext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_101"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:289 %transition_addr_66 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_101

]]></Node>
<StgValue><ssdm name="transition_addr_66"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:290 %transition_load_66 = load i12 %transition_addr_66

]]></Node>
<StgValue><ssdm name="transition_load_66"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:309 %llike_load_67 = load i14 %llike_addr_68

]]></Node>
<StgValue><ssdm name="llike_load_67"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:310 %add_ln54_3 = add i10 %zext_ln52_4, i10 320

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:311 %zext_ln54_4 = zext i10 %add_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:312 %transition_addr_67 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="transition_addr_67"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:313 %transition_load_67 = load i12 %transition_addr_67

]]></Node>
<StgValue><ssdm name="transition_load_67"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:335 %llike_load_68 = load i14 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:358 %llike_load_69 = load i14 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="232" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:25 %or_ln54_7 = or i14 %tmp_s, i14 8

]]></Node>
<StgValue><ssdm name="or_ln54_7"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:26 %zext_ln54_35 = zext i14 %or_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_35"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:27 %llike_addr_71 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_35

]]></Node>
<StgValue><ssdm name="llike_addr_71"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:28 %or_ln54_8 = or i14 %tmp_s, i14 9

]]></Node>
<StgValue><ssdm name="or_ln54_8"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:29 %zext_ln54_39 = zext i14 %or_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_39"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:30 %llike_addr_72 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_39

]]></Node>
<StgValue><ssdm name="llike_addr_72"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:211 %min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:218 %p_s = dadd i64 %llike_load, i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:241 %bitcast_ln54_1 = bitcast i64 %transition_load_64

]]></Node>
<StgValue><ssdm name="bitcast_ln54_1"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:242 %p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:264 %bitcast_ln54_2 = bitcast i64 %transition_load_65

]]></Node>
<StgValue><ssdm name="bitcast_ln54_2"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:265 %p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:290 %transition_load_66 = load i12 %transition_addr_66

]]></Node>
<StgValue><ssdm name="transition_load_66"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:313 %transition_load_67 = load i12 %transition_addr_67

]]></Node>
<StgValue><ssdm name="transition_load_67"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:335 %llike_load_68 = load i14 %llike_addr_69

]]></Node>
<StgValue><ssdm name="llike_load_68"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:336 %add_ln54_4 = add i10 %zext_ln52_4, i10 384

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:337 %zext_ln54_5 = zext i10 %add_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:338 %transition_addr_68 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_5

]]></Node>
<StgValue><ssdm name="transition_addr_68"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:339 %transition_load_68 = load i12 %transition_addr_68

]]></Node>
<StgValue><ssdm name="transition_load_68"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:358 %llike_load_69 = load i14 %llike_addr_70

]]></Node>
<StgValue><ssdm name="llike_load_69"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:359 %add_ln54_5 = add i10 %zext_ln52_4, i10 448

]]></Node>
<StgValue><ssdm name="add_ln54_5"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:360 %zext_ln54_6 = zext i10 %add_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:361 %transition_addr_69 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="transition_addr_69"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:362 %transition_load_69 = load i12 %transition_addr_69

]]></Node>
<StgValue><ssdm name="transition_load_69"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:385 %llike_load_70 = load i14 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:408 %llike_load_71 = load i14 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:31 %or_ln54_9 = or i14 %tmp_s, i14 10

]]></Node>
<StgValue><ssdm name="or_ln54_9"/></StgValue>
</operation>

<operation id="259" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:32 %zext_ln54_43 = zext i14 %or_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_43"/></StgValue>
</operation>

<operation id="260" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:33 %llike_addr_73 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_43

]]></Node>
<StgValue><ssdm name="llike_addr_73"/></StgValue>
</operation>

<operation id="261" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:34 %or_ln54_10 = or i14 %tmp_s, i14 11

]]></Node>
<StgValue><ssdm name="or_ln54_10"/></StgValue>
</operation>

<operation id="262" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:35 %zext_ln54_47 = zext i14 %or_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_47"/></StgValue>
</operation>

<operation id="263" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:36 %llike_addr_74 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_47

]]></Node>
<StgValue><ssdm name="llike_addr_74"/></StgValue>
</operation>

<operation id="264" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:211 %min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="265" st_id="7" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:218 %p_s = dadd i64 %llike_load, i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="266" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:242 %p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="267" st_id="7" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:265 %p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="268" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:291 %bitcast_ln54_3 = bitcast i64 %transition_load_66

]]></Node>
<StgValue><ssdm name="bitcast_ln54_3"/></StgValue>
</operation>

<operation id="269" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:292 %p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:314 %bitcast_ln54_4 = bitcast i64 %transition_load_67

]]></Node>
<StgValue><ssdm name="bitcast_ln54_4"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:315 %p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:339 %transition_load_68 = load i12 %transition_addr_68

]]></Node>
<StgValue><ssdm name="transition_load_68"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:362 %transition_load_69 = load i12 %transition_addr_69

]]></Node>
<StgValue><ssdm name="transition_load_69"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:385 %llike_load_70 = load i14 %llike_addr_71

]]></Node>
<StgValue><ssdm name="llike_load_70"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="10" op_1_bw="2" op_2_bw="8">
<![CDATA[
L_state.split:386 %zext_ln54_7_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i2.i8, i2 2, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_7_cast"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:387 %zext_ln54_102 = zext i10 %zext_ln54_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_102"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:388 %transition_addr_70 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_102

]]></Node>
<StgValue><ssdm name="transition_addr_70"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:389 %transition_load_70 = load i12 %transition_addr_70

]]></Node>
<StgValue><ssdm name="transition_load_70"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:408 %llike_load_71 = load i14 %llike_addr_72

]]></Node>
<StgValue><ssdm name="llike_load_71"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:409 %add_ln54_6 = add i10 %zext_ln52_4, i10 576

]]></Node>
<StgValue><ssdm name="add_ln54_6"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:410 %zext_ln54_8 = zext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_8"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:411 %transition_addr_71 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_8

]]></Node>
<StgValue><ssdm name="transition_addr_71"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:412 %transition_load_71 = load i12 %transition_addr_71

]]></Node>
<StgValue><ssdm name="transition_load_71"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:434 %llike_load_72 = load i14 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:457 %llike_load_73 = load i14 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:37 %or_ln54_11 = or i14 %tmp_s, i14 12

]]></Node>
<StgValue><ssdm name="or_ln54_11"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:38 %zext_ln54_48 = zext i14 %or_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_48"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:39 %llike_addr_75 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_48

]]></Node>
<StgValue><ssdm name="llike_addr_75"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:40 %or_ln54_12 = or i14 %tmp_s, i14 13

]]></Node>
<StgValue><ssdm name="or_ln54_12"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:41 %zext_ln54_49 = zext i14 %or_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_49"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:42 %llike_addr_76 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_49

]]></Node>
<StgValue><ssdm name="llike_addr_76"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:211 %min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:218 %p_s = dadd i64 %llike_load, i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:242 %p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:265 %p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:292 %p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:315 %p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:340 %bitcast_ln54_5 = bitcast i64 %transition_load_68

]]></Node>
<StgValue><ssdm name="bitcast_ln54_5"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:341 %p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:363 %bitcast_ln54_6 = bitcast i64 %transition_load_69

]]></Node>
<StgValue><ssdm name="bitcast_ln54_6"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:364 %p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:389 %transition_load_70 = load i12 %transition_addr_70

]]></Node>
<StgValue><ssdm name="transition_load_70"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:412 %transition_load_71 = load i12 %transition_addr_71

]]></Node>
<StgValue><ssdm name="transition_load_71"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:434 %llike_load_72 = load i14 %llike_addr_73

]]></Node>
<StgValue><ssdm name="llike_load_72"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:435 %add_ln54_7 = add i10 %zext_ln52_4, i10 640

]]></Node>
<StgValue><ssdm name="add_ln54_7"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:436 %zext_ln54_9 = zext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_9"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:437 %transition_addr_72 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_9

]]></Node>
<StgValue><ssdm name="transition_addr_72"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:438 %transition_load_72 = load i12 %transition_addr_72

]]></Node>
<StgValue><ssdm name="transition_load_72"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:457 %llike_load_73 = load i14 %llike_addr_74

]]></Node>
<StgValue><ssdm name="llike_load_73"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
L_state.split:458 %add_ln54_8 = add i10 %zext_ln52_4, i10 704

]]></Node>
<StgValue><ssdm name="add_ln54_8"/></StgValue>
</operation>

<operation id="311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:459 %zext_ln54_10 = zext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_10"/></StgValue>
</operation>

<operation id="312" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:460 %transition_addr_73 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_10

]]></Node>
<StgValue><ssdm name="transition_addr_73"/></StgValue>
</operation>

<operation id="313" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:461 %transition_load_73 = load i12 %transition_addr_73

]]></Node>
<StgValue><ssdm name="transition_load_73"/></StgValue>
</operation>

<operation id="314" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:483 %llike_load_74 = load i14 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="315" st_id="8" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:506 %llike_load_75 = load i14 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:43 %or_ln54_13 = or i14 %tmp_s, i14 14

]]></Node>
<StgValue><ssdm name="or_ln54_13"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:44 %zext_ln54_50 = zext i14 %or_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_50"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:45 %llike_addr_77 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_50

]]></Node>
<StgValue><ssdm name="llike_addr_77"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:46 %or_ln54_14 = or i14 %tmp_s, i14 15

]]></Node>
<StgValue><ssdm name="or_ln54_14"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:47 %zext_ln54_52 = zext i14 %or_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_52"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:48 %llike_addr_78 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_52

]]></Node>
<StgValue><ssdm name="llike_addr_78"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="8">
<![CDATA[
L_state.split:206 %zext_ln52_5 = zext i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln52_5"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:211 %min_p = dadd i64 %llike_load_1, i64 %bitcast_ln52

]]></Node>
<StgValue><ssdm name="min_p"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:218 %p_s = dadd i64 %llike_load, i64 %bitcast_ln54

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:242 %p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:265 %p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:292 %p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:315 %p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:341 %p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:364 %p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:390 %bitcast_ln54_7 = bitcast i64 %transition_load_70

]]></Node>
<StgValue><ssdm name="bitcast_ln54_7"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:391 %p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:413 %bitcast_ln54_8 = bitcast i64 %transition_load_71

]]></Node>
<StgValue><ssdm name="bitcast_ln54_8"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:414 %p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:438 %transition_load_72 = load i12 %transition_addr_72

]]></Node>
<StgValue><ssdm name="transition_load_72"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:461 %transition_load_73 = load i12 %transition_addr_73

]]></Node>
<StgValue><ssdm name="transition_load_73"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:483 %llike_load_74 = load i14 %llike_addr_75

]]></Node>
<StgValue><ssdm name="llike_load_74"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="10" op_0_bw="9">
<![CDATA[
L_state.split:484 %sext_ln54 = sext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln54"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="10">
<![CDATA[
L_state.split:485 %zext_ln54_103 = zext i10 %sext_ln54

]]></Node>
<StgValue><ssdm name="zext_ln54_103"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:486 %transition_addr_74 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_103

]]></Node>
<StgValue><ssdm name="transition_addr_74"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:487 %transition_load_74 = load i12 %transition_addr_74

]]></Node>
<StgValue><ssdm name="transition_load_74"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:506 %llike_load_75 = load i14 %llike_addr_76

]]></Node>
<StgValue><ssdm name="llike_load_75"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:507 %add_ln54_9 = add i11 %zext_ln52_5, i11 832

]]></Node>
<StgValue><ssdm name="add_ln54_9"/></StgValue>
</operation>

<operation id="344" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:508 %zext_ln54_12 = zext i11 %add_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_12"/></StgValue>
</operation>

<operation id="345" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:509 %transition_addr_75 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_12

]]></Node>
<StgValue><ssdm name="transition_addr_75"/></StgValue>
</operation>

<operation id="346" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:510 %transition_load_75 = load i12 %transition_addr_75

]]></Node>
<StgValue><ssdm name="transition_load_75"/></StgValue>
</operation>

<operation id="347" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:532 %llike_load_76 = load i14 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="348" st_id="9" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:555 %llike_load_77 = load i14 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:49 %or_ln54_15 = or i14 %tmp_s, i14 16

]]></Node>
<StgValue><ssdm name="or_ln54_15"/></StgValue>
</operation>

<operation id="350" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:50 %zext_ln54_53 = zext i14 %or_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_53"/></StgValue>
</operation>

<operation id="351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:51 %llike_addr_79 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_53

]]></Node>
<StgValue><ssdm name="llike_addr_79"/></StgValue>
</operation>

<operation id="352" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:52 %or_ln54_16 = or i14 %tmp_s, i14 17

]]></Node>
<StgValue><ssdm name="or_ln54_16"/></StgValue>
</operation>

<operation id="353" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:53 %zext_ln54_54 = zext i14 %or_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_54"/></StgValue>
</operation>

<operation id="354" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:54 %llike_addr_80 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_54

]]></Node>
<StgValue><ssdm name="llike_addr_80"/></StgValue>
</operation>

<operation id="355" st_id="10" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:232 %tmp_193 = fcmp_olt  i64 %p_s, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="356" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:242 %p_3_1 = dadd i64 %llike_load_64, i64 %bitcast_ln54_1

]]></Node>
<StgValue><ssdm name="p_3_1"/></StgValue>
</operation>

<operation id="357" st_id="10" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:265 %p_3_2 = dadd i64 %llike_load_65, i64 %bitcast_ln54_2

]]></Node>
<StgValue><ssdm name="p_3_2"/></StgValue>
</operation>

<operation id="358" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:292 %p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="359" st_id="10" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:315 %p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="360" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:341 %p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="361" st_id="10" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:364 %p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="362" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:391 %p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="363" st_id="10" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:414 %p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="364" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:439 %bitcast_ln54_9 = bitcast i64 %transition_load_72

]]></Node>
<StgValue><ssdm name="bitcast_ln54_9"/></StgValue>
</operation>

<operation id="365" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:440 %p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="366" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:462 %bitcast_ln54_10 = bitcast i64 %transition_load_73

]]></Node>
<StgValue><ssdm name="bitcast_ln54_10"/></StgValue>
</operation>

<operation id="367" st_id="10" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:463 %p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="368" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:487 %transition_load_74 = load i12 %transition_addr_74

]]></Node>
<StgValue><ssdm name="transition_load_74"/></StgValue>
</operation>

<operation id="369" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:510 %transition_load_75 = load i12 %transition_addr_75

]]></Node>
<StgValue><ssdm name="transition_load_75"/></StgValue>
</operation>

<operation id="370" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:532 %llike_load_76 = load i14 %llike_addr_77

]]></Node>
<StgValue><ssdm name="llike_load_76"/></StgValue>
</operation>

<operation id="371" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:533 %add_ln54_10 = add i11 %zext_ln52_5, i11 896

]]></Node>
<StgValue><ssdm name="add_ln54_10"/></StgValue>
</operation>

<operation id="372" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:534 %zext_ln54_13 = zext i11 %add_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_13"/></StgValue>
</operation>

<operation id="373" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:535 %transition_addr_76 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_13

]]></Node>
<StgValue><ssdm name="transition_addr_76"/></StgValue>
</operation>

<operation id="374" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:536 %transition_load_76 = load i12 %transition_addr_76

]]></Node>
<StgValue><ssdm name="transition_load_76"/></StgValue>
</operation>

<operation id="375" st_id="10" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:555 %llike_load_77 = load i14 %llike_addr_78

]]></Node>
<StgValue><ssdm name="llike_load_77"/></StgValue>
</operation>

<operation id="376" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:556 %add_ln54_11 = add i11 %zext_ln52_5, i11 960

]]></Node>
<StgValue><ssdm name="add_ln54_11"/></StgValue>
</operation>

<operation id="377" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:557 %zext_ln54_14 = zext i11 %add_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_14"/></StgValue>
</operation>

<operation id="378" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:558 %transition_addr_77 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_14

]]></Node>
<StgValue><ssdm name="transition_addr_77"/></StgValue>
</operation>

<operation id="379" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:559 %transition_load_77 = load i12 %transition_addr_77

]]></Node>
<StgValue><ssdm name="transition_load_77"/></StgValue>
</operation>

<operation id="380" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:582 %llike_load_78 = load i14 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="381" st_id="10" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:605 %llike_load_79 = load i14 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="382" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:55 %or_ln54_17 = or i14 %tmp_s, i14 18

]]></Node>
<StgValue><ssdm name="or_ln54_17"/></StgValue>
</operation>

<operation id="383" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:56 %zext_ln54_55 = zext i14 %or_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_55"/></StgValue>
</operation>

<operation id="384" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:57 %llike_addr_81 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_55

]]></Node>
<StgValue><ssdm name="llike_addr_81"/></StgValue>
</operation>

<operation id="385" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:58 %or_ln54_18 = or i14 %tmp_s, i14 19

]]></Node>
<StgValue><ssdm name="or_ln54_18"/></StgValue>
</operation>

<operation id="386" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:59 %zext_ln54_56 = zext i14 %or_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_56"/></StgValue>
</operation>

<operation id="387" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:60 %llike_addr_82 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_56

]]></Node>
<StgValue><ssdm name="llike_addr_82"/></StgValue>
</operation>

<operation id="388" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:219 %bitcast_ln55 = bitcast i64 %p_s

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="389" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:220 %tmp_191 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="390" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:221 %trunc_ln55 = trunc i64 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="391" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:222 %bitcast_ln55_1 = bitcast i64 %min_p

]]></Node>
<StgValue><ssdm name="bitcast_ln55_1"/></StgValue>
</operation>

<operation id="392" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:223 %tmp_192 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="393" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:224 %trunc_ln55_1 = trunc i64 %bitcast_ln55_1

]]></Node>
<StgValue><ssdm name="trunc_ln55_1"/></StgValue>
</operation>

<operation id="394" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:225 %icmp_ln55 = icmp_ne  i11 %tmp_191, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="395" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:226 %icmp_ln55_1 = icmp_eq  i52 %trunc_ln55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_1"/></StgValue>
</operation>

<operation id="396" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:227 %or_ln55_31 = or i1 %icmp_ln55_1, i1 %icmp_ln55

]]></Node>
<StgValue><ssdm name="or_ln55_31"/></StgValue>
</operation>

<operation id="397" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:228 %icmp_ln55_2 = icmp_ne  i11 %tmp_192, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_2"/></StgValue>
</operation>

<operation id="398" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:229 %icmp_ln55_3 = icmp_eq  i52 %trunc_ln55_1, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_3"/></StgValue>
</operation>

<operation id="399" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:230 %or_ln55_32 = or i1 %icmp_ln55_3, i1 %icmp_ln55_2

]]></Node>
<StgValue><ssdm name="or_ln55_32"/></StgValue>
</operation>

<operation id="400" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:231 %and_ln55 = and i1 %or_ln55_31, i1 %or_ln55_32

]]></Node>
<StgValue><ssdm name="and_ln55"/></StgValue>
</operation>

<operation id="401" st_id="11" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:232 %tmp_193 = fcmp_olt  i64 %p_s, i64 %min_p

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="402" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:233 %and_ln55_1 = and i1 %and_ln55, i1 %tmp_193

]]></Node>
<StgValue><ssdm name="and_ln55_1"/></StgValue>
</operation>

<operation id="403" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:234 %select_ln55 = select i1 %and_ln55_1, i64 %p_s, i64 %min_p

]]></Node>
<StgValue><ssdm name="select_ln55"/></StgValue>
</operation>

<operation id="404" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:292 %p_3_3 = dadd i64 %llike_load_66, i64 %bitcast_ln54_3

]]></Node>
<StgValue><ssdm name="p_3_3"/></StgValue>
</operation>

<operation id="405" st_id="11" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:315 %p_3_4 = dadd i64 %llike_load_67, i64 %bitcast_ln54_4

]]></Node>
<StgValue><ssdm name="p_3_4"/></StgValue>
</operation>

<operation id="406" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:341 %p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="407" st_id="11" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:364 %p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="408" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:391 %p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="409" st_id="11" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:414 %p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="410" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:440 %p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="411" st_id="11" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:463 %p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="412" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:488 %bitcast_ln54_11 = bitcast i64 %transition_load_74

]]></Node>
<StgValue><ssdm name="bitcast_ln54_11"/></StgValue>
</operation>

<operation id="413" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:489 %p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="414" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:511 %bitcast_ln54_12 = bitcast i64 %transition_load_75

]]></Node>
<StgValue><ssdm name="bitcast_ln54_12"/></StgValue>
</operation>

<operation id="415" st_id="11" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:512 %p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="416" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:536 %transition_load_76 = load i12 %transition_addr_76

]]></Node>
<StgValue><ssdm name="transition_load_76"/></StgValue>
</operation>

<operation id="417" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:559 %transition_load_77 = load i12 %transition_addr_77

]]></Node>
<StgValue><ssdm name="transition_load_77"/></StgValue>
</operation>

<operation id="418" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:582 %llike_load_78 = load i14 %llike_addr_79

]]></Node>
<StgValue><ssdm name="llike_load_78"/></StgValue>
</operation>

<operation id="419" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
L_state.split:583 %zext_ln54_15_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 4, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_15_cast"/></StgValue>
</operation>

<operation id="420" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:584 %zext_ln54_104 = zext i11 %zext_ln54_15_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_104"/></StgValue>
</operation>

<operation id="421" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:585 %transition_addr_78 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_104

]]></Node>
<StgValue><ssdm name="transition_addr_78"/></StgValue>
</operation>

<operation id="422" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:586 %transition_load_78 = load i12 %transition_addr_78

]]></Node>
<StgValue><ssdm name="transition_load_78"/></StgValue>
</operation>

<operation id="423" st_id="11" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:605 %llike_load_79 = load i14 %llike_addr_80

]]></Node>
<StgValue><ssdm name="llike_load_79"/></StgValue>
</operation>

<operation id="424" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:606 %add_ln54_12 = add i11 %zext_ln52_5, i11 1088

]]></Node>
<StgValue><ssdm name="add_ln54_12"/></StgValue>
</operation>

<operation id="425" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:607 %zext_ln54_16 = zext i11 %add_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_16"/></StgValue>
</operation>

<operation id="426" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:608 %transition_addr_79 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_16

]]></Node>
<StgValue><ssdm name="transition_addr_79"/></StgValue>
</operation>

<operation id="427" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:609 %transition_load_79 = load i12 %transition_addr_79

]]></Node>
<StgValue><ssdm name="transition_load_79"/></StgValue>
</operation>

<operation id="428" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:631 %llike_load_80 = load i14 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="429" st_id="11" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:654 %llike_load_81 = load i14 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="430" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:61 %or_ln54_19 = or i14 %tmp_s, i14 20

]]></Node>
<StgValue><ssdm name="or_ln54_19"/></StgValue>
</operation>

<operation id="431" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:62 %zext_ln54_57 = zext i14 %or_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_57"/></StgValue>
</operation>

<operation id="432" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:63 %llike_addr_83 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_57

]]></Node>
<StgValue><ssdm name="llike_addr_83"/></StgValue>
</operation>

<operation id="433" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:64 %or_ln54_20 = or i14 %tmp_s, i14 21

]]></Node>
<StgValue><ssdm name="or_ln54_20"/></StgValue>
</operation>

<operation id="434" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:65 %zext_ln54_58 = zext i14 %or_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_58"/></StgValue>
</operation>

<operation id="435" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:66 %llike_addr_84 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_58

]]></Node>
<StgValue><ssdm name="llike_addr_84"/></StgValue>
</operation>

<operation id="436" st_id="12" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:256 %tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln55

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="437" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:341 %p_3_5 = dadd i64 %llike_load_68, i64 %bitcast_ln54_5

]]></Node>
<StgValue><ssdm name="p_3_5"/></StgValue>
</operation>

<operation id="438" st_id="12" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:364 %p_3_6 = dadd i64 %llike_load_69, i64 %bitcast_ln54_6

]]></Node>
<StgValue><ssdm name="p_3_6"/></StgValue>
</operation>

<operation id="439" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:391 %p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="440" st_id="12" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:414 %p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="441" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:440 %p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="442" st_id="12" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:463 %p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="443" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:489 %p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="444" st_id="12" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:512 %p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="445" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:537 %bitcast_ln54_13 = bitcast i64 %transition_load_76

]]></Node>
<StgValue><ssdm name="bitcast_ln54_13"/></StgValue>
</operation>

<operation id="446" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:538 %p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="447" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:560 %bitcast_ln54_14 = bitcast i64 %transition_load_77

]]></Node>
<StgValue><ssdm name="bitcast_ln54_14"/></StgValue>
</operation>

<operation id="448" st_id="12" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:561 %p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="449" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:586 %transition_load_78 = load i12 %transition_addr_78

]]></Node>
<StgValue><ssdm name="transition_load_78"/></StgValue>
</operation>

<operation id="450" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:609 %transition_load_79 = load i12 %transition_addr_79

]]></Node>
<StgValue><ssdm name="transition_load_79"/></StgValue>
</operation>

<operation id="451" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:631 %llike_load_80 = load i14 %llike_addr_81

]]></Node>
<StgValue><ssdm name="llike_load_80"/></StgValue>
</operation>

<operation id="452" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:632 %add_ln54_13 = add i11 %zext_ln52_5, i11 1152

]]></Node>
<StgValue><ssdm name="add_ln54_13"/></StgValue>
</operation>

<operation id="453" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:633 %zext_ln54_17 = zext i11 %add_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_17"/></StgValue>
</operation>

<operation id="454" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:634 %transition_addr_80 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_17

]]></Node>
<StgValue><ssdm name="transition_addr_80"/></StgValue>
</operation>

<operation id="455" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:635 %transition_load_80 = load i12 %transition_addr_80

]]></Node>
<StgValue><ssdm name="transition_load_80"/></StgValue>
</operation>

<operation id="456" st_id="12" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:654 %llike_load_81 = load i14 %llike_addr_82

]]></Node>
<StgValue><ssdm name="llike_load_81"/></StgValue>
</operation>

<operation id="457" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:655 %add_ln54_14 = add i11 %zext_ln52_5, i11 1216

]]></Node>
<StgValue><ssdm name="add_ln54_14"/></StgValue>
</operation>

<operation id="458" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:656 %zext_ln54_18 = zext i11 %add_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_18"/></StgValue>
</operation>

<operation id="459" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:657 %transition_addr_81 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_18

]]></Node>
<StgValue><ssdm name="transition_addr_81"/></StgValue>
</operation>

<operation id="460" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:658 %transition_load_81 = load i12 %transition_addr_81

]]></Node>
<StgValue><ssdm name="transition_load_81"/></StgValue>
</operation>

<operation id="461" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:680 %llike_load_82 = load i14 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="462" st_id="12" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:703 %llike_load_83 = load i14 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:67 %or_ln54_21 = or i14 %tmp_s, i14 22

]]></Node>
<StgValue><ssdm name="or_ln54_21"/></StgValue>
</operation>

<operation id="464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:68 %zext_ln54_59 = zext i14 %or_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_59"/></StgValue>
</operation>

<operation id="465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:69 %llike_addr_85 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_59

]]></Node>
<StgValue><ssdm name="llike_addr_85"/></StgValue>
</operation>

<operation id="466" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:70 %or_ln54_22 = or i14 %tmp_s, i14 23

]]></Node>
<StgValue><ssdm name="or_ln54_22"/></StgValue>
</operation>

<operation id="467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:71 %zext_ln54_60 = zext i14 %or_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_60"/></StgValue>
</operation>

<operation id="468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:72 %llike_addr_86 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_60

]]></Node>
<StgValue><ssdm name="llike_addr_86"/></StgValue>
</operation>

<operation id="469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:243 %bitcast_ln55_2 = bitcast i64 %p_3_1

]]></Node>
<StgValue><ssdm name="bitcast_ln55_2"/></StgValue>
</operation>

<operation id="470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:244 %tmp_194 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="471" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:245 %trunc_ln55_2 = trunc i64 %bitcast_ln55_2

]]></Node>
<StgValue><ssdm name="trunc_ln55_2"/></StgValue>
</operation>

<operation id="472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:246 %bitcast_ln55_3 = bitcast i64 %select_ln55

]]></Node>
<StgValue><ssdm name="bitcast_ln55_3"/></StgValue>
</operation>

<operation id="473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:247 %tmp_195 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:248 %trunc_ln55_3 = trunc i64 %bitcast_ln55_3

]]></Node>
<StgValue><ssdm name="trunc_ln55_3"/></StgValue>
</operation>

<operation id="475" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:249 %icmp_ln55_4 = icmp_ne  i11 %tmp_194, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_4"/></StgValue>
</operation>

<operation id="476" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:250 %icmp_ln55_5 = icmp_eq  i52 %trunc_ln55_2, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_5"/></StgValue>
</operation>

<operation id="477" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:251 %or_ln55_33 = or i1 %icmp_ln55_5, i1 %icmp_ln55_4

]]></Node>
<StgValue><ssdm name="or_ln55_33"/></StgValue>
</operation>

<operation id="478" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:252 %icmp_ln55_6 = icmp_ne  i11 %tmp_195, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_6"/></StgValue>
</operation>

<operation id="479" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:253 %icmp_ln55_7 = icmp_eq  i52 %trunc_ln55_3, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_7"/></StgValue>
</operation>

<operation id="480" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:254 %or_ln55_34 = or i1 %icmp_ln55_7, i1 %icmp_ln55_6

]]></Node>
<StgValue><ssdm name="or_ln55_34"/></StgValue>
</operation>

<operation id="481" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:255 %and_ln55_2 = and i1 %or_ln55_33, i1 %or_ln55_34

]]></Node>
<StgValue><ssdm name="and_ln55_2"/></StgValue>
</operation>

<operation id="482" st_id="13" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:256 %tmp_196 = fcmp_olt  i64 %p_3_1, i64 %select_ln55

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="483" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:257 %and_ln55_3 = and i1 %and_ln55_2, i1 %tmp_196

]]></Node>
<StgValue><ssdm name="and_ln55_3"/></StgValue>
</operation>

<operation id="484" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:258 %select_ln55_1 = select i1 %and_ln55_3, i64 %p_3_1, i64 %select_ln55

]]></Node>
<StgValue><ssdm name="select_ln55_1"/></StgValue>
</operation>

<operation id="485" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:391 %p_3_7 = dadd i64 %llike_load_70, i64 %bitcast_ln54_7

]]></Node>
<StgValue><ssdm name="p_3_7"/></StgValue>
</operation>

<operation id="486" st_id="13" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:414 %p_3_8 = dadd i64 %llike_load_71, i64 %bitcast_ln54_8

]]></Node>
<StgValue><ssdm name="p_3_8"/></StgValue>
</operation>

<operation id="487" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:440 %p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="488" st_id="13" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:463 %p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="489" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:489 %p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="490" st_id="13" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:512 %p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="491" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:538 %p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="492" st_id="13" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:561 %p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:587 %bitcast_ln54_15 = bitcast i64 %transition_load_78

]]></Node>
<StgValue><ssdm name="bitcast_ln54_15"/></StgValue>
</operation>

<operation id="494" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:588 %p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:610 %bitcast_ln54_16 = bitcast i64 %transition_load_79

]]></Node>
<StgValue><ssdm name="bitcast_ln54_16"/></StgValue>
</operation>

<operation id="496" st_id="13" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:611 %p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="497" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:635 %transition_load_80 = load i12 %transition_addr_80

]]></Node>
<StgValue><ssdm name="transition_load_80"/></StgValue>
</operation>

<operation id="498" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:658 %transition_load_81 = load i12 %transition_addr_81

]]></Node>
<StgValue><ssdm name="transition_load_81"/></StgValue>
</operation>

<operation id="499" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:680 %llike_load_82 = load i14 %llike_addr_83

]]></Node>
<StgValue><ssdm name="llike_load_82"/></StgValue>
</operation>

<operation id="500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="11" op_0_bw="11" op_1_bw="3" op_2_bw="8">
<![CDATA[
L_state.split:681 %zext_ln54_19_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 5, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_19_cast"/></StgValue>
</operation>

<operation id="501" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:682 %zext_ln54_105 = zext i11 %zext_ln54_19_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_105"/></StgValue>
</operation>

<operation id="502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:683 %transition_addr_82 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_105

]]></Node>
<StgValue><ssdm name="transition_addr_82"/></StgValue>
</operation>

<operation id="503" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:684 %transition_load_82 = load i12 %transition_addr_82

]]></Node>
<StgValue><ssdm name="transition_load_82"/></StgValue>
</operation>

<operation id="504" st_id="13" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:703 %llike_load_83 = load i14 %llike_addr_84

]]></Node>
<StgValue><ssdm name="llike_load_83"/></StgValue>
</operation>

<operation id="505" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:704 %add_ln54_15 = add i11 %zext_ln52_5, i11 1344

]]></Node>
<StgValue><ssdm name="add_ln54_15"/></StgValue>
</operation>

<operation id="506" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:705 %zext_ln54_20 = zext i11 %add_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_20"/></StgValue>
</operation>

<operation id="507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:706 %transition_addr_83 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_20

]]></Node>
<StgValue><ssdm name="transition_addr_83"/></StgValue>
</operation>

<operation id="508" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:707 %transition_load_83 = load i12 %transition_addr_83

]]></Node>
<StgValue><ssdm name="transition_load_83"/></StgValue>
</operation>

<operation id="509" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:729 %llike_load_84 = load i14 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="510" st_id="13" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:752 %llike_load_85 = load i14 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="511" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:73 %or_ln54_23 = or i14 %tmp_s, i14 24

]]></Node>
<StgValue><ssdm name="or_ln54_23"/></StgValue>
</operation>

<operation id="512" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:74 %zext_ln54_61 = zext i14 %or_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_61"/></StgValue>
</operation>

<operation id="513" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:75 %llike_addr_87 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_61

]]></Node>
<StgValue><ssdm name="llike_addr_87"/></StgValue>
</operation>

<operation id="514" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:76 %or_ln54_24 = or i14 %tmp_s, i14 25

]]></Node>
<StgValue><ssdm name="or_ln54_24"/></StgValue>
</operation>

<operation id="515" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:77 %zext_ln54_62 = zext i14 %or_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_62"/></StgValue>
</operation>

<operation id="516" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:78 %llike_addr_88 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_62

]]></Node>
<StgValue><ssdm name="llike_addr_88"/></StgValue>
</operation>

<operation id="517" st_id="14" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:279 %tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln55_1

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="518" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:440 %p_3_9 = dadd i64 %llike_load_72, i64 %bitcast_ln54_9

]]></Node>
<StgValue><ssdm name="p_3_9"/></StgValue>
</operation>

<operation id="519" st_id="14" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:463 %p_3_s = dadd i64 %llike_load_73, i64 %bitcast_ln54_10

]]></Node>
<StgValue><ssdm name="p_3_s"/></StgValue>
</operation>

<operation id="520" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:489 %p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="521" st_id="14" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:512 %p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="522" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:538 %p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="523" st_id="14" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:561 %p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="524" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:588 %p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="525" st_id="14" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:611 %p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="526" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:636 %bitcast_ln54_17 = bitcast i64 %transition_load_80

]]></Node>
<StgValue><ssdm name="bitcast_ln54_17"/></StgValue>
</operation>

<operation id="527" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:637 %p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="528" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:659 %bitcast_ln54_18 = bitcast i64 %transition_load_81

]]></Node>
<StgValue><ssdm name="bitcast_ln54_18"/></StgValue>
</operation>

<operation id="529" st_id="14" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:660 %p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="530" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:684 %transition_load_82 = load i12 %transition_addr_82

]]></Node>
<StgValue><ssdm name="transition_load_82"/></StgValue>
</operation>

<operation id="531" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:707 %transition_load_83 = load i12 %transition_addr_83

]]></Node>
<StgValue><ssdm name="transition_load_83"/></StgValue>
</operation>

<operation id="532" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:729 %llike_load_84 = load i14 %llike_addr_85

]]></Node>
<StgValue><ssdm name="llike_load_84"/></StgValue>
</operation>

<operation id="533" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:730 %add_ln54_16 = add i11 %zext_ln52_5, i11 1408

]]></Node>
<StgValue><ssdm name="add_ln54_16"/></StgValue>
</operation>

<operation id="534" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:731 %zext_ln54_21 = zext i11 %add_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_21"/></StgValue>
</operation>

<operation id="535" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:732 %transition_addr_84 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_21

]]></Node>
<StgValue><ssdm name="transition_addr_84"/></StgValue>
</operation>

<operation id="536" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:733 %transition_load_84 = load i12 %transition_addr_84

]]></Node>
<StgValue><ssdm name="transition_load_84"/></StgValue>
</operation>

<operation id="537" st_id="14" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:752 %llike_load_85 = load i14 %llike_addr_86

]]></Node>
<StgValue><ssdm name="llike_load_85"/></StgValue>
</operation>

<operation id="538" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:753 %add_ln54_17 = add i11 %zext_ln52_5, i11 1472

]]></Node>
<StgValue><ssdm name="add_ln54_17"/></StgValue>
</operation>

<operation id="539" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:754 %zext_ln54_22 = zext i11 %add_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_22"/></StgValue>
</operation>

<operation id="540" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:755 %transition_addr_85 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_22

]]></Node>
<StgValue><ssdm name="transition_addr_85"/></StgValue>
</operation>

<operation id="541" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:756 %transition_load_85 = load i12 %transition_addr_85

]]></Node>
<StgValue><ssdm name="transition_load_85"/></StgValue>
</operation>

<operation id="542" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:778 %llike_load_86 = load i14 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="543" st_id="14" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:801 %llike_load_87 = load i14 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="544" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:79 %or_ln54_25 = or i14 %tmp_s, i14 26

]]></Node>
<StgValue><ssdm name="or_ln54_25"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:80 %zext_ln54_63 = zext i14 %or_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_63"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:81 %llike_addr_89 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_63

]]></Node>
<StgValue><ssdm name="llike_addr_89"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:82 %or_ln54_26 = or i14 %tmp_s, i14 27

]]></Node>
<StgValue><ssdm name="or_ln54_26"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:83 %zext_ln54_64 = zext i14 %or_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_64"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:84 %llike_addr_90 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_64

]]></Node>
<StgValue><ssdm name="llike_addr_90"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="2" op_0_bw="1">
<![CDATA[
L_state.split:235 %zext_ln54_11 = zext i1 %and_ln55_1

]]></Node>
<StgValue><ssdm name="zext_ln54_11"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:266 %bitcast_ln55_4 = bitcast i64 %p_3_2

]]></Node>
<StgValue><ssdm name="bitcast_ln55_4"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:267 %tmp_197 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:268 %trunc_ln55_4 = trunc i64 %bitcast_ln55_4

]]></Node>
<StgValue><ssdm name="trunc_ln55_4"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:269 %bitcast_ln55_5 = bitcast i64 %select_ln55_1

]]></Node>
<StgValue><ssdm name="bitcast_ln55_5"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:270 %tmp_198 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:271 %trunc_ln55_5 = trunc i64 %bitcast_ln55_5

]]></Node>
<StgValue><ssdm name="trunc_ln55_5"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:272 %icmp_ln55_8 = icmp_ne  i11 %tmp_197, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_8"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:273 %icmp_ln55_9 = icmp_eq  i52 %trunc_ln55_4, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_9"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:274 %or_ln55_35 = or i1 %icmp_ln55_9, i1 %icmp_ln55_8

]]></Node>
<StgValue><ssdm name="or_ln55_35"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:275 %icmp_ln55_10 = icmp_ne  i11 %tmp_198, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_10"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:276 %icmp_ln55_11 = icmp_eq  i52 %trunc_ln55_5, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_11"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:277 %or_ln55_36 = or i1 %icmp_ln55_11, i1 %icmp_ln55_10

]]></Node>
<StgValue><ssdm name="or_ln55_36"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:278 %and_ln55_4 = and i1 %or_ln55_35, i1 %or_ln55_36

]]></Node>
<StgValue><ssdm name="and_ln55_4"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:279 %tmp_199 = fcmp_olt  i64 %p_3_2, i64 %select_ln55_1

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:280 %and_ln55_5 = and i1 %and_ln55_4, i1 %tmp_199

]]></Node>
<StgValue><ssdm name="and_ln55_5"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:281 %select_ln55_2 = select i1 %and_ln55_5, i64 %p_3_2, i64 %select_ln55_1

]]></Node>
<StgValue><ssdm name="select_ln55_2"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
L_state.split:282 %select_ln55_3 = select i1 %and_ln55_5, i2 3, i2 2

]]></Node>
<StgValue><ssdm name="select_ln55_3"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:283 %or_ln55 = or i1 %and_ln55_5, i1 %and_ln55_3

]]></Node>
<StgValue><ssdm name="or_ln55"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
L_state.split:284 %select_ln55_4 = select i1 %or_ln55, i2 %select_ln55_3, i2 %zext_ln54_11

]]></Node>
<StgValue><ssdm name="select_ln55_4"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:489 %p_3_10 = dadd i64 %llike_load_74, i64 %bitcast_ln54_11

]]></Node>
<StgValue><ssdm name="p_3_10"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:512 %p_3_11 = dadd i64 %llike_load_75, i64 %bitcast_ln54_12

]]></Node>
<StgValue><ssdm name="p_3_11"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:538 %p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:561 %p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:588 %p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:611 %p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:637 %p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:660 %p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="578" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:685 %bitcast_ln54_19 = bitcast i64 %transition_load_82

]]></Node>
<StgValue><ssdm name="bitcast_ln54_19"/></StgValue>
</operation>

<operation id="579" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:686 %p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="580" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:708 %bitcast_ln54_20 = bitcast i64 %transition_load_83

]]></Node>
<StgValue><ssdm name="bitcast_ln54_20"/></StgValue>
</operation>

<operation id="581" st_id="15" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:709 %p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="582" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:733 %transition_load_84 = load i12 %transition_addr_84

]]></Node>
<StgValue><ssdm name="transition_load_84"/></StgValue>
</operation>

<operation id="583" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:756 %transition_load_85 = load i12 %transition_addr_85

]]></Node>
<StgValue><ssdm name="transition_load_85"/></StgValue>
</operation>

<operation id="584" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:778 %llike_load_86 = load i14 %llike_addr_87

]]></Node>
<StgValue><ssdm name="llike_load_86"/></StgValue>
</operation>

<operation id="585" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="11" op_0_bw="10">
<![CDATA[
L_state.split:779 %sext_ln54_1 = sext i10 %zext_ln54_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_1"/></StgValue>
</operation>

<operation id="586" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:780 %zext_ln54_106 = zext i11 %sext_ln54_1

]]></Node>
<StgValue><ssdm name="zext_ln54_106"/></StgValue>
</operation>

<operation id="587" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:781 %transition_addr_86 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_106

]]></Node>
<StgValue><ssdm name="transition_addr_86"/></StgValue>
</operation>

<operation id="588" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:782 %transition_load_86 = load i12 %transition_addr_86

]]></Node>
<StgValue><ssdm name="transition_load_86"/></StgValue>
</operation>

<operation id="589" st_id="15" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:801 %llike_load_87 = load i14 %llike_addr_88

]]></Node>
<StgValue><ssdm name="llike_load_87"/></StgValue>
</operation>

<operation id="590" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="11" op_0_bw="10">
<![CDATA[
L_state.split:802 %sext_ln54_2 = sext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_2"/></StgValue>
</operation>

<operation id="591" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:803 %zext_ln54_107 = zext i11 %sext_ln54_2

]]></Node>
<StgValue><ssdm name="zext_ln54_107"/></StgValue>
</operation>

<operation id="592" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:804 %transition_addr_87 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_107

]]></Node>
<StgValue><ssdm name="transition_addr_87"/></StgValue>
</operation>

<operation id="593" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:805 %transition_load_87 = load i12 %transition_addr_87

]]></Node>
<StgValue><ssdm name="transition_load_87"/></StgValue>
</operation>

<operation id="594" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:827 %llike_load_88 = load i14 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="595" st_id="15" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:850 %llike_load_89 = load i14 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="596" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:85 %or_ln54_27 = or i14 %tmp_s, i14 28

]]></Node>
<StgValue><ssdm name="or_ln54_27"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:86 %zext_ln54_65 = zext i14 %or_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_65"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:87 %llike_addr_91 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_65

]]></Node>
<StgValue><ssdm name="llike_addr_91"/></StgValue>
</operation>

<operation id="599" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:88 %or_ln54_28 = or i14 %tmp_s, i14 29

]]></Node>
<StgValue><ssdm name="or_ln54_28"/></StgValue>
</operation>

<operation id="600" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:89 %zext_ln54_66 = zext i14 %or_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_66"/></StgValue>
</operation>

<operation id="601" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:90 %llike_addr_92 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_66

]]></Node>
<StgValue><ssdm name="llike_addr_92"/></StgValue>
</operation>

<operation id="602" st_id="16" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:306 %tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln55_2

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="603" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:538 %p_3_12 = dadd i64 %llike_load_76, i64 %bitcast_ln54_13

]]></Node>
<StgValue><ssdm name="p_3_12"/></StgValue>
</operation>

<operation id="604" st_id="16" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:561 %p_3_13 = dadd i64 %llike_load_77, i64 %bitcast_ln54_14

]]></Node>
<StgValue><ssdm name="p_3_13"/></StgValue>
</operation>

<operation id="605" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:588 %p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="606" st_id="16" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:611 %p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="607" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:637 %p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="608" st_id="16" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:660 %p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="609" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:686 %p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="610" st_id="16" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:709 %p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="611" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:734 %bitcast_ln54_21 = bitcast i64 %transition_load_84

]]></Node>
<StgValue><ssdm name="bitcast_ln54_21"/></StgValue>
</operation>

<operation id="612" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:735 %p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="613" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:757 %bitcast_ln54_22 = bitcast i64 %transition_load_85

]]></Node>
<StgValue><ssdm name="bitcast_ln54_22"/></StgValue>
</operation>

<operation id="614" st_id="16" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:758 %p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="615" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:782 %transition_load_86 = load i12 %transition_addr_86

]]></Node>
<StgValue><ssdm name="transition_load_86"/></StgValue>
</operation>

<operation id="616" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:805 %transition_load_87 = load i12 %transition_addr_87

]]></Node>
<StgValue><ssdm name="transition_load_87"/></StgValue>
</operation>

<operation id="617" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:827 %llike_load_88 = load i14 %llike_addr_89

]]></Node>
<StgValue><ssdm name="llike_load_88"/></StgValue>
</operation>

<operation id="618" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="11" op_0_bw="10">
<![CDATA[
L_state.split:828 %sext_ln54_3 = sext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_3"/></StgValue>
</operation>

<operation id="619" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:829 %zext_ln54_108 = zext i11 %sext_ln54_3

]]></Node>
<StgValue><ssdm name="zext_ln54_108"/></StgValue>
</operation>

<operation id="620" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:830 %transition_addr_88 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_108

]]></Node>
<StgValue><ssdm name="transition_addr_88"/></StgValue>
</operation>

<operation id="621" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:831 %transition_load_88 = load i12 %transition_addr_88

]]></Node>
<StgValue><ssdm name="transition_load_88"/></StgValue>
</operation>

<operation id="622" st_id="16" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:850 %llike_load_89 = load i14 %llike_addr_90

]]></Node>
<StgValue><ssdm name="llike_load_89"/></StgValue>
</operation>

<operation id="623" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="11" op_0_bw="10">
<![CDATA[
L_state.split:851 %sext_ln54_4 = sext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_4"/></StgValue>
</operation>

<operation id="624" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:852 %zext_ln54_109 = zext i11 %sext_ln54_4

]]></Node>
<StgValue><ssdm name="zext_ln54_109"/></StgValue>
</operation>

<operation id="625" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:853 %transition_addr_89 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_109

]]></Node>
<StgValue><ssdm name="transition_addr_89"/></StgValue>
</operation>

<operation id="626" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:854 %transition_load_89 = load i12 %transition_addr_89

]]></Node>
<StgValue><ssdm name="transition_load_89"/></StgValue>
</operation>

<operation id="627" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:876 %llike_load_90 = load i14 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="628" st_id="16" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:899 %llike_load_91 = load i14 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="629" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:91 %or_ln54_29 = or i14 %tmp_s, i14 30

]]></Node>
<StgValue><ssdm name="or_ln54_29"/></StgValue>
</operation>

<operation id="630" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:92 %zext_ln54_67 = zext i14 %or_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_67"/></StgValue>
</operation>

<operation id="631" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:93 %llike_addr_93 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_67

]]></Node>
<StgValue><ssdm name="llike_addr_93"/></StgValue>
</operation>

<operation id="632" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:94 %or_ln54_30 = or i14 %tmp_s, i14 31

]]></Node>
<StgValue><ssdm name="or_ln54_30"/></StgValue>
</operation>

<operation id="633" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:95 %zext_ln54_68 = zext i14 %or_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_68"/></StgValue>
</operation>

<operation id="634" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:96 %llike_addr_94 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_68

]]></Node>
<StgValue><ssdm name="llike_addr_94"/></StgValue>
</operation>

<operation id="635" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="12" op_0_bw="8">
<![CDATA[
L_state.split:203 %zext_ln52_2 = zext i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln52_2"/></StgValue>
</operation>

<operation id="636" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:293 %bitcast_ln55_6 = bitcast i64 %p_3_3

]]></Node>
<StgValue><ssdm name="bitcast_ln55_6"/></StgValue>
</operation>

<operation id="637" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:294 %tmp_200 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="638" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:295 %trunc_ln55_6 = trunc i64 %bitcast_ln55_6

]]></Node>
<StgValue><ssdm name="trunc_ln55_6"/></StgValue>
</operation>

<operation id="639" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:296 %bitcast_ln55_7 = bitcast i64 %select_ln55_2

]]></Node>
<StgValue><ssdm name="bitcast_ln55_7"/></StgValue>
</operation>

<operation id="640" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:297 %tmp_201 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="641" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:298 %trunc_ln55_7 = trunc i64 %bitcast_ln55_7

]]></Node>
<StgValue><ssdm name="trunc_ln55_7"/></StgValue>
</operation>

<operation id="642" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:299 %icmp_ln55_12 = icmp_ne  i11 %tmp_200, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_12"/></StgValue>
</operation>

<operation id="643" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:300 %icmp_ln55_13 = icmp_eq  i52 %trunc_ln55_6, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_13"/></StgValue>
</operation>

<operation id="644" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:301 %or_ln55_37 = or i1 %icmp_ln55_13, i1 %icmp_ln55_12

]]></Node>
<StgValue><ssdm name="or_ln55_37"/></StgValue>
</operation>

<operation id="645" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:302 %icmp_ln55_14 = icmp_ne  i11 %tmp_201, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_14"/></StgValue>
</operation>

<operation id="646" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:303 %icmp_ln55_15 = icmp_eq  i52 %trunc_ln55_7, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_15"/></StgValue>
</operation>

<operation id="647" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:304 %or_ln55_38 = or i1 %icmp_ln55_15, i1 %icmp_ln55_14

]]></Node>
<StgValue><ssdm name="or_ln55_38"/></StgValue>
</operation>

<operation id="648" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:305 %and_ln55_6 = and i1 %or_ln55_37, i1 %or_ln55_38

]]></Node>
<StgValue><ssdm name="and_ln55_6"/></StgValue>
</operation>

<operation id="649" st_id="17" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:306 %tmp_202 = fcmp_olt  i64 %p_3_3, i64 %select_ln55_2

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="650" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:307 %and_ln55_7 = and i1 %and_ln55_6, i1 %tmp_202

]]></Node>
<StgValue><ssdm name="and_ln55_7"/></StgValue>
</operation>

<operation id="651" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:308 %select_ln55_5 = select i1 %and_ln55_7, i64 %p_3_3, i64 %select_ln55_2

]]></Node>
<StgValue><ssdm name="select_ln55_5"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:588 %p_3_14 = dadd i64 %llike_load_78, i64 %bitcast_ln54_15

]]></Node>
<StgValue><ssdm name="p_3_14"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:611 %p_3_15 = dadd i64 %llike_load_79, i64 %bitcast_ln54_16

]]></Node>
<StgValue><ssdm name="p_3_15"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:637 %p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="655" st_id="17" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:660 %p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="656" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:686 %p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="657" st_id="17" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:709 %p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="658" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:735 %p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="659" st_id="17" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:758 %p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="660" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:783 %bitcast_ln54_23 = bitcast i64 %transition_load_86

]]></Node>
<StgValue><ssdm name="bitcast_ln54_23"/></StgValue>
</operation>

<operation id="661" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:784 %p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="662" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:806 %bitcast_ln54_24 = bitcast i64 %transition_load_87

]]></Node>
<StgValue><ssdm name="bitcast_ln54_24"/></StgValue>
</operation>

<operation id="663" st_id="17" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:807 %p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="664" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:831 %transition_load_88 = load i12 %transition_addr_88

]]></Node>
<StgValue><ssdm name="transition_load_88"/></StgValue>
</operation>

<operation id="665" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:854 %transition_load_89 = load i12 %transition_addr_89

]]></Node>
<StgValue><ssdm name="transition_load_89"/></StgValue>
</operation>

<operation id="666" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:876 %llike_load_90 = load i14 %llike_addr_91

]]></Node>
<StgValue><ssdm name="llike_load_90"/></StgValue>
</operation>

<operation id="667" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="11" op_0_bw="9">
<![CDATA[
L_state.split:877 %sext_ln54_5 = sext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_5"/></StgValue>
</operation>

<operation id="668" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="64" op_0_bw="11">
<![CDATA[
L_state.split:878 %zext_ln54_110 = zext i11 %sext_ln54_5

]]></Node>
<StgValue><ssdm name="zext_ln54_110"/></StgValue>
</operation>

<operation id="669" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:879 %transition_addr_90 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_110

]]></Node>
<StgValue><ssdm name="transition_addr_90"/></StgValue>
</operation>

<operation id="670" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:880 %transition_load_90 = load i12 %transition_addr_90

]]></Node>
<StgValue><ssdm name="transition_load_90"/></StgValue>
</operation>

<operation id="671" st_id="17" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:899 %llike_load_91 = load i14 %llike_addr_92

]]></Node>
<StgValue><ssdm name="llike_load_91"/></StgValue>
</operation>

<operation id="672" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:900 %add_ln54_18 = add i12 %zext_ln52_2, i12 1856

]]></Node>
<StgValue><ssdm name="add_ln54_18"/></StgValue>
</operation>

<operation id="673" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:901 %zext_ln54_28 = zext i12 %add_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_28"/></StgValue>
</operation>

<operation id="674" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:902 %transition_addr_91 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_28

]]></Node>
<StgValue><ssdm name="transition_addr_91"/></StgValue>
</operation>

<operation id="675" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:903 %transition_load_91 = load i12 %transition_addr_91

]]></Node>
<StgValue><ssdm name="transition_load_91"/></StgValue>
</operation>

<operation id="676" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:925 %llike_load_92 = load i14 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="677" st_id="17" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:948 %llike_load_93 = load i14 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="678" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:97 %or_ln54_31 = or i14 %tmp_s, i14 32

]]></Node>
<StgValue><ssdm name="or_ln54_31"/></StgValue>
</operation>

<operation id="679" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:98 %zext_ln54_69 = zext i14 %or_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_69"/></StgValue>
</operation>

<operation id="680" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:99 %llike_addr_95 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_69

]]></Node>
<StgValue><ssdm name="llike_addr_95"/></StgValue>
</operation>

<operation id="681" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:100 %or_ln54_32 = or i14 %tmp_s, i14 33

]]></Node>
<StgValue><ssdm name="or_ln54_32"/></StgValue>
</operation>

<operation id="682" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:101 %zext_ln54_70 = zext i14 %or_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_70"/></StgValue>
</operation>

<operation id="683" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:102 %llike_addr_96 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_70

]]></Node>
<StgValue><ssdm name="llike_addr_96"/></StgValue>
</operation>

<operation id="684" st_id="18" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:329 %tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln55_5

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="685" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:637 %p_3_16 = dadd i64 %llike_load_80, i64 %bitcast_ln54_17

]]></Node>
<StgValue><ssdm name="p_3_16"/></StgValue>
</operation>

<operation id="686" st_id="18" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:660 %p_3_17 = dadd i64 %llike_load_81, i64 %bitcast_ln54_18

]]></Node>
<StgValue><ssdm name="p_3_17"/></StgValue>
</operation>

<operation id="687" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:686 %p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="688" st_id="18" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:709 %p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="689" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:735 %p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="690" st_id="18" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:758 %p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="691" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:784 %p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="692" st_id="18" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:807 %p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="693" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:832 %bitcast_ln54_25 = bitcast i64 %transition_load_88

]]></Node>
<StgValue><ssdm name="bitcast_ln54_25"/></StgValue>
</operation>

<operation id="694" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:833 %p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="695" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:855 %bitcast_ln54_26 = bitcast i64 %transition_load_89

]]></Node>
<StgValue><ssdm name="bitcast_ln54_26"/></StgValue>
</operation>

<operation id="696" st_id="18" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:856 %p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="697" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:880 %transition_load_90 = load i12 %transition_addr_90

]]></Node>
<StgValue><ssdm name="transition_load_90"/></StgValue>
</operation>

<operation id="698" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:903 %transition_load_91 = load i12 %transition_addr_91

]]></Node>
<StgValue><ssdm name="transition_load_91"/></StgValue>
</operation>

<operation id="699" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:925 %llike_load_92 = load i14 %llike_addr_93

]]></Node>
<StgValue><ssdm name="llike_load_92"/></StgValue>
</operation>

<operation id="700" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:926 %add_ln54_19 = add i12 %zext_ln52_2, i12 1920

]]></Node>
<StgValue><ssdm name="add_ln54_19"/></StgValue>
</operation>

<operation id="701" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:927 %zext_ln54_29 = zext i12 %add_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_29"/></StgValue>
</operation>

<operation id="702" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:928 %transition_addr_92 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_29

]]></Node>
<StgValue><ssdm name="transition_addr_92"/></StgValue>
</operation>

<operation id="703" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:929 %transition_load_92 = load i12 %transition_addr_92

]]></Node>
<StgValue><ssdm name="transition_load_92"/></StgValue>
</operation>

<operation id="704" st_id="18" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:948 %llike_load_93 = load i14 %llike_addr_94

]]></Node>
<StgValue><ssdm name="llike_load_93"/></StgValue>
</operation>

<operation id="705" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:949 %add_ln54_20 = add i12 %zext_ln52_2, i12 1984

]]></Node>
<StgValue><ssdm name="add_ln54_20"/></StgValue>
</operation>

<operation id="706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:950 %zext_ln54_30 = zext i12 %add_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_30"/></StgValue>
</operation>

<operation id="707" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:951 %transition_addr_93 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_30

]]></Node>
<StgValue><ssdm name="transition_addr_93"/></StgValue>
</operation>

<operation id="708" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:952 %transition_load_93 = load i12 %transition_addr_93

]]></Node>
<StgValue><ssdm name="transition_load_93"/></StgValue>
</operation>

<operation id="709" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:975 %llike_load_94 = load i14 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="710" st_id="18" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:998 %llike_load_95 = load i14 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="711" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:103 %or_ln54_33 = or i14 %tmp_s, i14 34

]]></Node>
<StgValue><ssdm name="or_ln54_33"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:104 %zext_ln54_71 = zext i14 %or_ln54_33

]]></Node>
<StgValue><ssdm name="zext_ln54_71"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:105 %llike_addr_97 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_71

]]></Node>
<StgValue><ssdm name="llike_addr_97"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:106 %or_ln54_34 = or i14 %tmp_s, i14 35

]]></Node>
<StgValue><ssdm name="or_ln54_34"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:107 %zext_ln54_72 = zext i14 %or_ln54_34

]]></Node>
<StgValue><ssdm name="zext_ln54_72"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:108 %llike_addr_98 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_72

]]></Node>
<StgValue><ssdm name="llike_addr_98"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="3" op_0_bw="2">
<![CDATA[
L_state.split:285 %zext_ln54_23 = zext i2 %select_ln55_4

]]></Node>
<StgValue><ssdm name="zext_ln54_23"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:316 %bitcast_ln55_8 = bitcast i64 %p_3_4

]]></Node>
<StgValue><ssdm name="bitcast_ln55_8"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:317 %tmp_203 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_8, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:318 %trunc_ln55_8 = trunc i64 %bitcast_ln55_8

]]></Node>
<StgValue><ssdm name="trunc_ln55_8"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:319 %bitcast_ln55_9 = bitcast i64 %select_ln55_5

]]></Node>
<StgValue><ssdm name="bitcast_ln55_9"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:320 %tmp_204 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_9, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:321 %trunc_ln55_9 = trunc i64 %bitcast_ln55_9

]]></Node>
<StgValue><ssdm name="trunc_ln55_9"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:322 %icmp_ln55_16 = icmp_ne  i11 %tmp_203, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_16"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:323 %icmp_ln55_17 = icmp_eq  i52 %trunc_ln55_8, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_17"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:324 %or_ln55_39 = or i1 %icmp_ln55_17, i1 %icmp_ln55_16

]]></Node>
<StgValue><ssdm name="or_ln55_39"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:325 %icmp_ln55_18 = icmp_ne  i11 %tmp_204, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_18"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:326 %icmp_ln55_19 = icmp_eq  i52 %trunc_ln55_9, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_19"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:327 %or_ln55_40 = or i1 %icmp_ln55_19, i1 %icmp_ln55_18

]]></Node>
<StgValue><ssdm name="or_ln55_40"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:328 %and_ln55_8 = and i1 %or_ln55_39, i1 %or_ln55_40

]]></Node>
<StgValue><ssdm name="and_ln55_8"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:329 %tmp_205 = fcmp_olt  i64 %p_3_4, i64 %select_ln55_5

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:330 %and_ln55_9 = and i1 %and_ln55_8, i1 %tmp_205

]]></Node>
<StgValue><ssdm name="and_ln55_9"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:331 %select_ln55_6 = select i1 %and_ln55_9, i64 %p_3_4, i64 %select_ln55_5

]]></Node>
<StgValue><ssdm name="select_ln55_6"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
L_state.split:332 %select_ln55_7 = select i1 %and_ln55_9, i3 5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln55_7"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:333 %or_ln55_1 = or i1 %and_ln55_9, i1 %and_ln55_7

]]></Node>
<StgValue><ssdm name="or_ln55_1"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
L_state.split:334 %select_ln55_8 = select i1 %or_ln55_1, i3 %select_ln55_7, i3 %zext_ln54_23

]]></Node>
<StgValue><ssdm name="select_ln55_8"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:686 %p_3_18 = dadd i64 %llike_load_82, i64 %bitcast_ln54_19

]]></Node>
<StgValue><ssdm name="p_3_18"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:709 %p_3_19 = dadd i64 %llike_load_83, i64 %bitcast_ln54_20

]]></Node>
<StgValue><ssdm name="p_3_19"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:735 %p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:758 %p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:784 %p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:807 %p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:833 %p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:856 %p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:881 %bitcast_ln54_27 = bitcast i64 %transition_load_90

]]></Node>
<StgValue><ssdm name="bitcast_ln54_27"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:882 %p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:904 %bitcast_ln54_28 = bitcast i64 %transition_load_91

]]></Node>
<StgValue><ssdm name="bitcast_ln54_28"/></StgValue>
</operation>

<operation id="748" st_id="19" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:905 %p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="749" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:929 %transition_load_92 = load i12 %transition_addr_92

]]></Node>
<StgValue><ssdm name="transition_load_92"/></StgValue>
</operation>

<operation id="750" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:952 %transition_load_93 = load i12 %transition_addr_93

]]></Node>
<StgValue><ssdm name="transition_load_93"/></StgValue>
</operation>

<operation id="751" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:975 %llike_load_94 = load i14 %llike_addr_95

]]></Node>
<StgValue><ssdm name="llike_load_94"/></StgValue>
</operation>

<operation id="752" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
L_state.split:976 %zext_ln54_31_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 8, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_31_cast"/></StgValue>
</operation>

<operation id="753" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:977 %zext_ln54_111 = zext i12 %zext_ln54_31_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_111"/></StgValue>
</operation>

<operation id="754" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:978 %transition_addr_94 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_111

]]></Node>
<StgValue><ssdm name="transition_addr_94"/></StgValue>
</operation>

<operation id="755" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:979 %transition_load_94 = load i12 %transition_addr_94

]]></Node>
<StgValue><ssdm name="transition_load_94"/></StgValue>
</operation>

<operation id="756" st_id="19" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:998 %llike_load_95 = load i14 %llike_addr_96

]]></Node>
<StgValue><ssdm name="llike_load_95"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:999 %add_ln54_21 = add i12 %zext_ln52_2, i12 2112

]]></Node>
<StgValue><ssdm name="add_ln54_21"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1000 %zext_ln54_32 = zext i12 %add_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_32"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1001 %transition_addr_95 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_32

]]></Node>
<StgValue><ssdm name="transition_addr_95"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1002 %transition_load_95 = load i12 %transition_addr_95

]]></Node>
<StgValue><ssdm name="transition_load_95"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1024 %llike_load_96 = load i14 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_96"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1047 %llike_load_97 = load i14 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_97"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="763" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:109 %or_ln54_35 = or i14 %tmp_s, i14 36

]]></Node>
<StgValue><ssdm name="or_ln54_35"/></StgValue>
</operation>

<operation id="764" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:110 %zext_ln54_73 = zext i14 %or_ln54_35

]]></Node>
<StgValue><ssdm name="zext_ln54_73"/></StgValue>
</operation>

<operation id="765" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:111 %llike_addr_99 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_73

]]></Node>
<StgValue><ssdm name="llike_addr_99"/></StgValue>
</operation>

<operation id="766" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:112 %or_ln54_36 = or i14 %tmp_s, i14 37

]]></Node>
<StgValue><ssdm name="or_ln54_36"/></StgValue>
</operation>

<operation id="767" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:113 %zext_ln54_74 = zext i14 %or_ln54_36

]]></Node>
<StgValue><ssdm name="zext_ln54_74"/></StgValue>
</operation>

<operation id="768" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:114 %llike_addr_100 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_74

]]></Node>
<StgValue><ssdm name="llike_addr_100"/></StgValue>
</operation>

<operation id="769" st_id="20" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:355 %tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln55_6

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="770" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:735 %p_3_20 = dadd i64 %llike_load_84, i64 %bitcast_ln54_21

]]></Node>
<StgValue><ssdm name="p_3_20"/></StgValue>
</operation>

<operation id="771" st_id="20" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:758 %p_3_21 = dadd i64 %llike_load_85, i64 %bitcast_ln54_22

]]></Node>
<StgValue><ssdm name="p_3_21"/></StgValue>
</operation>

<operation id="772" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:784 %p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="773" st_id="20" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:807 %p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="774" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:833 %p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="775" st_id="20" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:856 %p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="776" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:882 %p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="777" st_id="20" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:905 %p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="778" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:930 %bitcast_ln54_29 = bitcast i64 %transition_load_92

]]></Node>
<StgValue><ssdm name="bitcast_ln54_29"/></StgValue>
</operation>

<operation id="779" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:931 %p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="780" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:953 %bitcast_ln54_30 = bitcast i64 %transition_load_93

]]></Node>
<StgValue><ssdm name="bitcast_ln54_30"/></StgValue>
</operation>

<operation id="781" st_id="20" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:954 %p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="782" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:979 %transition_load_94 = load i12 %transition_addr_94

]]></Node>
<StgValue><ssdm name="transition_load_94"/></StgValue>
</operation>

<operation id="783" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1002 %transition_load_95 = load i12 %transition_addr_95

]]></Node>
<StgValue><ssdm name="transition_load_95"/></StgValue>
</operation>

<operation id="784" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1024 %llike_load_96 = load i14 %llike_addr_97

]]></Node>
<StgValue><ssdm name="llike_load_96"/></StgValue>
</operation>

<operation id="785" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1025 %add_ln54_22 = add i12 %zext_ln52_2, i12 2176

]]></Node>
<StgValue><ssdm name="add_ln54_22"/></StgValue>
</operation>

<operation id="786" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1026 %zext_ln54_33 = zext i12 %add_ln54_22

]]></Node>
<StgValue><ssdm name="zext_ln54_33"/></StgValue>
</operation>

<operation id="787" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1027 %transition_addr_96 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_33

]]></Node>
<StgValue><ssdm name="transition_addr_96"/></StgValue>
</operation>

<operation id="788" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1028 %transition_load_96 = load i12 %transition_addr_96

]]></Node>
<StgValue><ssdm name="transition_load_96"/></StgValue>
</operation>

<operation id="789" st_id="20" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1047 %llike_load_97 = load i14 %llike_addr_98

]]></Node>
<StgValue><ssdm name="llike_load_97"/></StgValue>
</operation>

<operation id="790" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1048 %add_ln54_23 = add i12 %zext_ln52_2, i12 2240

]]></Node>
<StgValue><ssdm name="add_ln54_23"/></StgValue>
</operation>

<operation id="791" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1049 %zext_ln54_34 = zext i12 %add_ln54_23

]]></Node>
<StgValue><ssdm name="zext_ln54_34"/></StgValue>
</operation>

<operation id="792" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1050 %transition_addr_97 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_34

]]></Node>
<StgValue><ssdm name="transition_addr_97"/></StgValue>
</operation>

<operation id="793" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1051 %transition_load_97 = load i12 %transition_addr_97

]]></Node>
<StgValue><ssdm name="transition_load_97"/></StgValue>
</operation>

<operation id="794" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1073 %llike_load_98 = load i14 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_98"/></StgValue>
</operation>

<operation id="795" st_id="20" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1096 %llike_load_99 = load i14 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_99"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="796" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:115 %or_ln54_37 = or i14 %tmp_s, i14 38

]]></Node>
<StgValue><ssdm name="or_ln54_37"/></StgValue>
</operation>

<operation id="797" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:116 %zext_ln54_75 = zext i14 %or_ln54_37

]]></Node>
<StgValue><ssdm name="zext_ln54_75"/></StgValue>
</operation>

<operation id="798" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:117 %llike_addr_101 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_75

]]></Node>
<StgValue><ssdm name="llike_addr_101"/></StgValue>
</operation>

<operation id="799" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:118 %or_ln54_38 = or i14 %tmp_s, i14 39

]]></Node>
<StgValue><ssdm name="or_ln54_38"/></StgValue>
</operation>

<operation id="800" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:119 %zext_ln54_76 = zext i14 %or_ln54_38

]]></Node>
<StgValue><ssdm name="zext_ln54_76"/></StgValue>
</operation>

<operation id="801" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:120 %llike_addr_102 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_76

]]></Node>
<StgValue><ssdm name="llike_addr_102"/></StgValue>
</operation>

<operation id="802" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:342 %bitcast_ln55_10 = bitcast i64 %p_3_5

]]></Node>
<StgValue><ssdm name="bitcast_ln55_10"/></StgValue>
</operation>

<operation id="803" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:343 %tmp_206 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_10, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="804" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:344 %trunc_ln55_10 = trunc i64 %bitcast_ln55_10

]]></Node>
<StgValue><ssdm name="trunc_ln55_10"/></StgValue>
</operation>

<operation id="805" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:345 %bitcast_ln55_11 = bitcast i64 %select_ln55_6

]]></Node>
<StgValue><ssdm name="bitcast_ln55_11"/></StgValue>
</operation>

<operation id="806" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:346 %tmp_207 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_11, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="807" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:347 %trunc_ln55_11 = trunc i64 %bitcast_ln55_11

]]></Node>
<StgValue><ssdm name="trunc_ln55_11"/></StgValue>
</operation>

<operation id="808" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:348 %icmp_ln55_20 = icmp_ne  i11 %tmp_206, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_20"/></StgValue>
</operation>

<operation id="809" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:349 %icmp_ln55_21 = icmp_eq  i52 %trunc_ln55_10, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_21"/></StgValue>
</operation>

<operation id="810" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:350 %or_ln55_41 = or i1 %icmp_ln55_21, i1 %icmp_ln55_20

]]></Node>
<StgValue><ssdm name="or_ln55_41"/></StgValue>
</operation>

<operation id="811" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:351 %icmp_ln55_22 = icmp_ne  i11 %tmp_207, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_22"/></StgValue>
</operation>

<operation id="812" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:352 %icmp_ln55_23 = icmp_eq  i52 %trunc_ln55_11, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_23"/></StgValue>
</operation>

<operation id="813" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:353 %or_ln55_42 = or i1 %icmp_ln55_23, i1 %icmp_ln55_22

]]></Node>
<StgValue><ssdm name="or_ln55_42"/></StgValue>
</operation>

<operation id="814" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:354 %and_ln55_10 = and i1 %or_ln55_41, i1 %or_ln55_42

]]></Node>
<StgValue><ssdm name="and_ln55_10"/></StgValue>
</operation>

<operation id="815" st_id="21" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:355 %tmp_208 = fcmp_olt  i64 %p_3_5, i64 %select_ln55_6

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="816" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:356 %and_ln55_11 = and i1 %and_ln55_10, i1 %tmp_208

]]></Node>
<StgValue><ssdm name="and_ln55_11"/></StgValue>
</operation>

<operation id="817" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:357 %select_ln55_9 = select i1 %and_ln55_11, i64 %p_3_5, i64 %select_ln55_6

]]></Node>
<StgValue><ssdm name="select_ln55_9"/></StgValue>
</operation>

<operation id="818" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:784 %p_3_22 = dadd i64 %llike_load_86, i64 %bitcast_ln54_23

]]></Node>
<StgValue><ssdm name="p_3_22"/></StgValue>
</operation>

<operation id="819" st_id="21" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:807 %p_3_23 = dadd i64 %llike_load_87, i64 %bitcast_ln54_24

]]></Node>
<StgValue><ssdm name="p_3_23"/></StgValue>
</operation>

<operation id="820" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:833 %p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="821" st_id="21" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:856 %p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="822" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:882 %p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="823" st_id="21" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:905 %p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="824" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:931 %p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="825" st_id="21" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:954 %p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="826" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:980 %bitcast_ln54_31 = bitcast i64 %transition_load_94

]]></Node>
<StgValue><ssdm name="bitcast_ln54_31"/></StgValue>
</operation>

<operation id="827" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:981 %p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="828" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1003 %bitcast_ln54_32 = bitcast i64 %transition_load_95

]]></Node>
<StgValue><ssdm name="bitcast_ln54_32"/></StgValue>
</operation>

<operation id="829" st_id="21" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1004 %p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="830" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1028 %transition_load_96 = load i12 %transition_addr_96

]]></Node>
<StgValue><ssdm name="transition_load_96"/></StgValue>
</operation>

<operation id="831" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1051 %transition_load_97 = load i12 %transition_addr_97

]]></Node>
<StgValue><ssdm name="transition_load_97"/></StgValue>
</operation>

<operation id="832" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1073 %llike_load_98 = load i14 %llike_addr_99

]]></Node>
<StgValue><ssdm name="llike_load_98"/></StgValue>
</operation>

<operation id="833" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
L_state.split:1074 %zext_ln54_35_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 9, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_35_cast"/></StgValue>
</operation>

<operation id="834" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1075 %zext_ln54_112 = zext i12 %zext_ln54_35_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_112"/></StgValue>
</operation>

<operation id="835" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1076 %transition_addr_98 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_112

]]></Node>
<StgValue><ssdm name="transition_addr_98"/></StgValue>
</operation>

<operation id="836" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1077 %transition_load_98 = load i12 %transition_addr_98

]]></Node>
<StgValue><ssdm name="transition_load_98"/></StgValue>
</operation>

<operation id="837" st_id="21" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1096 %llike_load_99 = load i14 %llike_addr_100

]]></Node>
<StgValue><ssdm name="llike_load_99"/></StgValue>
</operation>

<operation id="838" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1097 %add_ln54_24 = add i12 %zext_ln52_2, i12 2368

]]></Node>
<StgValue><ssdm name="add_ln54_24"/></StgValue>
</operation>

<operation id="839" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1098 %zext_ln54_36 = zext i12 %add_ln54_24

]]></Node>
<StgValue><ssdm name="zext_ln54_36"/></StgValue>
</operation>

<operation id="840" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1099 %transition_addr_99 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_36

]]></Node>
<StgValue><ssdm name="transition_addr_99"/></StgValue>
</operation>

<operation id="841" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1100 %transition_load_99 = load i12 %transition_addr_99

]]></Node>
<StgValue><ssdm name="transition_load_99"/></StgValue>
</operation>

<operation id="842" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1122 %llike_load_100 = load i14 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_100"/></StgValue>
</operation>

<operation id="843" st_id="21" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1145 %llike_load_101 = load i14 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_101"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="844" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:121 %or_ln54_39 = or i14 %tmp_s, i14 40

]]></Node>
<StgValue><ssdm name="or_ln54_39"/></StgValue>
</operation>

<operation id="845" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:122 %zext_ln54_77 = zext i14 %or_ln54_39

]]></Node>
<StgValue><ssdm name="zext_ln54_77"/></StgValue>
</operation>

<operation id="846" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:123 %llike_addr_103 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_77

]]></Node>
<StgValue><ssdm name="llike_addr_103"/></StgValue>
</operation>

<operation id="847" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:124 %or_ln54_40 = or i14 %tmp_s, i14 41

]]></Node>
<StgValue><ssdm name="or_ln54_40"/></StgValue>
</operation>

<operation id="848" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:125 %zext_ln54_78 = zext i14 %or_ln54_40

]]></Node>
<StgValue><ssdm name="zext_ln54_78"/></StgValue>
</operation>

<operation id="849" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:126 %llike_addr_104 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_78

]]></Node>
<StgValue><ssdm name="llike_addr_104"/></StgValue>
</operation>

<operation id="850" st_id="22" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:378 %tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln55_9

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="851" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:833 %p_3_24 = dadd i64 %llike_load_88, i64 %bitcast_ln54_25

]]></Node>
<StgValue><ssdm name="p_3_24"/></StgValue>
</operation>

<operation id="852" st_id="22" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:856 %p_3_25 = dadd i64 %llike_load_89, i64 %bitcast_ln54_26

]]></Node>
<StgValue><ssdm name="p_3_25"/></StgValue>
</operation>

<operation id="853" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:882 %p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="854" st_id="22" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:905 %p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="855" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:931 %p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="856" st_id="22" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:954 %p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="857" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:981 %p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="858" st_id="22" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1004 %p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="859" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1029 %bitcast_ln54_33 = bitcast i64 %transition_load_96

]]></Node>
<StgValue><ssdm name="bitcast_ln54_33"/></StgValue>
</operation>

<operation id="860" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1030 %p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="861" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1052 %bitcast_ln54_34 = bitcast i64 %transition_load_97

]]></Node>
<StgValue><ssdm name="bitcast_ln54_34"/></StgValue>
</operation>

<operation id="862" st_id="22" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1053 %p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="863" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1077 %transition_load_98 = load i12 %transition_addr_98

]]></Node>
<StgValue><ssdm name="transition_load_98"/></StgValue>
</operation>

<operation id="864" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1100 %transition_load_99 = load i12 %transition_addr_99

]]></Node>
<StgValue><ssdm name="transition_load_99"/></StgValue>
</operation>

<operation id="865" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1122 %llike_load_100 = load i14 %llike_addr_101

]]></Node>
<StgValue><ssdm name="llike_load_100"/></StgValue>
</operation>

<operation id="866" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1123 %add_ln54_25 = add i12 %zext_ln52_2, i12 2432

]]></Node>
<StgValue><ssdm name="add_ln54_25"/></StgValue>
</operation>

<operation id="867" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1124 %zext_ln54_37 = zext i12 %add_ln54_25

]]></Node>
<StgValue><ssdm name="zext_ln54_37"/></StgValue>
</operation>

<operation id="868" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1125 %transition_addr_100 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_37

]]></Node>
<StgValue><ssdm name="transition_addr_100"/></StgValue>
</operation>

<operation id="869" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1126 %transition_load_100 = load i12 %transition_addr_100

]]></Node>
<StgValue><ssdm name="transition_load_100"/></StgValue>
</operation>

<operation id="870" st_id="22" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1145 %llike_load_101 = load i14 %llike_addr_102

]]></Node>
<StgValue><ssdm name="llike_load_101"/></StgValue>
</operation>

<operation id="871" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1146 %add_ln54_26 = add i12 %zext_ln52_2, i12 2496

]]></Node>
<StgValue><ssdm name="add_ln54_26"/></StgValue>
</operation>

<operation id="872" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1147 %zext_ln54_38 = zext i12 %add_ln54_26

]]></Node>
<StgValue><ssdm name="zext_ln54_38"/></StgValue>
</operation>

<operation id="873" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1148 %transition_addr_101 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_38

]]></Node>
<StgValue><ssdm name="transition_addr_101"/></StgValue>
</operation>

<operation id="874" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1149 %transition_load_101 = load i12 %transition_addr_101

]]></Node>
<StgValue><ssdm name="transition_load_101"/></StgValue>
</operation>

<operation id="875" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1171 %llike_load_102 = load i14 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_102"/></StgValue>
</operation>

<operation id="876" st_id="22" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1194 %llike_load_103 = load i14 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_103"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="877" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:127 %or_ln54_41 = or i14 %tmp_s, i14 42

]]></Node>
<StgValue><ssdm name="or_ln54_41"/></StgValue>
</operation>

<operation id="878" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:128 %zext_ln54_79 = zext i14 %or_ln54_41

]]></Node>
<StgValue><ssdm name="zext_ln54_79"/></StgValue>
</operation>

<operation id="879" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:129 %llike_addr_105 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_79

]]></Node>
<StgValue><ssdm name="llike_addr_105"/></StgValue>
</operation>

<operation id="880" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:130 %or_ln54_42 = or i14 %tmp_s, i14 43

]]></Node>
<StgValue><ssdm name="or_ln54_42"/></StgValue>
</operation>

<operation id="881" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:131 %zext_ln54_80 = zext i14 %or_ln54_42

]]></Node>
<StgValue><ssdm name="zext_ln54_80"/></StgValue>
</operation>

<operation id="882" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:132 %llike_addr_106 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_80

]]></Node>
<StgValue><ssdm name="llike_addr_106"/></StgValue>
</operation>

<operation id="883" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:365 %bitcast_ln55_12 = bitcast i64 %p_3_6

]]></Node>
<StgValue><ssdm name="bitcast_ln55_12"/></StgValue>
</operation>

<operation id="884" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:366 %tmp_209 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_12, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="885" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:367 %trunc_ln55_12 = trunc i64 %bitcast_ln55_12

]]></Node>
<StgValue><ssdm name="trunc_ln55_12"/></StgValue>
</operation>

<operation id="886" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:368 %bitcast_ln55_13 = bitcast i64 %select_ln55_9

]]></Node>
<StgValue><ssdm name="bitcast_ln55_13"/></StgValue>
</operation>

<operation id="887" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:369 %tmp_210 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_13, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="888" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:370 %trunc_ln55_13 = trunc i64 %bitcast_ln55_13

]]></Node>
<StgValue><ssdm name="trunc_ln55_13"/></StgValue>
</operation>

<operation id="889" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:371 %icmp_ln55_24 = icmp_ne  i11 %tmp_209, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_24"/></StgValue>
</operation>

<operation id="890" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:372 %icmp_ln55_25 = icmp_eq  i52 %trunc_ln55_12, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_25"/></StgValue>
</operation>

<operation id="891" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:373 %or_ln55_43 = or i1 %icmp_ln55_25, i1 %icmp_ln55_24

]]></Node>
<StgValue><ssdm name="or_ln55_43"/></StgValue>
</operation>

<operation id="892" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:374 %icmp_ln55_26 = icmp_ne  i11 %tmp_210, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_26"/></StgValue>
</operation>

<operation id="893" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:375 %icmp_ln55_27 = icmp_eq  i52 %trunc_ln55_13, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_27"/></StgValue>
</operation>

<operation id="894" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:376 %or_ln55_44 = or i1 %icmp_ln55_27, i1 %icmp_ln55_26

]]></Node>
<StgValue><ssdm name="or_ln55_44"/></StgValue>
</operation>

<operation id="895" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:377 %and_ln55_12 = and i1 %or_ln55_43, i1 %or_ln55_44

]]></Node>
<StgValue><ssdm name="and_ln55_12"/></StgValue>
</operation>

<operation id="896" st_id="23" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:378 %tmp_211 = fcmp_olt  i64 %p_3_6, i64 %select_ln55_9

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="897" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:379 %and_ln55_13 = and i1 %and_ln55_12, i1 %tmp_211

]]></Node>
<StgValue><ssdm name="and_ln55_13"/></StgValue>
</operation>

<operation id="898" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:380 %select_ln55_10 = select i1 %and_ln55_13, i64 %p_3_6, i64 %select_ln55_9

]]></Node>
<StgValue><ssdm name="select_ln55_10"/></StgValue>
</operation>

<operation id="899" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
L_state.split:381 %select_ln55_11 = select i1 %and_ln55_13, i3 7, i3 6

]]></Node>
<StgValue><ssdm name="select_ln55_11"/></StgValue>
</operation>

<operation id="900" st_id="23" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:382 %or_ln55_2 = or i1 %and_ln55_13, i1 %and_ln55_11

]]></Node>
<StgValue><ssdm name="or_ln55_2"/></StgValue>
</operation>

<operation id="901" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
L_state.split:383 %select_ln55_12 = select i1 %or_ln55_2, i3 %select_ln55_11, i3 %select_ln55_8

]]></Node>
<StgValue><ssdm name="select_ln55_12"/></StgValue>
</operation>

<operation id="902" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:882 %p_3_26 = dadd i64 %llike_load_90, i64 %bitcast_ln54_27

]]></Node>
<StgValue><ssdm name="p_3_26"/></StgValue>
</operation>

<operation id="903" st_id="23" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:905 %p_3_27 = dadd i64 %llike_load_91, i64 %bitcast_ln54_28

]]></Node>
<StgValue><ssdm name="p_3_27"/></StgValue>
</operation>

<operation id="904" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:931 %p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="905" st_id="23" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:954 %p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="906" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:981 %p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="907" st_id="23" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1004 %p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="908" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1030 %p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="909" st_id="23" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1053 %p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="910" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1078 %bitcast_ln54_35 = bitcast i64 %transition_load_98

]]></Node>
<StgValue><ssdm name="bitcast_ln54_35"/></StgValue>
</operation>

<operation id="911" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1079 %p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="912" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1101 %bitcast_ln54_36 = bitcast i64 %transition_load_99

]]></Node>
<StgValue><ssdm name="bitcast_ln54_36"/></StgValue>
</operation>

<operation id="913" st_id="23" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1102 %p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="914" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1126 %transition_load_100 = load i12 %transition_addr_100

]]></Node>
<StgValue><ssdm name="transition_load_100"/></StgValue>
</operation>

<operation id="915" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1149 %transition_load_101 = load i12 %transition_addr_101

]]></Node>
<StgValue><ssdm name="transition_load_101"/></StgValue>
</operation>

<operation id="916" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1171 %llike_load_102 = load i14 %llike_addr_103

]]></Node>
<StgValue><ssdm name="llike_load_102"/></StgValue>
</operation>

<operation id="917" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
L_state.split:1172 %zext_ln54_39_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 10, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_39_cast"/></StgValue>
</operation>

<operation id="918" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1173 %zext_ln54_113 = zext i12 %zext_ln54_39_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_113"/></StgValue>
</operation>

<operation id="919" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1174 %transition_addr_102 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_113

]]></Node>
<StgValue><ssdm name="transition_addr_102"/></StgValue>
</operation>

<operation id="920" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1175 %transition_load_102 = load i12 %transition_addr_102

]]></Node>
<StgValue><ssdm name="transition_load_102"/></StgValue>
</operation>

<operation id="921" st_id="23" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1194 %llike_load_103 = load i14 %llike_addr_104

]]></Node>
<StgValue><ssdm name="llike_load_103"/></StgValue>
</operation>

<operation id="922" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1195 %add_ln54_27 = add i12 %zext_ln52_2, i12 2624

]]></Node>
<StgValue><ssdm name="add_ln54_27"/></StgValue>
</operation>

<operation id="923" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1196 %zext_ln54_40 = zext i12 %add_ln54_27

]]></Node>
<StgValue><ssdm name="zext_ln54_40"/></StgValue>
</operation>

<operation id="924" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1197 %transition_addr_103 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_40

]]></Node>
<StgValue><ssdm name="transition_addr_103"/></StgValue>
</operation>

<operation id="925" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1198 %transition_load_103 = load i12 %transition_addr_103

]]></Node>
<StgValue><ssdm name="transition_load_103"/></StgValue>
</operation>

<operation id="926" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1220 %llike_load_104 = load i14 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_104"/></StgValue>
</operation>

<operation id="927" st_id="23" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1243 %llike_load_105 = load i14 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_105"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="928" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:133 %or_ln54_43 = or i14 %tmp_s, i14 44

]]></Node>
<StgValue><ssdm name="or_ln54_43"/></StgValue>
</operation>

<operation id="929" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:134 %zext_ln54_81 = zext i14 %or_ln54_43

]]></Node>
<StgValue><ssdm name="zext_ln54_81"/></StgValue>
</operation>

<operation id="930" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:135 %llike_addr_107 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_81

]]></Node>
<StgValue><ssdm name="llike_addr_107"/></StgValue>
</operation>

<operation id="931" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:136 %or_ln54_44 = or i14 %tmp_s, i14 45

]]></Node>
<StgValue><ssdm name="or_ln54_44"/></StgValue>
</operation>

<operation id="932" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:137 %zext_ln54_82 = zext i14 %or_ln54_44

]]></Node>
<StgValue><ssdm name="zext_ln54_82"/></StgValue>
</operation>

<operation id="933" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:138 %llike_addr_108 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_82

]]></Node>
<StgValue><ssdm name="llike_addr_108"/></StgValue>
</operation>

<operation id="934" st_id="24" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:405 %tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln55_10

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="935" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:931 %p_3_28 = dadd i64 %llike_load_92, i64 %bitcast_ln54_29

]]></Node>
<StgValue><ssdm name="p_3_28"/></StgValue>
</operation>

<operation id="936" st_id="24" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:954 %p_3_29 = dadd i64 %llike_load_93, i64 %bitcast_ln54_30

]]></Node>
<StgValue><ssdm name="p_3_29"/></StgValue>
</operation>

<operation id="937" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:981 %p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="938" st_id="24" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1004 %p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="939" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1030 %p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="940" st_id="24" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1053 %p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="941" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1079 %p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="942" st_id="24" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1102 %p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="943" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1127 %bitcast_ln54_37 = bitcast i64 %transition_load_100

]]></Node>
<StgValue><ssdm name="bitcast_ln54_37"/></StgValue>
</operation>

<operation id="944" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1128 %p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="945" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1150 %bitcast_ln54_38 = bitcast i64 %transition_load_101

]]></Node>
<StgValue><ssdm name="bitcast_ln54_38"/></StgValue>
</operation>

<operation id="946" st_id="24" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1151 %p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="947" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1175 %transition_load_102 = load i12 %transition_addr_102

]]></Node>
<StgValue><ssdm name="transition_load_102"/></StgValue>
</operation>

<operation id="948" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1198 %transition_load_103 = load i12 %transition_addr_103

]]></Node>
<StgValue><ssdm name="transition_load_103"/></StgValue>
</operation>

<operation id="949" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1220 %llike_load_104 = load i14 %llike_addr_105

]]></Node>
<StgValue><ssdm name="llike_load_104"/></StgValue>
</operation>

<operation id="950" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1221 %add_ln54_28 = add i12 %zext_ln52_2, i12 2688

]]></Node>
<StgValue><ssdm name="add_ln54_28"/></StgValue>
</operation>

<operation id="951" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1222 %zext_ln54_41 = zext i12 %add_ln54_28

]]></Node>
<StgValue><ssdm name="zext_ln54_41"/></StgValue>
</operation>

<operation id="952" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1223 %transition_addr_104 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_41

]]></Node>
<StgValue><ssdm name="transition_addr_104"/></StgValue>
</operation>

<operation id="953" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1224 %transition_load_104 = load i12 %transition_addr_104

]]></Node>
<StgValue><ssdm name="transition_load_104"/></StgValue>
</operation>

<operation id="954" st_id="24" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1243 %llike_load_105 = load i14 %llike_addr_106

]]></Node>
<StgValue><ssdm name="llike_load_105"/></StgValue>
</operation>

<operation id="955" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1244 %add_ln54_29 = add i12 %zext_ln52_2, i12 2752

]]></Node>
<StgValue><ssdm name="add_ln54_29"/></StgValue>
</operation>

<operation id="956" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1245 %zext_ln54_42 = zext i12 %add_ln54_29

]]></Node>
<StgValue><ssdm name="zext_ln54_42"/></StgValue>
</operation>

<operation id="957" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1246 %transition_addr_105 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_42

]]></Node>
<StgValue><ssdm name="transition_addr_105"/></StgValue>
</operation>

<operation id="958" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1247 %transition_load_105 = load i12 %transition_addr_105

]]></Node>
<StgValue><ssdm name="transition_load_105"/></StgValue>
</operation>

<operation id="959" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1269 %llike_load_106 = load i14 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_106"/></StgValue>
</operation>

<operation id="960" st_id="24" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1292 %llike_load_107 = load i14 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_107"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="961" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:139 %or_ln54_45 = or i14 %tmp_s, i14 46

]]></Node>
<StgValue><ssdm name="or_ln54_45"/></StgValue>
</operation>

<operation id="962" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:140 %zext_ln54_83 = zext i14 %or_ln54_45

]]></Node>
<StgValue><ssdm name="zext_ln54_83"/></StgValue>
</operation>

<operation id="963" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:141 %llike_addr_109 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_83

]]></Node>
<StgValue><ssdm name="llike_addr_109"/></StgValue>
</operation>

<operation id="964" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:142 %or_ln54_46 = or i14 %tmp_s, i14 47

]]></Node>
<StgValue><ssdm name="or_ln54_46"/></StgValue>
</operation>

<operation id="965" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:143 %zext_ln54_84 = zext i14 %or_ln54_46

]]></Node>
<StgValue><ssdm name="zext_ln54_84"/></StgValue>
</operation>

<operation id="966" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:144 %llike_addr_110 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_84

]]></Node>
<StgValue><ssdm name="llike_addr_110"/></StgValue>
</operation>

<operation id="967" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:392 %bitcast_ln55_14 = bitcast i64 %p_3_7

]]></Node>
<StgValue><ssdm name="bitcast_ln55_14"/></StgValue>
</operation>

<operation id="968" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:393 %tmp_212 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_14, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="969" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:394 %trunc_ln55_14 = trunc i64 %bitcast_ln55_14

]]></Node>
<StgValue><ssdm name="trunc_ln55_14"/></StgValue>
</operation>

<operation id="970" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:395 %bitcast_ln55_15 = bitcast i64 %select_ln55_10

]]></Node>
<StgValue><ssdm name="bitcast_ln55_15"/></StgValue>
</operation>

<operation id="971" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:396 %tmp_213 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_15, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="972" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:397 %trunc_ln55_15 = trunc i64 %bitcast_ln55_15

]]></Node>
<StgValue><ssdm name="trunc_ln55_15"/></StgValue>
</operation>

<operation id="973" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:398 %icmp_ln55_28 = icmp_ne  i11 %tmp_212, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_28"/></StgValue>
</operation>

<operation id="974" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:399 %icmp_ln55_29 = icmp_eq  i52 %trunc_ln55_14, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_29"/></StgValue>
</operation>

<operation id="975" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:400 %or_ln55_45 = or i1 %icmp_ln55_29, i1 %icmp_ln55_28

]]></Node>
<StgValue><ssdm name="or_ln55_45"/></StgValue>
</operation>

<operation id="976" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:401 %icmp_ln55_30 = icmp_ne  i11 %tmp_213, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_30"/></StgValue>
</operation>

<operation id="977" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:402 %icmp_ln55_31 = icmp_eq  i52 %trunc_ln55_15, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_31"/></StgValue>
</operation>

<operation id="978" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:403 %or_ln55_46 = or i1 %icmp_ln55_31, i1 %icmp_ln55_30

]]></Node>
<StgValue><ssdm name="or_ln55_46"/></StgValue>
</operation>

<operation id="979" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:404 %and_ln55_14 = and i1 %or_ln55_45, i1 %or_ln55_46

]]></Node>
<StgValue><ssdm name="and_ln55_14"/></StgValue>
</operation>

<operation id="980" st_id="25" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:405 %tmp_214 = fcmp_olt  i64 %p_3_7, i64 %select_ln55_10

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="981" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:406 %and_ln55_15 = and i1 %and_ln55_14, i1 %tmp_214

]]></Node>
<StgValue><ssdm name="and_ln55_15"/></StgValue>
</operation>

<operation id="982" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:407 %select_ln55_13 = select i1 %and_ln55_15, i64 %p_3_7, i64 %select_ln55_10

]]></Node>
<StgValue><ssdm name="select_ln55_13"/></StgValue>
</operation>

<operation id="983" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:981 %p_3_30 = dadd i64 %llike_load_94, i64 %bitcast_ln54_31

]]></Node>
<StgValue><ssdm name="p_3_30"/></StgValue>
</operation>

<operation id="984" st_id="25" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1004 %p_3_31 = dadd i64 %llike_load_95, i64 %bitcast_ln54_32

]]></Node>
<StgValue><ssdm name="p_3_31"/></StgValue>
</operation>

<operation id="985" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1030 %p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="986" st_id="25" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1053 %p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="987" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1079 %p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="988" st_id="25" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1102 %p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="989" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1128 %p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="990" st_id="25" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1151 %p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="991" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1176 %bitcast_ln54_39 = bitcast i64 %transition_load_102

]]></Node>
<StgValue><ssdm name="bitcast_ln54_39"/></StgValue>
</operation>

<operation id="992" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1177 %p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="993" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1199 %bitcast_ln54_40 = bitcast i64 %transition_load_103

]]></Node>
<StgValue><ssdm name="bitcast_ln54_40"/></StgValue>
</operation>

<operation id="994" st_id="25" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1200 %p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="995" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1224 %transition_load_104 = load i12 %transition_addr_104

]]></Node>
<StgValue><ssdm name="transition_load_104"/></StgValue>
</operation>

<operation id="996" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1247 %transition_load_105 = load i12 %transition_addr_105

]]></Node>
<StgValue><ssdm name="transition_load_105"/></StgValue>
</operation>

<operation id="997" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1269 %llike_load_106 = load i14 %llike_addr_107

]]></Node>
<StgValue><ssdm name="llike_load_106"/></StgValue>
</operation>

<operation id="998" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
L_state.split:1270 %zext_ln54_43_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i4.i8, i4 11, i8 %reuse_select

]]></Node>
<StgValue><ssdm name="zext_ln54_43_cast"/></StgValue>
</operation>

<operation id="999" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1271 %zext_ln54_114 = zext i12 %zext_ln54_43_cast

]]></Node>
<StgValue><ssdm name="zext_ln54_114"/></StgValue>
</operation>

<operation id="1000" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1272 %transition_addr_106 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_114

]]></Node>
<StgValue><ssdm name="transition_addr_106"/></StgValue>
</operation>

<operation id="1001" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1273 %transition_load_106 = load i12 %transition_addr_106

]]></Node>
<StgValue><ssdm name="transition_load_106"/></StgValue>
</operation>

<operation id="1002" st_id="25" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1292 %llike_load_107 = load i14 %llike_addr_108

]]></Node>
<StgValue><ssdm name="llike_load_107"/></StgValue>
</operation>

<operation id="1003" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1293 %add_ln54_30 = add i12 %zext_ln52_2, i12 2880

]]></Node>
<StgValue><ssdm name="add_ln54_30"/></StgValue>
</operation>

<operation id="1004" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1294 %zext_ln54_44 = zext i12 %add_ln54_30

]]></Node>
<StgValue><ssdm name="zext_ln54_44"/></StgValue>
</operation>

<operation id="1005" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1295 %transition_addr_107 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_44

]]></Node>
<StgValue><ssdm name="transition_addr_107"/></StgValue>
</operation>

<operation id="1006" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1296 %transition_load_107 = load i12 %transition_addr_107

]]></Node>
<StgValue><ssdm name="transition_load_107"/></StgValue>
</operation>

<operation id="1007" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1318 %llike_load_108 = load i14 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_108"/></StgValue>
</operation>

<operation id="1008" st_id="25" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1341 %llike_load_109 = load i14 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_109"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1009" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:145 %or_ln54_47 = or i14 %tmp_s, i14 48

]]></Node>
<StgValue><ssdm name="or_ln54_47"/></StgValue>
</operation>

<operation id="1010" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:146 %zext_ln54_85 = zext i14 %or_ln54_47

]]></Node>
<StgValue><ssdm name="zext_ln54_85"/></StgValue>
</operation>

<operation id="1011" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:147 %llike_addr_111 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_85

]]></Node>
<StgValue><ssdm name="llike_addr_111"/></StgValue>
</operation>

<operation id="1012" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:148 %or_ln54_48 = or i14 %tmp_s, i14 49

]]></Node>
<StgValue><ssdm name="or_ln54_48"/></StgValue>
</operation>

<operation id="1013" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:149 %zext_ln54_86 = zext i14 %or_ln54_48

]]></Node>
<StgValue><ssdm name="zext_ln54_86"/></StgValue>
</operation>

<operation id="1014" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:150 %llike_addr_112 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_86

]]></Node>
<StgValue><ssdm name="llike_addr_112"/></StgValue>
</operation>

<operation id="1015" st_id="26" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:428 %tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln55_13

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1016" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1030 %p_3_32 = dadd i64 %llike_load_96, i64 %bitcast_ln54_33

]]></Node>
<StgValue><ssdm name="p_3_32"/></StgValue>
</operation>

<operation id="1017" st_id="26" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1053 %p_3_33 = dadd i64 %llike_load_97, i64 %bitcast_ln54_34

]]></Node>
<StgValue><ssdm name="p_3_33"/></StgValue>
</operation>

<operation id="1018" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1079 %p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="1019" st_id="26" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1102 %p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="1020" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1128 %p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="1021" st_id="26" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1151 %p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="1022" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1177 %p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="1023" st_id="26" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1200 %p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="1024" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1225 %bitcast_ln54_41 = bitcast i64 %transition_load_104

]]></Node>
<StgValue><ssdm name="bitcast_ln54_41"/></StgValue>
</operation>

<operation id="1025" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1226 %p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="1026" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1248 %bitcast_ln54_42 = bitcast i64 %transition_load_105

]]></Node>
<StgValue><ssdm name="bitcast_ln54_42"/></StgValue>
</operation>

<operation id="1027" st_id="26" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1249 %p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="1028" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1273 %transition_load_106 = load i12 %transition_addr_106

]]></Node>
<StgValue><ssdm name="transition_load_106"/></StgValue>
</operation>

<operation id="1029" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1296 %transition_load_107 = load i12 %transition_addr_107

]]></Node>
<StgValue><ssdm name="transition_load_107"/></StgValue>
</operation>

<operation id="1030" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1318 %llike_load_108 = load i14 %llike_addr_109

]]></Node>
<StgValue><ssdm name="llike_load_108"/></StgValue>
</operation>

<operation id="1031" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1319 %add_ln54_31 = add i12 %zext_ln52_2, i12 2944

]]></Node>
<StgValue><ssdm name="add_ln54_31"/></StgValue>
</operation>

<operation id="1032" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1320 %zext_ln54_45 = zext i12 %add_ln54_31

]]></Node>
<StgValue><ssdm name="zext_ln54_45"/></StgValue>
</operation>

<operation id="1033" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1321 %transition_addr_108 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_45

]]></Node>
<StgValue><ssdm name="transition_addr_108"/></StgValue>
</operation>

<operation id="1034" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1322 %transition_load_108 = load i12 %transition_addr_108

]]></Node>
<StgValue><ssdm name="transition_load_108"/></StgValue>
</operation>

<operation id="1035" st_id="26" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1341 %llike_load_109 = load i14 %llike_addr_110

]]></Node>
<StgValue><ssdm name="llike_load_109"/></StgValue>
</operation>

<operation id="1036" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
L_state.split:1342 %add_ln54_32 = add i12 %zext_ln52_2, i12 3008

]]></Node>
<StgValue><ssdm name="add_ln54_32"/></StgValue>
</operation>

<operation id="1037" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1343 %zext_ln54_46 = zext i12 %add_ln54_32

]]></Node>
<StgValue><ssdm name="zext_ln54_46"/></StgValue>
</operation>

<operation id="1038" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1344 %transition_addr_109 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_46

]]></Node>
<StgValue><ssdm name="transition_addr_109"/></StgValue>
</operation>

<operation id="1039" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1345 %transition_load_109 = load i12 %transition_addr_109

]]></Node>
<StgValue><ssdm name="transition_load_109"/></StgValue>
</operation>

<operation id="1040" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1367 %llike_load_110 = load i14 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_110"/></StgValue>
</operation>

<operation id="1041" st_id="26" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1390 %llike_load_111 = load i14 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_111"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1042" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:151 %or_ln54_49 = or i14 %tmp_s, i14 50

]]></Node>
<StgValue><ssdm name="or_ln54_49"/></StgValue>
</operation>

<operation id="1043" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:152 %zext_ln54_87 = zext i14 %or_ln54_49

]]></Node>
<StgValue><ssdm name="zext_ln54_87"/></StgValue>
</operation>

<operation id="1044" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:153 %llike_addr_113 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_87

]]></Node>
<StgValue><ssdm name="llike_addr_113"/></StgValue>
</operation>

<operation id="1045" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:154 %or_ln54_50 = or i14 %tmp_s, i14 51

]]></Node>
<StgValue><ssdm name="or_ln54_50"/></StgValue>
</operation>

<operation id="1046" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:155 %zext_ln54_88 = zext i14 %or_ln54_50

]]></Node>
<StgValue><ssdm name="zext_ln54_88"/></StgValue>
</operation>

<operation id="1047" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:156 %llike_addr_114 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_88

]]></Node>
<StgValue><ssdm name="llike_addr_114"/></StgValue>
</operation>

<operation id="1048" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="3">
<![CDATA[
L_state.split:384 %zext_ln54_24 = zext i3 %select_ln55_12

]]></Node>
<StgValue><ssdm name="zext_ln54_24"/></StgValue>
</operation>

<operation id="1049" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:415 %bitcast_ln55_16 = bitcast i64 %p_3_8

]]></Node>
<StgValue><ssdm name="bitcast_ln55_16"/></StgValue>
</operation>

<operation id="1050" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:416 %tmp_215 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_16, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1051" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:417 %trunc_ln55_16 = trunc i64 %bitcast_ln55_16

]]></Node>
<StgValue><ssdm name="trunc_ln55_16"/></StgValue>
</operation>

<operation id="1052" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:418 %bitcast_ln55_17 = bitcast i64 %select_ln55_13

]]></Node>
<StgValue><ssdm name="bitcast_ln55_17"/></StgValue>
</operation>

<operation id="1053" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:419 %tmp_216 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_17, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1054" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:420 %trunc_ln55_17 = trunc i64 %bitcast_ln55_17

]]></Node>
<StgValue><ssdm name="trunc_ln55_17"/></StgValue>
</operation>

<operation id="1055" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:421 %icmp_ln55_32 = icmp_ne  i11 %tmp_215, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_32"/></StgValue>
</operation>

<operation id="1056" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:422 %icmp_ln55_33 = icmp_eq  i52 %trunc_ln55_16, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_33"/></StgValue>
</operation>

<operation id="1057" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:423 %or_ln55_47 = or i1 %icmp_ln55_33, i1 %icmp_ln55_32

]]></Node>
<StgValue><ssdm name="or_ln55_47"/></StgValue>
</operation>

<operation id="1058" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:424 %icmp_ln55_34 = icmp_ne  i11 %tmp_216, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_34"/></StgValue>
</operation>

<operation id="1059" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:425 %icmp_ln55_35 = icmp_eq  i52 %trunc_ln55_17, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_35"/></StgValue>
</operation>

<operation id="1060" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:426 %or_ln55_48 = or i1 %icmp_ln55_35, i1 %icmp_ln55_34

]]></Node>
<StgValue><ssdm name="or_ln55_48"/></StgValue>
</operation>

<operation id="1061" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:427 %and_ln55_16 = and i1 %or_ln55_47, i1 %or_ln55_48

]]></Node>
<StgValue><ssdm name="and_ln55_16"/></StgValue>
</operation>

<operation id="1062" st_id="27" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:428 %tmp_217 = fcmp_olt  i64 %p_3_8, i64 %select_ln55_13

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1063" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:429 %and_ln55_17 = and i1 %and_ln55_16, i1 %tmp_217

]]></Node>
<StgValue><ssdm name="and_ln55_17"/></StgValue>
</operation>

<operation id="1064" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:430 %select_ln55_14 = select i1 %and_ln55_17, i64 %p_3_8, i64 %select_ln55_13

]]></Node>
<StgValue><ssdm name="select_ln55_14"/></StgValue>
</operation>

<operation id="1065" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:431 %select_ln55_15 = select i1 %and_ln55_17, i4 9, i4 8

]]></Node>
<StgValue><ssdm name="select_ln55_15"/></StgValue>
</operation>

<operation id="1066" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:432 %or_ln55_3 = or i1 %and_ln55_17, i1 %and_ln55_15

]]></Node>
<StgValue><ssdm name="or_ln55_3"/></StgValue>
</operation>

<operation id="1067" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:433 %select_ln55_16 = select i1 %or_ln55_3, i4 %select_ln55_15, i4 %zext_ln54_24

]]></Node>
<StgValue><ssdm name="select_ln55_16"/></StgValue>
</operation>

<operation id="1068" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1079 %p_3_34 = dadd i64 %llike_load_98, i64 %bitcast_ln54_35

]]></Node>
<StgValue><ssdm name="p_3_34"/></StgValue>
</operation>

<operation id="1069" st_id="27" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1102 %p_3_35 = dadd i64 %llike_load_99, i64 %bitcast_ln54_36

]]></Node>
<StgValue><ssdm name="p_3_35"/></StgValue>
</operation>

<operation id="1070" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1128 %p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="1071" st_id="27" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1151 %p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="1072" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1177 %p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="1073" st_id="27" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1200 %p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="1074" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1226 %p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="1075" st_id="27" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1249 %p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="1076" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1274 %bitcast_ln54_43 = bitcast i64 %transition_load_106

]]></Node>
<StgValue><ssdm name="bitcast_ln54_43"/></StgValue>
</operation>

<operation id="1077" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1275 %p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="1078" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1297 %bitcast_ln54_44 = bitcast i64 %transition_load_107

]]></Node>
<StgValue><ssdm name="bitcast_ln54_44"/></StgValue>
</operation>

<operation id="1079" st_id="27" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1298 %p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="1080" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1322 %transition_load_108 = load i12 %transition_addr_108

]]></Node>
<StgValue><ssdm name="transition_load_108"/></StgValue>
</operation>

<operation id="1081" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1345 %transition_load_109 = load i12 %transition_addr_109

]]></Node>
<StgValue><ssdm name="transition_load_109"/></StgValue>
</operation>

<operation id="1082" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1367 %llike_load_110 = load i14 %llike_addr_111

]]></Node>
<StgValue><ssdm name="llike_load_110"/></StgValue>
</operation>

<operation id="1083" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1368 %sext_ln54_6 = sext i11 %zext_ln54_15_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_6"/></StgValue>
</operation>

<operation id="1084" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1369 %zext_ln54_115 = zext i12 %sext_ln54_6

]]></Node>
<StgValue><ssdm name="zext_ln54_115"/></StgValue>
</operation>

<operation id="1085" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1370 %transition_addr_110 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_115

]]></Node>
<StgValue><ssdm name="transition_addr_110"/></StgValue>
</operation>

<operation id="1086" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1371 %transition_load_110 = load i12 %transition_addr_110

]]></Node>
<StgValue><ssdm name="transition_load_110"/></StgValue>
</operation>

<operation id="1087" st_id="27" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1390 %llike_load_111 = load i14 %llike_addr_112

]]></Node>
<StgValue><ssdm name="llike_load_111"/></StgValue>
</operation>

<operation id="1088" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1391 %sext_ln54_7 = sext i11 %add_ln54_12

]]></Node>
<StgValue><ssdm name="sext_ln54_7"/></StgValue>
</operation>

<operation id="1089" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1392 %zext_ln54_116 = zext i12 %sext_ln54_7

]]></Node>
<StgValue><ssdm name="zext_ln54_116"/></StgValue>
</operation>

<operation id="1090" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1414" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1393 %transition_addr_111 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_116

]]></Node>
<StgValue><ssdm name="transition_addr_111"/></StgValue>
</operation>

<operation id="1091" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1394 %transition_load_111 = load i12 %transition_addr_111

]]></Node>
<StgValue><ssdm name="transition_load_111"/></StgValue>
</operation>

<operation id="1092" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1416 %llike_load_112 = load i14 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_112"/></StgValue>
</operation>

<operation id="1093" st_id="27" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1439 %llike_load_113 = load i14 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_113"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1094" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:157 %or_ln54_51 = or i14 %tmp_s, i14 52

]]></Node>
<StgValue><ssdm name="or_ln54_51"/></StgValue>
</operation>

<operation id="1095" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:158 %zext_ln54_89 = zext i14 %or_ln54_51

]]></Node>
<StgValue><ssdm name="zext_ln54_89"/></StgValue>
</operation>

<operation id="1096" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:159 %llike_addr_115 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_89

]]></Node>
<StgValue><ssdm name="llike_addr_115"/></StgValue>
</operation>

<operation id="1097" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:160 %or_ln54_52 = or i14 %tmp_s, i14 53

]]></Node>
<StgValue><ssdm name="or_ln54_52"/></StgValue>
</operation>

<operation id="1098" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:161 %zext_ln54_90 = zext i14 %or_ln54_52

]]></Node>
<StgValue><ssdm name="zext_ln54_90"/></StgValue>
</operation>

<operation id="1099" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:162 %llike_addr_116 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_90

]]></Node>
<StgValue><ssdm name="llike_addr_116"/></StgValue>
</operation>

<operation id="1100" st_id="28" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:454 %tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln55_14

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1101" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1128 %p_3_36 = dadd i64 %llike_load_100, i64 %bitcast_ln54_37

]]></Node>
<StgValue><ssdm name="p_3_36"/></StgValue>
</operation>

<operation id="1102" st_id="28" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1151 %p_3_37 = dadd i64 %llike_load_101, i64 %bitcast_ln54_38

]]></Node>
<StgValue><ssdm name="p_3_37"/></StgValue>
</operation>

<operation id="1103" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1177 %p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="1104" st_id="28" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1200 %p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="1105" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1226 %p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="1106" st_id="28" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1249 %p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="1107" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1275 %p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="1108" st_id="28" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1298 %p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="1109" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1323 %bitcast_ln54_45 = bitcast i64 %transition_load_108

]]></Node>
<StgValue><ssdm name="bitcast_ln54_45"/></StgValue>
</operation>

<operation id="1110" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1324 %p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="1111" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1346 %bitcast_ln54_46 = bitcast i64 %transition_load_109

]]></Node>
<StgValue><ssdm name="bitcast_ln54_46"/></StgValue>
</operation>

<operation id="1112" st_id="28" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1347 %p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="1113" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1371 %transition_load_110 = load i12 %transition_addr_110

]]></Node>
<StgValue><ssdm name="transition_load_110"/></StgValue>
</operation>

<operation id="1114" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1394 %transition_load_111 = load i12 %transition_addr_111

]]></Node>
<StgValue><ssdm name="transition_load_111"/></StgValue>
</operation>

<operation id="1115" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1437" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1416 %llike_load_112 = load i14 %llike_addr_113

]]></Node>
<StgValue><ssdm name="llike_load_112"/></StgValue>
</operation>

<operation id="1116" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1438" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1417 %sext_ln54_8 = sext i11 %add_ln54_13

]]></Node>
<StgValue><ssdm name="sext_ln54_8"/></StgValue>
</operation>

<operation id="1117" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1439" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1418 %zext_ln54_117 = zext i12 %sext_ln54_8

]]></Node>
<StgValue><ssdm name="zext_ln54_117"/></StgValue>
</operation>

<operation id="1118" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1440" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1419 %transition_addr_112 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_117

]]></Node>
<StgValue><ssdm name="transition_addr_112"/></StgValue>
</operation>

<operation id="1119" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1420 %transition_load_112 = load i12 %transition_addr_112

]]></Node>
<StgValue><ssdm name="transition_load_112"/></StgValue>
</operation>

<operation id="1120" st_id="28" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1439 %llike_load_113 = load i14 %llike_addr_114

]]></Node>
<StgValue><ssdm name="llike_load_113"/></StgValue>
</operation>

<operation id="1121" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1461" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1440 %sext_ln54_9 = sext i11 %add_ln54_14

]]></Node>
<StgValue><ssdm name="sext_ln54_9"/></StgValue>
</operation>

<operation id="1122" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1441 %zext_ln54_118 = zext i12 %sext_ln54_9

]]></Node>
<StgValue><ssdm name="zext_ln54_118"/></StgValue>
</operation>

<operation id="1123" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1442 %transition_addr_113 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_118

]]></Node>
<StgValue><ssdm name="transition_addr_113"/></StgValue>
</operation>

<operation id="1124" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1443 %transition_load_113 = load i12 %transition_addr_113

]]></Node>
<StgValue><ssdm name="transition_load_113"/></StgValue>
</operation>

<operation id="1125" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1465 %llike_load_114 = load i14 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_114"/></StgValue>
</operation>

<operation id="1126" st_id="28" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1488 %llike_load_115 = load i14 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_115"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1127" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:163 %or_ln54_53 = or i14 %tmp_s, i14 54

]]></Node>
<StgValue><ssdm name="or_ln54_53"/></StgValue>
</operation>

<operation id="1128" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:164 %zext_ln54_91 = zext i14 %or_ln54_53

]]></Node>
<StgValue><ssdm name="zext_ln54_91"/></StgValue>
</operation>

<operation id="1129" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:165 %llike_addr_117 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_91

]]></Node>
<StgValue><ssdm name="llike_addr_117"/></StgValue>
</operation>

<operation id="1130" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:166 %or_ln54_54 = or i14 %tmp_s, i14 55

]]></Node>
<StgValue><ssdm name="or_ln54_54"/></StgValue>
</operation>

<operation id="1131" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:167 %zext_ln54_92 = zext i14 %or_ln54_54

]]></Node>
<StgValue><ssdm name="zext_ln54_92"/></StgValue>
</operation>

<operation id="1132" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:168 %llike_addr_118 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_92

]]></Node>
<StgValue><ssdm name="llike_addr_118"/></StgValue>
</operation>

<operation id="1133" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:441 %bitcast_ln55_18 = bitcast i64 %p_3_9

]]></Node>
<StgValue><ssdm name="bitcast_ln55_18"/></StgValue>
</operation>

<operation id="1134" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:442 %tmp_218 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_18, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1135" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:443 %trunc_ln55_18 = trunc i64 %bitcast_ln55_18

]]></Node>
<StgValue><ssdm name="trunc_ln55_18"/></StgValue>
</operation>

<operation id="1136" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:444 %bitcast_ln55_19 = bitcast i64 %select_ln55_14

]]></Node>
<StgValue><ssdm name="bitcast_ln55_19"/></StgValue>
</operation>

<operation id="1137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:445 %tmp_219 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_19, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="1138" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:446 %trunc_ln55_19 = trunc i64 %bitcast_ln55_19

]]></Node>
<StgValue><ssdm name="trunc_ln55_19"/></StgValue>
</operation>

<operation id="1139" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:447 %icmp_ln55_36 = icmp_ne  i11 %tmp_218, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_36"/></StgValue>
</operation>

<operation id="1140" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:448 %icmp_ln55_37 = icmp_eq  i52 %trunc_ln55_18, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_37"/></StgValue>
</operation>

<operation id="1141" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:449 %or_ln55_49 = or i1 %icmp_ln55_37, i1 %icmp_ln55_36

]]></Node>
<StgValue><ssdm name="or_ln55_49"/></StgValue>
</operation>

<operation id="1142" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:450 %icmp_ln55_38 = icmp_ne  i11 %tmp_219, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_38"/></StgValue>
</operation>

<operation id="1143" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:451 %icmp_ln55_39 = icmp_eq  i52 %trunc_ln55_19, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_39"/></StgValue>
</operation>

<operation id="1144" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:452 %or_ln55_50 = or i1 %icmp_ln55_39, i1 %icmp_ln55_38

]]></Node>
<StgValue><ssdm name="or_ln55_50"/></StgValue>
</operation>

<operation id="1145" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:453 %and_ln55_18 = and i1 %or_ln55_49, i1 %or_ln55_50

]]></Node>
<StgValue><ssdm name="and_ln55_18"/></StgValue>
</operation>

<operation id="1146" st_id="29" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:454 %tmp_220 = fcmp_olt  i64 %p_3_9, i64 %select_ln55_14

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="1147" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:455 %and_ln55_19 = and i1 %and_ln55_18, i1 %tmp_220

]]></Node>
<StgValue><ssdm name="and_ln55_19"/></StgValue>
</operation>

<operation id="1148" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:456 %select_ln55_17 = select i1 %and_ln55_19, i64 %p_3_9, i64 %select_ln55_14

]]></Node>
<StgValue><ssdm name="select_ln55_17"/></StgValue>
</operation>

<operation id="1149" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1177 %p_3_38 = dadd i64 %llike_load_102, i64 %bitcast_ln54_39

]]></Node>
<StgValue><ssdm name="p_3_38"/></StgValue>
</operation>

<operation id="1150" st_id="29" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1200 %p_3_39 = dadd i64 %llike_load_103, i64 %bitcast_ln54_40

]]></Node>
<StgValue><ssdm name="p_3_39"/></StgValue>
</operation>

<operation id="1151" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1226 %p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="1152" st_id="29" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1249 %p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="1153" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1275 %p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="1154" st_id="29" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1298 %p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="1155" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1324 %p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="1156" st_id="29" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1347 %p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="1157" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1372 %bitcast_ln54_47 = bitcast i64 %transition_load_110

]]></Node>
<StgValue><ssdm name="bitcast_ln54_47"/></StgValue>
</operation>

<operation id="1158" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1373 %p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="1159" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1395 %bitcast_ln54_48 = bitcast i64 %transition_load_111

]]></Node>
<StgValue><ssdm name="bitcast_ln54_48"/></StgValue>
</operation>

<operation id="1160" st_id="29" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1396 %p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="1161" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1441" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1420 %transition_load_112 = load i12 %transition_addr_112

]]></Node>
<StgValue><ssdm name="transition_load_112"/></StgValue>
</operation>

<operation id="1162" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1464" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1443 %transition_load_113 = load i12 %transition_addr_113

]]></Node>
<StgValue><ssdm name="transition_load_113"/></StgValue>
</operation>

<operation id="1163" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1465 %llike_load_114 = load i14 %llike_addr_115

]]></Node>
<StgValue><ssdm name="llike_load_114"/></StgValue>
</operation>

<operation id="1164" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1466 %sext_ln54_10 = sext i11 %zext_ln54_19_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_10"/></StgValue>
</operation>

<operation id="1165" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1467 %zext_ln54_119 = zext i12 %sext_ln54_10

]]></Node>
<StgValue><ssdm name="zext_ln54_119"/></StgValue>
</operation>

<operation id="1166" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1489" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1468 %transition_addr_114 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_119

]]></Node>
<StgValue><ssdm name="transition_addr_114"/></StgValue>
</operation>

<operation id="1167" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1469 %transition_load_114 = load i12 %transition_addr_114

]]></Node>
<StgValue><ssdm name="transition_load_114"/></StgValue>
</operation>

<operation id="1168" st_id="29" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1488 %llike_load_115 = load i14 %llike_addr_116

]]></Node>
<StgValue><ssdm name="llike_load_115"/></StgValue>
</operation>

<operation id="1169" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1489 %sext_ln54_11 = sext i11 %add_ln54_15

]]></Node>
<StgValue><ssdm name="sext_ln54_11"/></StgValue>
</operation>

<operation id="1170" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1490 %zext_ln54_120 = zext i12 %sext_ln54_11

]]></Node>
<StgValue><ssdm name="zext_ln54_120"/></StgValue>
</operation>

<operation id="1171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1491 %transition_addr_115 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_120

]]></Node>
<StgValue><ssdm name="transition_addr_115"/></StgValue>
</operation>

<operation id="1172" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1492 %transition_load_115 = load i12 %transition_addr_115

]]></Node>
<StgValue><ssdm name="transition_load_115"/></StgValue>
</operation>

<operation id="1173" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1514 %llike_load_116 = load i14 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_116"/></StgValue>
</operation>

<operation id="1174" st_id="29" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1537 %llike_load_117 = load i14 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_117"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:169 %or_ln54_55 = or i14 %tmp_s, i14 56

]]></Node>
<StgValue><ssdm name="or_ln54_55"/></StgValue>
</operation>

<operation id="1176" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:170 %zext_ln54_93 = zext i14 %or_ln54_55

]]></Node>
<StgValue><ssdm name="zext_ln54_93"/></StgValue>
</operation>

<operation id="1177" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:171 %llike_addr_119 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_93

]]></Node>
<StgValue><ssdm name="llike_addr_119"/></StgValue>
</operation>

<operation id="1178" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:172 %or_ln54_56 = or i14 %tmp_s, i14 57

]]></Node>
<StgValue><ssdm name="or_ln54_56"/></StgValue>
</operation>

<operation id="1179" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:173 %zext_ln54_94 = zext i14 %or_ln54_56

]]></Node>
<StgValue><ssdm name="zext_ln54_94"/></StgValue>
</operation>

<operation id="1180" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:174 %llike_addr_120 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_94

]]></Node>
<StgValue><ssdm name="llike_addr_120"/></StgValue>
</operation>

<operation id="1181" st_id="30" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:477 %tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln55_17

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1182" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1226 %p_3_40 = dadd i64 %llike_load_104, i64 %bitcast_ln54_41

]]></Node>
<StgValue><ssdm name="p_3_40"/></StgValue>
</operation>

<operation id="1183" st_id="30" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1249 %p_3_41 = dadd i64 %llike_load_105, i64 %bitcast_ln54_42

]]></Node>
<StgValue><ssdm name="p_3_41"/></StgValue>
</operation>

<operation id="1184" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1275 %p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="1185" st_id="30" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1298 %p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="1186" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1324 %p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="1187" st_id="30" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1347 %p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="1188" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1373 %p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="1189" st_id="30" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1396 %p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="1190" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1421 %bitcast_ln54_49 = bitcast i64 %transition_load_112

]]></Node>
<StgValue><ssdm name="bitcast_ln54_49"/></StgValue>
</operation>

<operation id="1191" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1422 %p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="1192" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1465" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1444 %bitcast_ln54_50 = bitcast i64 %transition_load_113

]]></Node>
<StgValue><ssdm name="bitcast_ln54_50"/></StgValue>
</operation>

<operation id="1193" st_id="30" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1445 %p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="1194" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1490" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1469 %transition_load_114 = load i12 %transition_addr_114

]]></Node>
<StgValue><ssdm name="transition_load_114"/></StgValue>
</operation>

<operation id="1195" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1492 %transition_load_115 = load i12 %transition_addr_115

]]></Node>
<StgValue><ssdm name="transition_load_115"/></StgValue>
</operation>

<operation id="1196" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1535" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1514 %llike_load_116 = load i14 %llike_addr_117

]]></Node>
<StgValue><ssdm name="llike_load_116"/></StgValue>
</operation>

<operation id="1197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1515 %sext_ln54_12 = sext i11 %add_ln54_16

]]></Node>
<StgValue><ssdm name="sext_ln54_12"/></StgValue>
</operation>

<operation id="1198" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1516 %zext_ln54_121 = zext i12 %sext_ln54_12

]]></Node>
<StgValue><ssdm name="zext_ln54_121"/></StgValue>
</operation>

<operation id="1199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1517 %transition_addr_116 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_121

]]></Node>
<StgValue><ssdm name="transition_addr_116"/></StgValue>
</operation>

<operation id="1200" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1518 %transition_load_116 = load i12 %transition_addr_116

]]></Node>
<StgValue><ssdm name="transition_load_116"/></StgValue>
</operation>

<operation id="1201" st_id="30" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1537 %llike_load_117 = load i14 %llike_addr_118

]]></Node>
<StgValue><ssdm name="llike_load_117"/></StgValue>
</operation>

<operation id="1202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="11">
<![CDATA[
L_state.split:1538 %sext_ln54_13 = sext i11 %add_ln54_17

]]></Node>
<StgValue><ssdm name="sext_ln54_13"/></StgValue>
</operation>

<operation id="1203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1539 %zext_ln54_122 = zext i12 %sext_ln54_13

]]></Node>
<StgValue><ssdm name="zext_ln54_122"/></StgValue>
</operation>

<operation id="1204" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1540 %transition_addr_117 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_122

]]></Node>
<StgValue><ssdm name="transition_addr_117"/></StgValue>
</operation>

<operation id="1205" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1541 %transition_load_117 = load i12 %transition_addr_117

]]></Node>
<StgValue><ssdm name="transition_load_117"/></StgValue>
</operation>

<operation id="1206" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1563 %llike_load_118 = load i14 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_118"/></StgValue>
</operation>

<operation id="1207" st_id="30" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1586 %llike_load_119 = load i14 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_119"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1208" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:175 %or_ln54_57 = or i14 %tmp_s, i14 58

]]></Node>
<StgValue><ssdm name="or_ln54_57"/></StgValue>
</operation>

<operation id="1209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:176 %zext_ln54_95 = zext i14 %or_ln54_57

]]></Node>
<StgValue><ssdm name="zext_ln54_95"/></StgValue>
</operation>

<operation id="1210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:177 %llike_addr_121 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_95

]]></Node>
<StgValue><ssdm name="llike_addr_121"/></StgValue>
</operation>

<operation id="1211" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:178 %or_ln54_58 = or i14 %tmp_s, i14 59

]]></Node>
<StgValue><ssdm name="or_ln54_58"/></StgValue>
</operation>

<operation id="1212" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:179 %zext_ln54_96 = zext i14 %or_ln54_58

]]></Node>
<StgValue><ssdm name="zext_ln54_96"/></StgValue>
</operation>

<operation id="1213" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:180 %llike_addr_122 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_96

]]></Node>
<StgValue><ssdm name="llike_addr_122"/></StgValue>
</operation>

<operation id="1214" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:464 %bitcast_ln55_20 = bitcast i64 %p_3_s

]]></Node>
<StgValue><ssdm name="bitcast_ln55_20"/></StgValue>
</operation>

<operation id="1215" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:465 %tmp_221 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_20, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="1216" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:466 %trunc_ln55_20 = trunc i64 %bitcast_ln55_20

]]></Node>
<StgValue><ssdm name="trunc_ln55_20"/></StgValue>
</operation>

<operation id="1217" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:467 %bitcast_ln55_21 = bitcast i64 %select_ln55_17

]]></Node>
<StgValue><ssdm name="bitcast_ln55_21"/></StgValue>
</operation>

<operation id="1218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:468 %tmp_222 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_21, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="1219" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:469 %trunc_ln55_21 = trunc i64 %bitcast_ln55_21

]]></Node>
<StgValue><ssdm name="trunc_ln55_21"/></StgValue>
</operation>

<operation id="1220" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:470 %icmp_ln55_40 = icmp_ne  i11 %tmp_221, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_40"/></StgValue>
</operation>

<operation id="1221" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:471 %icmp_ln55_41 = icmp_eq  i52 %trunc_ln55_20, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_41"/></StgValue>
</operation>

<operation id="1222" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:472 %or_ln55_51 = or i1 %icmp_ln55_41, i1 %icmp_ln55_40

]]></Node>
<StgValue><ssdm name="or_ln55_51"/></StgValue>
</operation>

<operation id="1223" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:473 %icmp_ln55_42 = icmp_ne  i11 %tmp_222, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_42"/></StgValue>
</operation>

<operation id="1224" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:474 %icmp_ln55_43 = icmp_eq  i52 %trunc_ln55_21, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_43"/></StgValue>
</operation>

<operation id="1225" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:475 %or_ln55_52 = or i1 %icmp_ln55_43, i1 %icmp_ln55_42

]]></Node>
<StgValue><ssdm name="or_ln55_52"/></StgValue>
</operation>

<operation id="1226" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:476 %and_ln55_20 = and i1 %or_ln55_51, i1 %or_ln55_52

]]></Node>
<StgValue><ssdm name="and_ln55_20"/></StgValue>
</operation>

<operation id="1227" st_id="31" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:477 %tmp_223 = fcmp_olt  i64 %p_3_s, i64 %select_ln55_17

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="1228" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:478 %and_ln55_21 = and i1 %and_ln55_20, i1 %tmp_223

]]></Node>
<StgValue><ssdm name="and_ln55_21"/></StgValue>
</operation>

<operation id="1229" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:479 %select_ln55_18 = select i1 %and_ln55_21, i64 %p_3_s, i64 %select_ln55_17

]]></Node>
<StgValue><ssdm name="select_ln55_18"/></StgValue>
</operation>

<operation id="1230" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:480 %select_ln55_19 = select i1 %and_ln55_21, i4 11, i4 10

]]></Node>
<StgValue><ssdm name="select_ln55_19"/></StgValue>
</operation>

<operation id="1231" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:481 %or_ln55_4 = or i1 %and_ln55_21, i1 %and_ln55_19

]]></Node>
<StgValue><ssdm name="or_ln55_4"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:482 %select_ln55_20 = select i1 %or_ln55_4, i4 %select_ln55_19, i4 %select_ln55_16

]]></Node>
<StgValue><ssdm name="select_ln55_20"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1275 %p_3_42 = dadd i64 %llike_load_106, i64 %bitcast_ln54_43

]]></Node>
<StgValue><ssdm name="p_3_42"/></StgValue>
</operation>

<operation id="1234" st_id="31" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1298 %p_3_43 = dadd i64 %llike_load_107, i64 %bitcast_ln54_44

]]></Node>
<StgValue><ssdm name="p_3_43"/></StgValue>
</operation>

<operation id="1235" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1324 %p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="1236" st_id="31" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1347 %p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="1237" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1373 %p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="1238" st_id="31" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1396 %p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="1239" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1422 %p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="1240" st_id="31" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1445 %p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="1241" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1491" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1470 %bitcast_ln54_51 = bitcast i64 %transition_load_114

]]></Node>
<StgValue><ssdm name="bitcast_ln54_51"/></StgValue>
</operation>

<operation id="1242" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1471 %p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="1243" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1493 %bitcast_ln54_52 = bitcast i64 %transition_load_115

]]></Node>
<StgValue><ssdm name="bitcast_ln54_52"/></StgValue>
</operation>

<operation id="1244" st_id="31" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1494 %p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="1245" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1518 %transition_load_116 = load i12 %transition_addr_116

]]></Node>
<StgValue><ssdm name="transition_load_116"/></StgValue>
</operation>

<operation id="1246" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1541 %transition_load_117 = load i12 %transition_addr_117

]]></Node>
<StgValue><ssdm name="transition_load_117"/></StgValue>
</operation>

<operation id="1247" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1563 %llike_load_118 = load i14 %llike_addr_119

]]></Node>
<StgValue><ssdm name="llike_load_118"/></StgValue>
</operation>

<operation id="1248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="12" op_0_bw="10">
<![CDATA[
L_state.split:1564 %sext_ln54_14 = sext i10 %zext_ln54_7_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_14"/></StgValue>
</operation>

<operation id="1249" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1565 %zext_ln54_123 = zext i12 %sext_ln54_14

]]></Node>
<StgValue><ssdm name="zext_ln54_123"/></StgValue>
</operation>

<operation id="1250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1566 %transition_addr_118 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_123

]]></Node>
<StgValue><ssdm name="transition_addr_118"/></StgValue>
</operation>

<operation id="1251" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1567 %transition_load_118 = load i12 %transition_addr_118

]]></Node>
<StgValue><ssdm name="transition_load_118"/></StgValue>
</operation>

<operation id="1252" st_id="31" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1586 %llike_load_119 = load i14 %llike_addr_120

]]></Node>
<StgValue><ssdm name="llike_load_119"/></StgValue>
</operation>

<operation id="1253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="12" op_0_bw="10">
<![CDATA[
L_state.split:1587 %sext_ln54_15 = sext i10 %add_ln54_6

]]></Node>
<StgValue><ssdm name="sext_ln54_15"/></StgValue>
</operation>

<operation id="1254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1588 %zext_ln54_124 = zext i12 %sext_ln54_15

]]></Node>
<StgValue><ssdm name="zext_ln54_124"/></StgValue>
</operation>

<operation id="1255" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1589 %transition_addr_119 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_124

]]></Node>
<StgValue><ssdm name="transition_addr_119"/></StgValue>
</operation>

<operation id="1256" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1590 %transition_load_119 = load i12 %transition_addr_119

]]></Node>
<StgValue><ssdm name="transition_load_119"/></StgValue>
</operation>

<operation id="1257" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1612 %llike_load_120 = load i14 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_120"/></StgValue>
</operation>

<operation id="1258" st_id="31" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1635 %llike_load_121 = load i14 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_121"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:181 %or_ln54_59 = or i14 %tmp_s, i14 60

]]></Node>
<StgValue><ssdm name="or_ln54_59"/></StgValue>
</operation>

<operation id="1260" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:182 %zext_ln54_97 = zext i14 %or_ln54_59

]]></Node>
<StgValue><ssdm name="zext_ln54_97"/></StgValue>
</operation>

<operation id="1261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:183 %llike_addr_123 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_97

]]></Node>
<StgValue><ssdm name="llike_addr_123"/></StgValue>
</operation>

<operation id="1262" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:184 %or_ln54_60 = or i14 %tmp_s, i14 61

]]></Node>
<StgValue><ssdm name="or_ln54_60"/></StgValue>
</operation>

<operation id="1263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:185 %zext_ln54_98 = zext i14 %or_ln54_60

]]></Node>
<StgValue><ssdm name="zext_ln54_98"/></StgValue>
</operation>

<operation id="1264" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:186 %llike_addr_124 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_98

]]></Node>
<StgValue><ssdm name="llike_addr_124"/></StgValue>
</operation>

<operation id="1265" st_id="32" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:503 %tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln55_18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1266" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1324 %p_3_44 = dadd i64 %llike_load_108, i64 %bitcast_ln54_45

]]></Node>
<StgValue><ssdm name="p_3_44"/></StgValue>
</operation>

<operation id="1267" st_id="32" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1347 %p_3_45 = dadd i64 %llike_load_109, i64 %bitcast_ln54_46

]]></Node>
<StgValue><ssdm name="p_3_45"/></StgValue>
</operation>

<operation id="1268" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1373 %p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="1269" st_id="32" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1396 %p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="1270" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1422 %p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="1271" st_id="32" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1445 %p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="1272" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1471 %p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="1273" st_id="32" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1494 %p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="1274" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1540" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1519 %bitcast_ln54_53 = bitcast i64 %transition_load_116

]]></Node>
<StgValue><ssdm name="bitcast_ln54_53"/></StgValue>
</operation>

<operation id="1275" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1520 %p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="1276" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1542 %bitcast_ln54_54 = bitcast i64 %transition_load_117

]]></Node>
<StgValue><ssdm name="bitcast_ln54_54"/></StgValue>
</operation>

<operation id="1277" st_id="32" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1543 %p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="1278" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1567 %transition_load_118 = load i12 %transition_addr_118

]]></Node>
<StgValue><ssdm name="transition_load_118"/></StgValue>
</operation>

<operation id="1279" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1590 %transition_load_119 = load i12 %transition_addr_119

]]></Node>
<StgValue><ssdm name="transition_load_119"/></StgValue>
</operation>

<operation id="1280" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1612 %llike_load_120 = load i14 %llike_addr_121

]]></Node>
<StgValue><ssdm name="llike_load_120"/></StgValue>
</operation>

<operation id="1281" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="12" op_0_bw="10">
<![CDATA[
L_state.split:1613 %sext_ln54_16 = sext i10 %add_ln54_7

]]></Node>
<StgValue><ssdm name="sext_ln54_16"/></StgValue>
</operation>

<operation id="1282" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1614 %zext_ln54_125 = zext i12 %sext_ln54_16

]]></Node>
<StgValue><ssdm name="zext_ln54_125"/></StgValue>
</operation>

<operation id="1283" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1615 %transition_addr_120 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_125

]]></Node>
<StgValue><ssdm name="transition_addr_120"/></StgValue>
</operation>

<operation id="1284" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1616 %transition_load_120 = load i12 %transition_addr_120

]]></Node>
<StgValue><ssdm name="transition_load_120"/></StgValue>
</operation>

<operation id="1285" st_id="32" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1635 %llike_load_121 = load i14 %llike_addr_122

]]></Node>
<StgValue><ssdm name="llike_load_121"/></StgValue>
</operation>

<operation id="1286" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="12" op_0_bw="10">
<![CDATA[
L_state.split:1636 %sext_ln54_17 = sext i10 %add_ln54_8

]]></Node>
<StgValue><ssdm name="sext_ln54_17"/></StgValue>
</operation>

<operation id="1287" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1637 %zext_ln54_126 = zext i12 %sext_ln54_17

]]></Node>
<StgValue><ssdm name="zext_ln54_126"/></StgValue>
</operation>

<operation id="1288" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1638 %transition_addr_121 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_126

]]></Node>
<StgValue><ssdm name="transition_addr_121"/></StgValue>
</operation>

<operation id="1289" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1639 %transition_load_121 = load i12 %transition_addr_121

]]></Node>
<StgValue><ssdm name="transition_load_121"/></StgValue>
</operation>

<operation id="1290" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1661 %llike_load_122 = load i14 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_122"/></StgValue>
</operation>

<operation id="1291" st_id="32" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1684 %llike_load_123 = load i14 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_123"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1292" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:187 %or_ln54_61 = or i14 %tmp_s, i14 62

]]></Node>
<StgValue><ssdm name="or_ln54_61"/></StgValue>
</operation>

<operation id="1293" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:188 %zext_ln54_99 = zext i14 %or_ln54_61

]]></Node>
<StgValue><ssdm name="zext_ln54_99"/></StgValue>
</operation>

<operation id="1294" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:189 %llike_addr_125 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_99

]]></Node>
<StgValue><ssdm name="llike_addr_125"/></StgValue>
</operation>

<operation id="1295" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
L_state.split:190 %or_ln54_62 = or i14 %tmp_s, i14 63

]]></Node>
<StgValue><ssdm name="or_ln54_62"/></StgValue>
</operation>

<operation id="1296" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:191 %zext_ln54_100 = zext i14 %or_ln54_62

]]></Node>
<StgValue><ssdm name="zext_ln54_100"/></StgValue>
</operation>

<operation id="1297" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:192 %llike_addr_126 = getelementptr i64 %llike, i64 0, i64 %zext_ln54_100

]]></Node>
<StgValue><ssdm name="llike_addr_126"/></StgValue>
</operation>

<operation id="1298" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:490 %bitcast_ln55_22 = bitcast i64 %p_3_10

]]></Node>
<StgValue><ssdm name="bitcast_ln55_22"/></StgValue>
</operation>

<operation id="1299" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:491 %tmp_224 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_22, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="1300" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:492 %trunc_ln55_22 = trunc i64 %bitcast_ln55_22

]]></Node>
<StgValue><ssdm name="trunc_ln55_22"/></StgValue>
</operation>

<operation id="1301" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:493 %bitcast_ln55_23 = bitcast i64 %select_ln55_18

]]></Node>
<StgValue><ssdm name="bitcast_ln55_23"/></StgValue>
</operation>

<operation id="1302" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:494 %tmp_225 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_23, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="1303" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:495 %trunc_ln55_23 = trunc i64 %bitcast_ln55_23

]]></Node>
<StgValue><ssdm name="trunc_ln55_23"/></StgValue>
</operation>

<operation id="1304" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:496 %icmp_ln55_44 = icmp_ne  i11 %tmp_224, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_44"/></StgValue>
</operation>

<operation id="1305" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:497 %icmp_ln55_45 = icmp_eq  i52 %trunc_ln55_22, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_45"/></StgValue>
</operation>

<operation id="1306" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:498 %or_ln55_53 = or i1 %icmp_ln55_45, i1 %icmp_ln55_44

]]></Node>
<StgValue><ssdm name="or_ln55_53"/></StgValue>
</operation>

<operation id="1307" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:499 %icmp_ln55_46 = icmp_ne  i11 %tmp_225, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_46"/></StgValue>
</operation>

<operation id="1308" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:500 %icmp_ln55_47 = icmp_eq  i52 %trunc_ln55_23, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_47"/></StgValue>
</operation>

<operation id="1309" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:501 %or_ln55_54 = or i1 %icmp_ln55_47, i1 %icmp_ln55_46

]]></Node>
<StgValue><ssdm name="or_ln55_54"/></StgValue>
</operation>

<operation id="1310" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:502 %and_ln55_22 = and i1 %or_ln55_53, i1 %or_ln55_54

]]></Node>
<StgValue><ssdm name="and_ln55_22"/></StgValue>
</operation>

<operation id="1311" st_id="33" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:503 %tmp_226 = fcmp_olt  i64 %p_3_10, i64 %select_ln55_18

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="1312" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:504 %and_ln55_23 = and i1 %and_ln55_22, i1 %tmp_226

]]></Node>
<StgValue><ssdm name="and_ln55_23"/></StgValue>
</operation>

<operation id="1313" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:505 %select_ln55_21 = select i1 %and_ln55_23, i64 %p_3_10, i64 %select_ln55_18

]]></Node>
<StgValue><ssdm name="select_ln55_21"/></StgValue>
</operation>

<operation id="1314" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1373 %p_3_46 = dadd i64 %llike_load_110, i64 %bitcast_ln54_47

]]></Node>
<StgValue><ssdm name="p_3_46"/></StgValue>
</operation>

<operation id="1315" st_id="33" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1396 %p_3_47 = dadd i64 %llike_load_111, i64 %bitcast_ln54_48

]]></Node>
<StgValue><ssdm name="p_3_47"/></StgValue>
</operation>

<operation id="1316" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1422 %p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="1317" st_id="33" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1445 %p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="1318" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1471 %p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="1319" st_id="33" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1494 %p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="1320" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1520 %p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="1321" st_id="33" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1543 %p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="1322" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1568 %bitcast_ln54_55 = bitcast i64 %transition_load_118

]]></Node>
<StgValue><ssdm name="bitcast_ln54_55"/></StgValue>
</operation>

<operation id="1323" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1569 %p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="1324" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1591 %bitcast_ln54_56 = bitcast i64 %transition_load_119

]]></Node>
<StgValue><ssdm name="bitcast_ln54_56"/></StgValue>
</operation>

<operation id="1325" st_id="33" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1592 %p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="1326" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1616 %transition_load_120 = load i12 %transition_addr_120

]]></Node>
<StgValue><ssdm name="transition_load_120"/></StgValue>
</operation>

<operation id="1327" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1639 %transition_load_121 = load i12 %transition_addr_121

]]></Node>
<StgValue><ssdm name="transition_load_121"/></StgValue>
</operation>

<operation id="1328" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1661 %llike_load_122 = load i14 %llike_addr_123

]]></Node>
<StgValue><ssdm name="llike_load_122"/></StgValue>
</operation>

<operation id="1329" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="12" op_0_bw="9">
<![CDATA[
L_state.split:1662 %sext_ln54_18 = sext i9 %zext_ln54_3_cast

]]></Node>
<StgValue><ssdm name="sext_ln54_18"/></StgValue>
</operation>

<operation id="1330" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1663 %zext_ln54_127 = zext i12 %sext_ln54_18

]]></Node>
<StgValue><ssdm name="zext_ln54_127"/></StgValue>
</operation>

<operation id="1331" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1664 %transition_addr_122 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_127

]]></Node>
<StgValue><ssdm name="transition_addr_122"/></StgValue>
</operation>

<operation id="1332" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1665 %transition_load_122 = load i12 %transition_addr_122

]]></Node>
<StgValue><ssdm name="transition_load_122"/></StgValue>
</operation>

<operation id="1333" st_id="33" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1684 %llike_load_123 = load i14 %llike_addr_124

]]></Node>
<StgValue><ssdm name="llike_load_123"/></StgValue>
</operation>

<operation id="1334" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:1685 %add_ln54_33 = add i9 %zext_ln52_3, i9 320

]]></Node>
<StgValue><ssdm name="add_ln54_33"/></StgValue>
</operation>

<operation id="1335" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="12" op_0_bw="9">
<![CDATA[
L_state.split:1686 %sext_ln54_19 = sext i9 %add_ln54_33

]]></Node>
<StgValue><ssdm name="sext_ln54_19"/></StgValue>
</operation>

<operation id="1336" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1687 %zext_ln54_128 = zext i12 %sext_ln54_19

]]></Node>
<StgValue><ssdm name="zext_ln54_128"/></StgValue>
</operation>

<operation id="1337" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1688 %transition_addr_123 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_128

]]></Node>
<StgValue><ssdm name="transition_addr_123"/></StgValue>
</operation>

<operation id="1338" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1689 %transition_load_123 = load i12 %transition_addr_123

]]></Node>
<StgValue><ssdm name="transition_load_123"/></StgValue>
</operation>

<operation id="1339" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1711 %llike_load_124 = load i14 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_124"/></StgValue>
</operation>

<operation id="1340" st_id="33" stage="2" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1735 %llike_load_125 = load i14 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_125"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1341" st_id="34" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:526 %tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln55_21

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1342" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1443" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1422 %p_3_48 = dadd i64 %llike_load_112, i64 %bitcast_ln54_49

]]></Node>
<StgValue><ssdm name="p_3_48"/></StgValue>
</operation>

<operation id="1343" st_id="34" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1466" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1445 %p_3_49 = dadd i64 %llike_load_113, i64 %bitcast_ln54_50

]]></Node>
<StgValue><ssdm name="p_3_49"/></StgValue>
</operation>

<operation id="1344" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1471 %p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="1345" st_id="34" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1494 %p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="1346" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1520 %p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="1347" st_id="34" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1543 %p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="1348" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1569 %p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="1349" st_id="34" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1592 %p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="1350" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1617 %bitcast_ln54_57 = bitcast i64 %transition_load_120

]]></Node>
<StgValue><ssdm name="bitcast_ln54_57"/></StgValue>
</operation>

<operation id="1351" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1618 %p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="1352" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1661" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1640 %bitcast_ln54_58 = bitcast i64 %transition_load_121

]]></Node>
<StgValue><ssdm name="bitcast_ln54_58"/></StgValue>
</operation>

<operation id="1353" st_id="34" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1641 %p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="1354" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1665 %transition_load_122 = load i12 %transition_addr_122

]]></Node>
<StgValue><ssdm name="transition_load_122"/></StgValue>
</operation>

<operation id="1355" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1710" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1689 %transition_load_123 = load i12 %transition_addr_123

]]></Node>
<StgValue><ssdm name="transition_load_123"/></StgValue>
</operation>

<operation id="1356" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1711 %llike_load_124 = load i14 %llike_addr_125

]]></Node>
<StgValue><ssdm name="llike_load_124"/></StgValue>
</operation>

<operation id="1357" st_id="34" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
L_state.split:1712 %xor_ln54 = xor i8 %reuse_select, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="1358" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="12" op_0_bw="8">
<![CDATA[
L_state.split:1713 %sext_ln54_20 = sext i8 %xor_ln54

]]></Node>
<StgValue><ssdm name="sext_ln54_20"/></StgValue>
</operation>

<operation id="1359" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1714 %zext_ln54_129 = zext i12 %sext_ln54_20

]]></Node>
<StgValue><ssdm name="zext_ln54_129"/></StgValue>
</operation>

<operation id="1360" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1736" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1715 %transition_addr_124 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_129

]]></Node>
<StgValue><ssdm name="transition_addr_124"/></StgValue>
</operation>

<operation id="1361" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1716 %transition_load_124 = load i12 %transition_addr_124

]]></Node>
<StgValue><ssdm name="transition_load_124"/></StgValue>
</operation>

<operation id="1362" st_id="34" stage="1" lat="2">
<core>RAM_1WnR</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="64" op_0_bw="14">
<![CDATA[
L_state.split:1735 %llike_load_125 = load i14 %llike_addr_126

]]></Node>
<StgValue><ssdm name="llike_load_125"/></StgValue>
</operation>

<operation id="1363" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:1736 %add_ln54_34 = add i9 %zext_ln52_3, i9 448

]]></Node>
<StgValue><ssdm name="add_ln54_34"/></StgValue>
</operation>

<operation id="1364" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="12" op_0_bw="9">
<![CDATA[
L_state.split:1737 %sext_ln54_21 = sext i9 %add_ln54_34

]]></Node>
<StgValue><ssdm name="sext_ln54_21"/></StgValue>
</operation>

<operation id="1365" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1759" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1738 %zext_ln54_130 = zext i12 %sext_ln54_21

]]></Node>
<StgValue><ssdm name="zext_ln54_130"/></StgValue>
</operation>

<operation id="1366" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1739 %transition_addr_125 = getelementptr i64 %transition, i64 0, i64 %zext_ln54_130

]]></Node>
<StgValue><ssdm name="transition_addr_125"/></StgValue>
</operation>

<operation id="1367" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1740 %transition_load_125 = load i12 %transition_addr_125

]]></Node>
<StgValue><ssdm name="transition_load_125"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1368" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:513 %bitcast_ln55_24 = bitcast i64 %p_3_11

]]></Node>
<StgValue><ssdm name="bitcast_ln55_24"/></StgValue>
</operation>

<operation id="1369" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:514 %tmp_227 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_24, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="1370" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:515 %trunc_ln55_24 = trunc i64 %bitcast_ln55_24

]]></Node>
<StgValue><ssdm name="trunc_ln55_24"/></StgValue>
</operation>

<operation id="1371" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:516 %bitcast_ln55_25 = bitcast i64 %select_ln55_21

]]></Node>
<StgValue><ssdm name="bitcast_ln55_25"/></StgValue>
</operation>

<operation id="1372" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:517 %tmp_228 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_25, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="1373" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:518 %trunc_ln55_25 = trunc i64 %bitcast_ln55_25

]]></Node>
<StgValue><ssdm name="trunc_ln55_25"/></StgValue>
</operation>

<operation id="1374" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:519 %icmp_ln55_48 = icmp_ne  i11 %tmp_227, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_48"/></StgValue>
</operation>

<operation id="1375" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:520 %icmp_ln55_49 = icmp_eq  i52 %trunc_ln55_24, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_49"/></StgValue>
</operation>

<operation id="1376" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:521 %or_ln55_55 = or i1 %icmp_ln55_49, i1 %icmp_ln55_48

]]></Node>
<StgValue><ssdm name="or_ln55_55"/></StgValue>
</operation>

<operation id="1377" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:522 %icmp_ln55_50 = icmp_ne  i11 %tmp_228, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_50"/></StgValue>
</operation>

<operation id="1378" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:523 %icmp_ln55_51 = icmp_eq  i52 %trunc_ln55_25, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_51"/></StgValue>
</operation>

<operation id="1379" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:524 %or_ln55_56 = or i1 %icmp_ln55_51, i1 %icmp_ln55_50

]]></Node>
<StgValue><ssdm name="or_ln55_56"/></StgValue>
</operation>

<operation id="1380" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:525 %and_ln55_24 = and i1 %or_ln55_55, i1 %or_ln55_56

]]></Node>
<StgValue><ssdm name="and_ln55_24"/></StgValue>
</operation>

<operation id="1381" st_id="35" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:526 %tmp_229 = fcmp_olt  i64 %p_3_11, i64 %select_ln55_21

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="1382" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:527 %and_ln55_25 = and i1 %and_ln55_24, i1 %tmp_229

]]></Node>
<StgValue><ssdm name="and_ln55_25"/></StgValue>
</operation>

<operation id="1383" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:528 %select_ln55_22 = select i1 %and_ln55_25, i64 %p_3_11, i64 %select_ln55_21

]]></Node>
<StgValue><ssdm name="select_ln55_22"/></StgValue>
</operation>

<operation id="1384" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:529 %select_ln55_23 = select i1 %and_ln55_25, i4 13, i4 12

]]></Node>
<StgValue><ssdm name="select_ln55_23"/></StgValue>
</operation>

<operation id="1385" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:530 %or_ln55_5 = or i1 %and_ln55_25, i1 %and_ln55_23

]]></Node>
<StgValue><ssdm name="or_ln55_5"/></StgValue>
</operation>

<operation id="1386" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:531 %select_ln55_24 = select i1 %or_ln55_5, i4 %select_ln55_23, i4 %select_ln55_20

]]></Node>
<StgValue><ssdm name="select_ln55_24"/></StgValue>
</operation>

<operation id="1387" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1492" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1471 %p_3_50 = dadd i64 %llike_load_114, i64 %bitcast_ln54_51

]]></Node>
<StgValue><ssdm name="p_3_50"/></StgValue>
</operation>

<operation id="1388" st_id="35" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1494 %p_3_51 = dadd i64 %llike_load_115, i64 %bitcast_ln54_52

]]></Node>
<StgValue><ssdm name="p_3_51"/></StgValue>
</operation>

<operation id="1389" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1520 %p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="1390" st_id="35" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1543 %p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="1391" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1569 %p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="1392" st_id="35" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1592 %p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="1393" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1618 %p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="1394" st_id="35" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1641 %p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="1395" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1666 %bitcast_ln54_59 = bitcast i64 %transition_load_122

]]></Node>
<StgValue><ssdm name="bitcast_ln54_59"/></StgValue>
</operation>

<operation id="1396" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1667 %p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="1397" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1690 %bitcast_ln54_60 = bitcast i64 %transition_load_123

]]></Node>
<StgValue><ssdm name="bitcast_ln54_60"/></StgValue>
</operation>

<operation id="1398" st_id="35" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1691 %p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="1399" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1716 %transition_load_124 = load i12 %transition_addr_124

]]></Node>
<StgValue><ssdm name="transition_load_124"/></StgValue>
</operation>

<operation id="1400" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="64" op_0_bw="12">
<![CDATA[
L_state.split:1740 %transition_load_125 = load i12 %transition_addr_125

]]></Node>
<StgValue><ssdm name="transition_load_125"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1401" st_id="36" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:552 %tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln55_22

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1402" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1520 %p_3_52 = dadd i64 %llike_load_116, i64 %bitcast_ln54_53

]]></Node>
<StgValue><ssdm name="p_3_52"/></StgValue>
</operation>

<operation id="1403" st_id="36" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1543 %p_3_53 = dadd i64 %llike_load_117, i64 %bitcast_ln54_54

]]></Node>
<StgValue><ssdm name="p_3_53"/></StgValue>
</operation>

<operation id="1404" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1569 %p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="1405" st_id="36" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1592 %p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="1406" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1618 %p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="1407" st_id="36" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1641 %p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="1408" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1667 %p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="1409" st_id="36" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1691 %p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="1410" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1738" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1717 %bitcast_ln54_61 = bitcast i64 %transition_load_124

]]></Node>
<StgValue><ssdm name="bitcast_ln54_61"/></StgValue>
</operation>

<operation id="1411" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1718 %p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="1412" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1741 %bitcast_ln54_62 = bitcast i64 %transition_load_125

]]></Node>
<StgValue><ssdm name="bitcast_ln54_62"/></StgValue>
</operation>

<operation id="1413" st_id="36" stage="5" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1742 %p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1414" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:539 %bitcast_ln55_26 = bitcast i64 %p_3_12

]]></Node>
<StgValue><ssdm name="bitcast_ln55_26"/></StgValue>
</operation>

<operation id="1415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:540 %tmp_230 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_26, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="1416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:541 %trunc_ln55_26 = trunc i64 %bitcast_ln55_26

]]></Node>
<StgValue><ssdm name="trunc_ln55_26"/></StgValue>
</operation>

<operation id="1417" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:542 %bitcast_ln55_27 = bitcast i64 %select_ln55_22

]]></Node>
<StgValue><ssdm name="bitcast_ln55_27"/></StgValue>
</operation>

<operation id="1418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:543 %tmp_231 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_27, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="1419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:544 %trunc_ln55_27 = trunc i64 %bitcast_ln55_27

]]></Node>
<StgValue><ssdm name="trunc_ln55_27"/></StgValue>
</operation>

<operation id="1420" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:545 %icmp_ln55_52 = icmp_ne  i11 %tmp_230, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_52"/></StgValue>
</operation>

<operation id="1421" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:546 %icmp_ln55_53 = icmp_eq  i52 %trunc_ln55_26, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_53"/></StgValue>
</operation>

<operation id="1422" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:547 %or_ln55_57 = or i1 %icmp_ln55_53, i1 %icmp_ln55_52

]]></Node>
<StgValue><ssdm name="or_ln55_57"/></StgValue>
</operation>

<operation id="1423" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:548 %icmp_ln55_54 = icmp_ne  i11 %tmp_231, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_54"/></StgValue>
</operation>

<operation id="1424" st_id="37" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:549 %icmp_ln55_55 = icmp_eq  i52 %trunc_ln55_27, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_55"/></StgValue>
</operation>

<operation id="1425" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:550 %or_ln55_58 = or i1 %icmp_ln55_55, i1 %icmp_ln55_54

]]></Node>
<StgValue><ssdm name="or_ln55_58"/></StgValue>
</operation>

<operation id="1426" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:551 %and_ln55_26 = and i1 %or_ln55_57, i1 %or_ln55_58

]]></Node>
<StgValue><ssdm name="and_ln55_26"/></StgValue>
</operation>

<operation id="1427" st_id="37" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:552 %tmp_232 = fcmp_olt  i64 %p_3_12, i64 %select_ln55_22

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="1428" st_id="37" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:553 %and_ln55_27 = and i1 %and_ln55_26, i1 %tmp_232

]]></Node>
<StgValue><ssdm name="and_ln55_27"/></StgValue>
</operation>

<operation id="1429" st_id="37" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:554 %select_ln55_25 = select i1 %and_ln55_27, i64 %p_3_12, i64 %select_ln55_22

]]></Node>
<StgValue><ssdm name="select_ln55_25"/></StgValue>
</operation>

<operation id="1430" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1569 %p_3_54 = dadd i64 %llike_load_118, i64 %bitcast_ln54_55

]]></Node>
<StgValue><ssdm name="p_3_54"/></StgValue>
</operation>

<operation id="1431" st_id="37" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1592 %p_3_55 = dadd i64 %llike_load_119, i64 %bitcast_ln54_56

]]></Node>
<StgValue><ssdm name="p_3_55"/></StgValue>
</operation>

<operation id="1432" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1618 %p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="1433" st_id="37" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1641 %p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="1434" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1667 %p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="1435" st_id="37" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1691 %p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="1436" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1718 %p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="1437" st_id="37" stage="4" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1742 %p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1438" st_id="38" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:575 %tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln55_25

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1439" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1618 %p_3_56 = dadd i64 %llike_load_120, i64 %bitcast_ln54_57

]]></Node>
<StgValue><ssdm name="p_3_56"/></StgValue>
</operation>

<operation id="1440" st_id="38" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1641 %p_3_57 = dadd i64 %llike_load_121, i64 %bitcast_ln54_58

]]></Node>
<StgValue><ssdm name="p_3_57"/></StgValue>
</operation>

<operation id="1441" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1667 %p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="1442" st_id="38" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1691 %p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="1443" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1718 %p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="1444" st_id="38" stage="3" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1742 %p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1445" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:562 %bitcast_ln55_28 = bitcast i64 %p_3_13

]]></Node>
<StgValue><ssdm name="bitcast_ln55_28"/></StgValue>
</operation>

<operation id="1446" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:563 %tmp_233 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_28, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="1447" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:564 %trunc_ln55_28 = trunc i64 %bitcast_ln55_28

]]></Node>
<StgValue><ssdm name="trunc_ln55_28"/></StgValue>
</operation>

<operation id="1448" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:565 %bitcast_ln55_29 = bitcast i64 %select_ln55_25

]]></Node>
<StgValue><ssdm name="bitcast_ln55_29"/></StgValue>
</operation>

<operation id="1449" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:566 %tmp_234 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_29, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="1450" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:567 %trunc_ln55_29 = trunc i64 %bitcast_ln55_29

]]></Node>
<StgValue><ssdm name="trunc_ln55_29"/></StgValue>
</operation>

<operation id="1451" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:568 %icmp_ln55_56 = icmp_ne  i11 %tmp_233, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_56"/></StgValue>
</operation>

<operation id="1452" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:569 %icmp_ln55_57 = icmp_eq  i52 %trunc_ln55_28, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_57"/></StgValue>
</operation>

<operation id="1453" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:570 %or_ln55_59 = or i1 %icmp_ln55_57, i1 %icmp_ln55_56

]]></Node>
<StgValue><ssdm name="or_ln55_59"/></StgValue>
</operation>

<operation id="1454" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:571 %icmp_ln55_58 = icmp_ne  i11 %tmp_234, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_58"/></StgValue>
</operation>

<operation id="1455" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:572 %icmp_ln55_59 = icmp_eq  i52 %trunc_ln55_29, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_59"/></StgValue>
</operation>

<operation id="1456" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:573 %or_ln55_60 = or i1 %icmp_ln55_59, i1 %icmp_ln55_58

]]></Node>
<StgValue><ssdm name="or_ln55_60"/></StgValue>
</operation>

<operation id="1457" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:574 %and_ln55_28 = and i1 %or_ln55_59, i1 %or_ln55_60

]]></Node>
<StgValue><ssdm name="and_ln55_28"/></StgValue>
</operation>

<operation id="1458" st_id="39" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:575 %tmp_235 = fcmp_olt  i64 %p_3_13, i64 %select_ln55_25

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="1459" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:576 %and_ln55_29 = and i1 %and_ln55_28, i1 %tmp_235

]]></Node>
<StgValue><ssdm name="and_ln55_29"/></StgValue>
</operation>

<operation id="1460" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:577 %select_ln55_26 = select i1 %and_ln55_29, i64 %p_3_13, i64 %select_ln55_25

]]></Node>
<StgValue><ssdm name="select_ln55_26"/></StgValue>
</operation>

<operation id="1461" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:578 %select_ln55_27 = select i1 %and_ln55_29, i4 15, i4 14

]]></Node>
<StgValue><ssdm name="select_ln55_27"/></StgValue>
</operation>

<operation id="1462" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:579 %or_ln55_6 = or i1 %and_ln55_29, i1 %and_ln55_27

]]></Node>
<StgValue><ssdm name="or_ln55_6"/></StgValue>
</operation>

<operation id="1463" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
L_state.split:580 %select_ln55_28 = select i1 %or_ln55_6, i4 %select_ln55_27, i4 %select_ln55_24

]]></Node>
<StgValue><ssdm name="select_ln55_28"/></StgValue>
</operation>

<operation id="1464" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1667 %p_3_58 = dadd i64 %llike_load_122, i64 %bitcast_ln54_59

]]></Node>
<StgValue><ssdm name="p_3_58"/></StgValue>
</operation>

<operation id="1465" st_id="39" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1691 %p_3_59 = dadd i64 %llike_load_123, i64 %bitcast_ln54_60

]]></Node>
<StgValue><ssdm name="p_3_59"/></StgValue>
</operation>

<operation id="1466" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1718 %p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="1467" st_id="39" stage="2" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1742 %p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1468" st_id="40" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:602 %tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln55_26

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1469" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1718 %p_3_60 = dadd i64 %llike_load_124, i64 %bitcast_ln54_61

]]></Node>
<StgValue><ssdm name="p_3_60"/></StgValue>
</operation>

<operation id="1470" st_id="40" stage="1" lat="5">
<core>DAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1742 %p_3_61 = dadd i64 %llike_load_125, i64 %bitcast_ln54_62

]]></Node>
<StgValue><ssdm name="p_3_61"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:589 %bitcast_ln55_30 = bitcast i64 %p_3_14

]]></Node>
<StgValue><ssdm name="bitcast_ln55_30"/></StgValue>
</operation>

<operation id="1472" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:590 %tmp_236 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_30, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="1473" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:591 %trunc_ln55_30 = trunc i64 %bitcast_ln55_30

]]></Node>
<StgValue><ssdm name="trunc_ln55_30"/></StgValue>
</operation>

<operation id="1474" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:592 %bitcast_ln55_31 = bitcast i64 %select_ln55_26

]]></Node>
<StgValue><ssdm name="bitcast_ln55_31"/></StgValue>
</operation>

<operation id="1475" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:593 %tmp_237 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_31, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="1476" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:594 %trunc_ln55_31 = trunc i64 %bitcast_ln55_31

]]></Node>
<StgValue><ssdm name="trunc_ln55_31"/></StgValue>
</operation>

<operation id="1477" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:595 %icmp_ln55_60 = icmp_ne  i11 %tmp_236, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_60"/></StgValue>
</operation>

<operation id="1478" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:596 %icmp_ln55_61 = icmp_eq  i52 %trunc_ln55_30, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_61"/></StgValue>
</operation>

<operation id="1479" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:597 %or_ln55_61 = or i1 %icmp_ln55_61, i1 %icmp_ln55_60

]]></Node>
<StgValue><ssdm name="or_ln55_61"/></StgValue>
</operation>

<operation id="1480" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:598 %icmp_ln55_62 = icmp_ne  i11 %tmp_237, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_62"/></StgValue>
</operation>

<operation id="1481" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:599 %icmp_ln55_63 = icmp_eq  i52 %trunc_ln55_31, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_63"/></StgValue>
</operation>

<operation id="1482" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:600 %or_ln55_62 = or i1 %icmp_ln55_63, i1 %icmp_ln55_62

]]></Node>
<StgValue><ssdm name="or_ln55_62"/></StgValue>
</operation>

<operation id="1483" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:601 %and_ln55_30 = and i1 %or_ln55_61, i1 %or_ln55_62

]]></Node>
<StgValue><ssdm name="and_ln55_30"/></StgValue>
</operation>

<operation id="1484" st_id="41" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:602 %tmp_238 = fcmp_olt  i64 %p_3_14, i64 %select_ln55_26

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="1485" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:603 %and_ln55_31 = and i1 %and_ln55_30, i1 %tmp_238

]]></Node>
<StgValue><ssdm name="and_ln55_31"/></StgValue>
</operation>

<operation id="1486" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:604 %select_ln55_29 = select i1 %and_ln55_31, i64 %p_3_14, i64 %select_ln55_26

]]></Node>
<StgValue><ssdm name="select_ln55_29"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1487" st_id="42" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:625 %tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln55_29

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="5" op_0_bw="4">
<![CDATA[
L_state.split:581 %zext_ln54_26 = zext i4 %select_ln55_28

]]></Node>
<StgValue><ssdm name="zext_ln54_26"/></StgValue>
</operation>

<operation id="1489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:612 %bitcast_ln55_32 = bitcast i64 %p_3_15

]]></Node>
<StgValue><ssdm name="bitcast_ln55_32"/></StgValue>
</operation>

<operation id="1490" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:613 %tmp_239 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_32, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="1491" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:614 %trunc_ln55_32 = trunc i64 %bitcast_ln55_32

]]></Node>
<StgValue><ssdm name="trunc_ln55_32"/></StgValue>
</operation>

<operation id="1492" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:615 %bitcast_ln55_33 = bitcast i64 %select_ln55_29

]]></Node>
<StgValue><ssdm name="bitcast_ln55_33"/></StgValue>
</operation>

<operation id="1493" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:616 %tmp_240 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_33, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="1494" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:617 %trunc_ln55_33 = trunc i64 %bitcast_ln55_33

]]></Node>
<StgValue><ssdm name="trunc_ln55_33"/></StgValue>
</operation>

<operation id="1495" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:618 %icmp_ln55_64 = icmp_ne  i11 %tmp_239, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_64"/></StgValue>
</operation>

<operation id="1496" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:619 %icmp_ln55_65 = icmp_eq  i52 %trunc_ln55_32, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_65"/></StgValue>
</operation>

<operation id="1497" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:620 %or_ln55_63 = or i1 %icmp_ln55_65, i1 %icmp_ln55_64

]]></Node>
<StgValue><ssdm name="or_ln55_63"/></StgValue>
</operation>

<operation id="1498" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:621 %icmp_ln55_66 = icmp_ne  i11 %tmp_240, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_66"/></StgValue>
</operation>

<operation id="1499" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:622 %icmp_ln55_67 = icmp_eq  i52 %trunc_ln55_33, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_67"/></StgValue>
</operation>

<operation id="1500" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:623 %or_ln55_64 = or i1 %icmp_ln55_67, i1 %icmp_ln55_66

]]></Node>
<StgValue><ssdm name="or_ln55_64"/></StgValue>
</operation>

<operation id="1501" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:624 %and_ln55_32 = and i1 %or_ln55_63, i1 %or_ln55_64

]]></Node>
<StgValue><ssdm name="and_ln55_32"/></StgValue>
</operation>

<operation id="1502" st_id="43" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:625 %tmp_241 = fcmp_olt  i64 %p_3_15, i64 %select_ln55_29

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="1503" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:626 %and_ln55_33 = and i1 %and_ln55_32, i1 %tmp_241

]]></Node>
<StgValue><ssdm name="and_ln55_33"/></StgValue>
</operation>

<operation id="1504" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:627 %select_ln55_30 = select i1 %and_ln55_33, i64 %p_3_15, i64 %select_ln55_29

]]></Node>
<StgValue><ssdm name="select_ln55_30"/></StgValue>
</operation>

<operation id="1505" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:628 %select_ln55_31 = select i1 %and_ln55_33, i5 17, i5 16

]]></Node>
<StgValue><ssdm name="select_ln55_31"/></StgValue>
</operation>

<operation id="1506" st_id="43" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:629 %or_ln55_7 = or i1 %and_ln55_33, i1 %and_ln55_31

]]></Node>
<StgValue><ssdm name="or_ln55_7"/></StgValue>
</operation>

<operation id="1507" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:630 %select_ln55_32 = select i1 %or_ln55_7, i5 %select_ln55_31, i5 %zext_ln54_26

]]></Node>
<StgValue><ssdm name="select_ln55_32"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1508" st_id="44" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:651 %tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln55_30

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1509" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:638 %bitcast_ln55_34 = bitcast i64 %p_3_16

]]></Node>
<StgValue><ssdm name="bitcast_ln55_34"/></StgValue>
</operation>

<operation id="1510" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:639 %tmp_242 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_34, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="1511" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:640 %trunc_ln55_34 = trunc i64 %bitcast_ln55_34

]]></Node>
<StgValue><ssdm name="trunc_ln55_34"/></StgValue>
</operation>

<operation id="1512" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:641 %bitcast_ln55_35 = bitcast i64 %select_ln55_30

]]></Node>
<StgValue><ssdm name="bitcast_ln55_35"/></StgValue>
</operation>

<operation id="1513" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:642 %tmp_243 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_35, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="1514" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:643 %trunc_ln55_35 = trunc i64 %bitcast_ln55_35

]]></Node>
<StgValue><ssdm name="trunc_ln55_35"/></StgValue>
</operation>

<operation id="1515" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:644 %icmp_ln55_68 = icmp_ne  i11 %tmp_242, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_68"/></StgValue>
</operation>

<operation id="1516" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:645 %icmp_ln55_69 = icmp_eq  i52 %trunc_ln55_34, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_69"/></StgValue>
</operation>

<operation id="1517" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:646 %or_ln55_65 = or i1 %icmp_ln55_69, i1 %icmp_ln55_68

]]></Node>
<StgValue><ssdm name="or_ln55_65"/></StgValue>
</operation>

<operation id="1518" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:647 %icmp_ln55_70 = icmp_ne  i11 %tmp_243, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_70"/></StgValue>
</operation>

<operation id="1519" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:648 %icmp_ln55_71 = icmp_eq  i52 %trunc_ln55_35, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_71"/></StgValue>
</operation>

<operation id="1520" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:649 %or_ln55_66 = or i1 %icmp_ln55_71, i1 %icmp_ln55_70

]]></Node>
<StgValue><ssdm name="or_ln55_66"/></StgValue>
</operation>

<operation id="1521" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:650 %and_ln55_34 = and i1 %or_ln55_65, i1 %or_ln55_66

]]></Node>
<StgValue><ssdm name="and_ln55_34"/></StgValue>
</operation>

<operation id="1522" st_id="45" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:651 %tmp_244 = fcmp_olt  i64 %p_3_16, i64 %select_ln55_30

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="1523" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:652 %and_ln55_35 = and i1 %and_ln55_34, i1 %tmp_244

]]></Node>
<StgValue><ssdm name="and_ln55_35"/></StgValue>
</operation>

<operation id="1524" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:653 %select_ln55_33 = select i1 %and_ln55_35, i64 %p_3_16, i64 %select_ln55_30

]]></Node>
<StgValue><ssdm name="select_ln55_33"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1525" st_id="46" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:674 %tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln55_33

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1526" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:661 %bitcast_ln55_36 = bitcast i64 %p_3_17

]]></Node>
<StgValue><ssdm name="bitcast_ln55_36"/></StgValue>
</operation>

<operation id="1527" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:662 %tmp_245 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_36, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="1528" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:663 %trunc_ln55_36 = trunc i64 %bitcast_ln55_36

]]></Node>
<StgValue><ssdm name="trunc_ln55_36"/></StgValue>
</operation>

<operation id="1529" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:664 %bitcast_ln55_37 = bitcast i64 %select_ln55_33

]]></Node>
<StgValue><ssdm name="bitcast_ln55_37"/></StgValue>
</operation>

<operation id="1530" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:665 %tmp_246 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_37, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="1531" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:666 %trunc_ln55_37 = trunc i64 %bitcast_ln55_37

]]></Node>
<StgValue><ssdm name="trunc_ln55_37"/></StgValue>
</operation>

<operation id="1532" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:667 %icmp_ln55_72 = icmp_ne  i11 %tmp_245, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_72"/></StgValue>
</operation>

<operation id="1533" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:668 %icmp_ln55_73 = icmp_eq  i52 %trunc_ln55_36, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_73"/></StgValue>
</operation>

<operation id="1534" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:669 %or_ln55_67 = or i1 %icmp_ln55_73, i1 %icmp_ln55_72

]]></Node>
<StgValue><ssdm name="or_ln55_67"/></StgValue>
</operation>

<operation id="1535" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:670 %icmp_ln55_74 = icmp_ne  i11 %tmp_246, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_74"/></StgValue>
</operation>

<operation id="1536" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:671 %icmp_ln55_75 = icmp_eq  i52 %trunc_ln55_37, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_75"/></StgValue>
</operation>

<operation id="1537" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:672 %or_ln55_68 = or i1 %icmp_ln55_75, i1 %icmp_ln55_74

]]></Node>
<StgValue><ssdm name="or_ln55_68"/></StgValue>
</operation>

<operation id="1538" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:673 %and_ln55_36 = and i1 %or_ln55_67, i1 %or_ln55_68

]]></Node>
<StgValue><ssdm name="and_ln55_36"/></StgValue>
</operation>

<operation id="1539" st_id="47" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:674 %tmp_247 = fcmp_olt  i64 %p_3_17, i64 %select_ln55_33

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="1540" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:675 %and_ln55_37 = and i1 %and_ln55_36, i1 %tmp_247

]]></Node>
<StgValue><ssdm name="and_ln55_37"/></StgValue>
</operation>

<operation id="1541" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:676 %select_ln55_34 = select i1 %and_ln55_37, i64 %p_3_17, i64 %select_ln55_33

]]></Node>
<StgValue><ssdm name="select_ln55_34"/></StgValue>
</operation>

<operation id="1542" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:677 %select_ln55_35 = select i1 %and_ln55_37, i5 19, i5 18

]]></Node>
<StgValue><ssdm name="select_ln55_35"/></StgValue>
</operation>

<operation id="1543" st_id="47" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:678 %or_ln55_8 = or i1 %and_ln55_37, i1 %and_ln55_35

]]></Node>
<StgValue><ssdm name="or_ln55_8"/></StgValue>
</operation>

<operation id="1544" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:679 %select_ln55_36 = select i1 %or_ln55_8, i5 %select_ln55_35, i5 %select_ln55_32

]]></Node>
<StgValue><ssdm name="select_ln55_36"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1545" st_id="48" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:700 %tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln55_34

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1546" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:687 %bitcast_ln55_38 = bitcast i64 %p_3_18

]]></Node>
<StgValue><ssdm name="bitcast_ln55_38"/></StgValue>
</operation>

<operation id="1547" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:688 %tmp_248 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_38, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="1548" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:689 %trunc_ln55_38 = trunc i64 %bitcast_ln55_38

]]></Node>
<StgValue><ssdm name="trunc_ln55_38"/></StgValue>
</operation>

<operation id="1549" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:690 %bitcast_ln55_39 = bitcast i64 %select_ln55_34

]]></Node>
<StgValue><ssdm name="bitcast_ln55_39"/></StgValue>
</operation>

<operation id="1550" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:691 %tmp_249 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_39, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="1551" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:692 %trunc_ln55_39 = trunc i64 %bitcast_ln55_39

]]></Node>
<StgValue><ssdm name="trunc_ln55_39"/></StgValue>
</operation>

<operation id="1552" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:693 %icmp_ln55_76 = icmp_ne  i11 %tmp_248, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_76"/></StgValue>
</operation>

<operation id="1553" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:694 %icmp_ln55_77 = icmp_eq  i52 %trunc_ln55_38, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_77"/></StgValue>
</operation>

<operation id="1554" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:695 %or_ln55_69 = or i1 %icmp_ln55_77, i1 %icmp_ln55_76

]]></Node>
<StgValue><ssdm name="or_ln55_69"/></StgValue>
</operation>

<operation id="1555" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:696 %icmp_ln55_78 = icmp_ne  i11 %tmp_249, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_78"/></StgValue>
</operation>

<operation id="1556" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:697 %icmp_ln55_79 = icmp_eq  i52 %trunc_ln55_39, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_79"/></StgValue>
</operation>

<operation id="1557" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:698 %or_ln55_70 = or i1 %icmp_ln55_79, i1 %icmp_ln55_78

]]></Node>
<StgValue><ssdm name="or_ln55_70"/></StgValue>
</operation>

<operation id="1558" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:699 %and_ln55_38 = and i1 %or_ln55_69, i1 %or_ln55_70

]]></Node>
<StgValue><ssdm name="and_ln55_38"/></StgValue>
</operation>

<operation id="1559" st_id="49" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:700 %tmp_250 = fcmp_olt  i64 %p_3_18, i64 %select_ln55_34

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="1560" st_id="49" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:701 %and_ln55_39 = and i1 %and_ln55_38, i1 %tmp_250

]]></Node>
<StgValue><ssdm name="and_ln55_39"/></StgValue>
</operation>

<operation id="1561" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:702 %select_ln55_37 = select i1 %and_ln55_39, i64 %p_3_18, i64 %select_ln55_34

]]></Node>
<StgValue><ssdm name="select_ln55_37"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1562" st_id="50" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:723 %tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln55_37

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1563" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:710 %bitcast_ln55_40 = bitcast i64 %p_3_19

]]></Node>
<StgValue><ssdm name="bitcast_ln55_40"/></StgValue>
</operation>

<operation id="1564" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:711 %tmp_251 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_40, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="1565" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:712 %trunc_ln55_40 = trunc i64 %bitcast_ln55_40

]]></Node>
<StgValue><ssdm name="trunc_ln55_40"/></StgValue>
</operation>

<operation id="1566" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:713 %bitcast_ln55_41 = bitcast i64 %select_ln55_37

]]></Node>
<StgValue><ssdm name="bitcast_ln55_41"/></StgValue>
</operation>

<operation id="1567" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:714 %tmp_252 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_41, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="1568" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:715 %trunc_ln55_41 = trunc i64 %bitcast_ln55_41

]]></Node>
<StgValue><ssdm name="trunc_ln55_41"/></StgValue>
</operation>

<operation id="1569" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:716 %icmp_ln55_80 = icmp_ne  i11 %tmp_251, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_80"/></StgValue>
</operation>

<operation id="1570" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:717 %icmp_ln55_81 = icmp_eq  i52 %trunc_ln55_40, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_81"/></StgValue>
</operation>

<operation id="1571" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:718 %or_ln55_71 = or i1 %icmp_ln55_81, i1 %icmp_ln55_80

]]></Node>
<StgValue><ssdm name="or_ln55_71"/></StgValue>
</operation>

<operation id="1572" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:719 %icmp_ln55_82 = icmp_ne  i11 %tmp_252, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_82"/></StgValue>
</operation>

<operation id="1573" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:720 %icmp_ln55_83 = icmp_eq  i52 %trunc_ln55_41, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_83"/></StgValue>
</operation>

<operation id="1574" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:721 %or_ln55_72 = or i1 %icmp_ln55_83, i1 %icmp_ln55_82

]]></Node>
<StgValue><ssdm name="or_ln55_72"/></StgValue>
</operation>

<operation id="1575" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:722 %and_ln55_40 = and i1 %or_ln55_71, i1 %or_ln55_72

]]></Node>
<StgValue><ssdm name="and_ln55_40"/></StgValue>
</operation>

<operation id="1576" st_id="51" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:723 %tmp_253 = fcmp_olt  i64 %p_3_19, i64 %select_ln55_37

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="1577" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:724 %and_ln55_41 = and i1 %and_ln55_40, i1 %tmp_253

]]></Node>
<StgValue><ssdm name="and_ln55_41"/></StgValue>
</operation>

<operation id="1578" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:725 %select_ln55_38 = select i1 %and_ln55_41, i64 %p_3_19, i64 %select_ln55_37

]]></Node>
<StgValue><ssdm name="select_ln55_38"/></StgValue>
</operation>

<operation id="1579" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:726 %select_ln55_39 = select i1 %and_ln55_41, i5 21, i5 20

]]></Node>
<StgValue><ssdm name="select_ln55_39"/></StgValue>
</operation>

<operation id="1580" st_id="51" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:727 %or_ln55_9 = or i1 %and_ln55_41, i1 %and_ln55_39

]]></Node>
<StgValue><ssdm name="or_ln55_9"/></StgValue>
</operation>

<operation id="1581" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:728 %select_ln55_40 = select i1 %or_ln55_9, i5 %select_ln55_39, i5 %select_ln55_36

]]></Node>
<StgValue><ssdm name="select_ln55_40"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1582" st_id="52" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:749 %tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln55_38

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1583" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:736 %bitcast_ln55_42 = bitcast i64 %p_3_20

]]></Node>
<StgValue><ssdm name="bitcast_ln55_42"/></StgValue>
</operation>

<operation id="1584" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:737 %tmp_254 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_42, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="1585" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:738 %trunc_ln55_42 = trunc i64 %bitcast_ln55_42

]]></Node>
<StgValue><ssdm name="trunc_ln55_42"/></StgValue>
</operation>

<operation id="1586" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:739 %bitcast_ln55_43 = bitcast i64 %select_ln55_38

]]></Node>
<StgValue><ssdm name="bitcast_ln55_43"/></StgValue>
</operation>

<operation id="1587" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:740 %tmp_255 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_43, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="1588" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:741 %trunc_ln55_43 = trunc i64 %bitcast_ln55_43

]]></Node>
<StgValue><ssdm name="trunc_ln55_43"/></StgValue>
</operation>

<operation id="1589" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:742 %icmp_ln55_84 = icmp_ne  i11 %tmp_254, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_84"/></StgValue>
</operation>

<operation id="1590" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:743 %icmp_ln55_85 = icmp_eq  i52 %trunc_ln55_42, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_85"/></StgValue>
</operation>

<operation id="1591" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:744 %or_ln55_73 = or i1 %icmp_ln55_85, i1 %icmp_ln55_84

]]></Node>
<StgValue><ssdm name="or_ln55_73"/></StgValue>
</operation>

<operation id="1592" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:745 %icmp_ln55_86 = icmp_ne  i11 %tmp_255, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_86"/></StgValue>
</operation>

<operation id="1593" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:746 %icmp_ln55_87 = icmp_eq  i52 %trunc_ln55_43, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_87"/></StgValue>
</operation>

<operation id="1594" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:747 %or_ln55_74 = or i1 %icmp_ln55_87, i1 %icmp_ln55_86

]]></Node>
<StgValue><ssdm name="or_ln55_74"/></StgValue>
</operation>

<operation id="1595" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:748 %and_ln55_42 = and i1 %or_ln55_73, i1 %or_ln55_74

]]></Node>
<StgValue><ssdm name="and_ln55_42"/></StgValue>
</operation>

<operation id="1596" st_id="53" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:749 %tmp_256 = fcmp_olt  i64 %p_3_20, i64 %select_ln55_38

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="1597" st_id="53" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:750 %and_ln55_43 = and i1 %and_ln55_42, i1 %tmp_256

]]></Node>
<StgValue><ssdm name="and_ln55_43"/></StgValue>
</operation>

<operation id="1598" st_id="53" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:751 %select_ln55_41 = select i1 %and_ln55_43, i64 %p_3_20, i64 %select_ln55_38

]]></Node>
<StgValue><ssdm name="select_ln55_41"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1599" st_id="54" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:772 %tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln55_41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1600" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:759 %bitcast_ln55_44 = bitcast i64 %p_3_21

]]></Node>
<StgValue><ssdm name="bitcast_ln55_44"/></StgValue>
</operation>

<operation id="1601" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:760 %tmp_257 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_44, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="1602" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:761 %trunc_ln55_44 = trunc i64 %bitcast_ln55_44

]]></Node>
<StgValue><ssdm name="trunc_ln55_44"/></StgValue>
</operation>

<operation id="1603" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:762 %bitcast_ln55_45 = bitcast i64 %select_ln55_41

]]></Node>
<StgValue><ssdm name="bitcast_ln55_45"/></StgValue>
</operation>

<operation id="1604" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:763 %tmp_258 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_45, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="1605" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:764 %trunc_ln55_45 = trunc i64 %bitcast_ln55_45

]]></Node>
<StgValue><ssdm name="trunc_ln55_45"/></StgValue>
</operation>

<operation id="1606" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:765 %icmp_ln55_88 = icmp_ne  i11 %tmp_257, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_88"/></StgValue>
</operation>

<operation id="1607" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:766 %icmp_ln55_89 = icmp_eq  i52 %trunc_ln55_44, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_89"/></StgValue>
</operation>

<operation id="1608" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:767 %or_ln55_75 = or i1 %icmp_ln55_89, i1 %icmp_ln55_88

]]></Node>
<StgValue><ssdm name="or_ln55_75"/></StgValue>
</operation>

<operation id="1609" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:768 %icmp_ln55_90 = icmp_ne  i11 %tmp_258, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_90"/></StgValue>
</operation>

<operation id="1610" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:769 %icmp_ln55_91 = icmp_eq  i52 %trunc_ln55_45, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_91"/></StgValue>
</operation>

<operation id="1611" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:770 %or_ln55_76 = or i1 %icmp_ln55_91, i1 %icmp_ln55_90

]]></Node>
<StgValue><ssdm name="or_ln55_76"/></StgValue>
</operation>

<operation id="1612" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:771 %and_ln55_44 = and i1 %or_ln55_75, i1 %or_ln55_76

]]></Node>
<StgValue><ssdm name="and_ln55_44"/></StgValue>
</operation>

<operation id="1613" st_id="55" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:772 %tmp_259 = fcmp_olt  i64 %p_3_21, i64 %select_ln55_41

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="1614" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:773 %and_ln55_45 = and i1 %and_ln55_44, i1 %tmp_259

]]></Node>
<StgValue><ssdm name="and_ln55_45"/></StgValue>
</operation>

<operation id="1615" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:774 %select_ln55_42 = select i1 %and_ln55_45, i64 %p_3_21, i64 %select_ln55_41

]]></Node>
<StgValue><ssdm name="select_ln55_42"/></StgValue>
</operation>

<operation id="1616" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:775 %select_ln55_43 = select i1 %and_ln55_45, i5 23, i5 22

]]></Node>
<StgValue><ssdm name="select_ln55_43"/></StgValue>
</operation>

<operation id="1617" st_id="55" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:776 %or_ln55_10 = or i1 %and_ln55_45, i1 %and_ln55_43

]]></Node>
<StgValue><ssdm name="or_ln55_10"/></StgValue>
</operation>

<operation id="1618" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:777 %select_ln55_44 = select i1 %or_ln55_10, i5 %select_ln55_43, i5 %select_ln55_40

]]></Node>
<StgValue><ssdm name="select_ln55_44"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1619" st_id="56" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:798 %tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln55_42

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1620" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:785 %bitcast_ln55_46 = bitcast i64 %p_3_22

]]></Node>
<StgValue><ssdm name="bitcast_ln55_46"/></StgValue>
</operation>

<operation id="1621" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:786 %tmp_260 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_46, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1622" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:787 %trunc_ln55_46 = trunc i64 %bitcast_ln55_46

]]></Node>
<StgValue><ssdm name="trunc_ln55_46"/></StgValue>
</operation>

<operation id="1623" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:788 %bitcast_ln55_47 = bitcast i64 %select_ln55_42

]]></Node>
<StgValue><ssdm name="bitcast_ln55_47"/></StgValue>
</operation>

<operation id="1624" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:789 %tmp_261 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_47, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1625" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:790 %trunc_ln55_47 = trunc i64 %bitcast_ln55_47

]]></Node>
<StgValue><ssdm name="trunc_ln55_47"/></StgValue>
</operation>

<operation id="1626" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:791 %icmp_ln55_92 = icmp_ne  i11 %tmp_260, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_92"/></StgValue>
</operation>

<operation id="1627" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:792 %icmp_ln55_93 = icmp_eq  i52 %trunc_ln55_46, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_93"/></StgValue>
</operation>

<operation id="1628" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:793 %or_ln55_77 = or i1 %icmp_ln55_93, i1 %icmp_ln55_92

]]></Node>
<StgValue><ssdm name="or_ln55_77"/></StgValue>
</operation>

<operation id="1629" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:794 %icmp_ln55_94 = icmp_ne  i11 %tmp_261, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_94"/></StgValue>
</operation>

<operation id="1630" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:795 %icmp_ln55_95 = icmp_eq  i52 %trunc_ln55_47, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_95"/></StgValue>
</operation>

<operation id="1631" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:796 %or_ln55_78 = or i1 %icmp_ln55_95, i1 %icmp_ln55_94

]]></Node>
<StgValue><ssdm name="or_ln55_78"/></StgValue>
</operation>

<operation id="1632" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:797 %and_ln55_46 = and i1 %or_ln55_77, i1 %or_ln55_78

]]></Node>
<StgValue><ssdm name="and_ln55_46"/></StgValue>
</operation>

<operation id="1633" st_id="57" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:798 %tmp_262 = fcmp_olt  i64 %p_3_22, i64 %select_ln55_42

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="1634" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:799 %and_ln55_47 = and i1 %and_ln55_46, i1 %tmp_262

]]></Node>
<StgValue><ssdm name="and_ln55_47"/></StgValue>
</operation>

<operation id="1635" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:800 %select_ln55_45 = select i1 %and_ln55_47, i64 %p_3_22, i64 %select_ln55_42

]]></Node>
<StgValue><ssdm name="select_ln55_45"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1636" st_id="58" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:821 %tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln55_45

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1637" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:808 %bitcast_ln55_48 = bitcast i64 %p_3_23

]]></Node>
<StgValue><ssdm name="bitcast_ln55_48"/></StgValue>
</operation>

<operation id="1638" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:809 %tmp_263 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_48, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="1639" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:810 %trunc_ln55_48 = trunc i64 %bitcast_ln55_48

]]></Node>
<StgValue><ssdm name="trunc_ln55_48"/></StgValue>
</operation>

<operation id="1640" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:811 %bitcast_ln55_49 = bitcast i64 %select_ln55_45

]]></Node>
<StgValue><ssdm name="bitcast_ln55_49"/></StgValue>
</operation>

<operation id="1641" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:812 %tmp_264 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_49, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="1642" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:813 %trunc_ln55_49 = trunc i64 %bitcast_ln55_49

]]></Node>
<StgValue><ssdm name="trunc_ln55_49"/></StgValue>
</operation>

<operation id="1643" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:814 %icmp_ln55_96 = icmp_ne  i11 %tmp_263, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_96"/></StgValue>
</operation>

<operation id="1644" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:815 %icmp_ln55_97 = icmp_eq  i52 %trunc_ln55_48, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_97"/></StgValue>
</operation>

<operation id="1645" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:816 %or_ln55_79 = or i1 %icmp_ln55_97, i1 %icmp_ln55_96

]]></Node>
<StgValue><ssdm name="or_ln55_79"/></StgValue>
</operation>

<operation id="1646" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:817 %icmp_ln55_98 = icmp_ne  i11 %tmp_264, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_98"/></StgValue>
</operation>

<operation id="1647" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:818 %icmp_ln55_99 = icmp_eq  i52 %trunc_ln55_49, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_99"/></StgValue>
</operation>

<operation id="1648" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:819 %or_ln55_80 = or i1 %icmp_ln55_99, i1 %icmp_ln55_98

]]></Node>
<StgValue><ssdm name="or_ln55_80"/></StgValue>
</operation>

<operation id="1649" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:820 %and_ln55_48 = and i1 %or_ln55_79, i1 %or_ln55_80

]]></Node>
<StgValue><ssdm name="and_ln55_48"/></StgValue>
</operation>

<operation id="1650" st_id="59" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:821 %tmp_265 = fcmp_olt  i64 %p_3_23, i64 %select_ln55_45

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="1651" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:822 %and_ln55_49 = and i1 %and_ln55_48, i1 %tmp_265

]]></Node>
<StgValue><ssdm name="and_ln55_49"/></StgValue>
</operation>

<operation id="1652" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:823 %select_ln55_46 = select i1 %and_ln55_49, i64 %p_3_23, i64 %select_ln55_45

]]></Node>
<StgValue><ssdm name="select_ln55_46"/></StgValue>
</operation>

<operation id="1653" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:824 %select_ln55_47 = select i1 %and_ln55_49, i5 25, i5 24

]]></Node>
<StgValue><ssdm name="select_ln55_47"/></StgValue>
</operation>

<operation id="1654" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:825 %or_ln55_11 = or i1 %and_ln55_49, i1 %and_ln55_47

]]></Node>
<StgValue><ssdm name="or_ln55_11"/></StgValue>
</operation>

<operation id="1655" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:826 %select_ln55_48 = select i1 %or_ln55_11, i5 %select_ln55_47, i5 %select_ln55_44

]]></Node>
<StgValue><ssdm name="select_ln55_48"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1656" st_id="60" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:847 %tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln55_46

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1657" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:834 %bitcast_ln55_50 = bitcast i64 %p_3_24

]]></Node>
<StgValue><ssdm name="bitcast_ln55_50"/></StgValue>
</operation>

<operation id="1658" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:835 %tmp_266 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_50, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1659" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:836 %trunc_ln55_50 = trunc i64 %bitcast_ln55_50

]]></Node>
<StgValue><ssdm name="trunc_ln55_50"/></StgValue>
</operation>

<operation id="1660" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:837 %bitcast_ln55_51 = bitcast i64 %select_ln55_46

]]></Node>
<StgValue><ssdm name="bitcast_ln55_51"/></StgValue>
</operation>

<operation id="1661" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:838 %tmp_267 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_51, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1662" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:839 %trunc_ln55_51 = trunc i64 %bitcast_ln55_51

]]></Node>
<StgValue><ssdm name="trunc_ln55_51"/></StgValue>
</operation>

<operation id="1663" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:840 %icmp_ln55_100 = icmp_ne  i11 %tmp_266, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_100"/></StgValue>
</operation>

<operation id="1664" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:841 %icmp_ln55_101 = icmp_eq  i52 %trunc_ln55_50, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_101"/></StgValue>
</operation>

<operation id="1665" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:842 %or_ln55_81 = or i1 %icmp_ln55_101, i1 %icmp_ln55_100

]]></Node>
<StgValue><ssdm name="or_ln55_81"/></StgValue>
</operation>

<operation id="1666" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:843 %icmp_ln55_102 = icmp_ne  i11 %tmp_267, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_102"/></StgValue>
</operation>

<operation id="1667" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:844 %icmp_ln55_103 = icmp_eq  i52 %trunc_ln55_51, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_103"/></StgValue>
</operation>

<operation id="1668" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:845 %or_ln55_82 = or i1 %icmp_ln55_103, i1 %icmp_ln55_102

]]></Node>
<StgValue><ssdm name="or_ln55_82"/></StgValue>
</operation>

<operation id="1669" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:846 %and_ln55_50 = and i1 %or_ln55_81, i1 %or_ln55_82

]]></Node>
<StgValue><ssdm name="and_ln55_50"/></StgValue>
</operation>

<operation id="1670" st_id="61" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:847 %tmp_268 = fcmp_olt  i64 %p_3_24, i64 %select_ln55_46

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="1671" st_id="61" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:848 %and_ln55_51 = and i1 %and_ln55_50, i1 %tmp_268

]]></Node>
<StgValue><ssdm name="and_ln55_51"/></StgValue>
</operation>

<operation id="1672" st_id="61" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:849 %select_ln55_49 = select i1 %and_ln55_51, i64 %p_3_24, i64 %select_ln55_46

]]></Node>
<StgValue><ssdm name="select_ln55_49"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1673" st_id="62" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:870 %tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln55_49

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1674" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:857 %bitcast_ln55_52 = bitcast i64 %p_3_25

]]></Node>
<StgValue><ssdm name="bitcast_ln55_52"/></StgValue>
</operation>

<operation id="1675" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:858 %tmp_269 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_52, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="1676" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:859 %trunc_ln55_52 = trunc i64 %bitcast_ln55_52

]]></Node>
<StgValue><ssdm name="trunc_ln55_52"/></StgValue>
</operation>

<operation id="1677" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:860 %bitcast_ln55_53 = bitcast i64 %select_ln55_49

]]></Node>
<StgValue><ssdm name="bitcast_ln55_53"/></StgValue>
</operation>

<operation id="1678" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:861 %tmp_270 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_53, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="1679" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:862 %trunc_ln55_53 = trunc i64 %bitcast_ln55_53

]]></Node>
<StgValue><ssdm name="trunc_ln55_53"/></StgValue>
</operation>

<operation id="1680" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:863 %icmp_ln55_104 = icmp_ne  i11 %tmp_269, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_104"/></StgValue>
</operation>

<operation id="1681" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:864 %icmp_ln55_105 = icmp_eq  i52 %trunc_ln55_52, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_105"/></StgValue>
</operation>

<operation id="1682" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:865 %or_ln55_83 = or i1 %icmp_ln55_105, i1 %icmp_ln55_104

]]></Node>
<StgValue><ssdm name="or_ln55_83"/></StgValue>
</operation>

<operation id="1683" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:866 %icmp_ln55_106 = icmp_ne  i11 %tmp_270, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_106"/></StgValue>
</operation>

<operation id="1684" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:867 %icmp_ln55_107 = icmp_eq  i52 %trunc_ln55_53, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_107"/></StgValue>
</operation>

<operation id="1685" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:868 %or_ln55_84 = or i1 %icmp_ln55_107, i1 %icmp_ln55_106

]]></Node>
<StgValue><ssdm name="or_ln55_84"/></StgValue>
</operation>

<operation id="1686" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:869 %and_ln55_52 = and i1 %or_ln55_83, i1 %or_ln55_84

]]></Node>
<StgValue><ssdm name="and_ln55_52"/></StgValue>
</operation>

<operation id="1687" st_id="63" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:870 %tmp_271 = fcmp_olt  i64 %p_3_25, i64 %select_ln55_49

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="1688" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:871 %and_ln55_53 = and i1 %and_ln55_52, i1 %tmp_271

]]></Node>
<StgValue><ssdm name="and_ln55_53"/></StgValue>
</operation>

<operation id="1689" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:872 %select_ln55_50 = select i1 %and_ln55_53, i64 %p_3_25, i64 %select_ln55_49

]]></Node>
<StgValue><ssdm name="select_ln55_50"/></StgValue>
</operation>

<operation id="1690" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:873 %select_ln55_51 = select i1 %and_ln55_53, i5 27, i5 26

]]></Node>
<StgValue><ssdm name="select_ln55_51"/></StgValue>
</operation>

<operation id="1691" st_id="63" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:874 %or_ln55_12 = or i1 %and_ln55_53, i1 %and_ln55_51

]]></Node>
<StgValue><ssdm name="or_ln55_12"/></StgValue>
</operation>

<operation id="1692" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:875 %select_ln55_52 = select i1 %or_ln55_12, i5 %select_ln55_51, i5 %select_ln55_48

]]></Node>
<StgValue><ssdm name="select_ln55_52"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1693" st_id="64" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:896 %tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln55_50

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1694" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:883 %bitcast_ln55_54 = bitcast i64 %p_3_26

]]></Node>
<StgValue><ssdm name="bitcast_ln55_54"/></StgValue>
</operation>

<operation id="1695" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:884 %tmp_272 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_54, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="1696" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:885 %trunc_ln55_54 = trunc i64 %bitcast_ln55_54

]]></Node>
<StgValue><ssdm name="trunc_ln55_54"/></StgValue>
</operation>

<operation id="1697" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:886 %bitcast_ln55_55 = bitcast i64 %select_ln55_50

]]></Node>
<StgValue><ssdm name="bitcast_ln55_55"/></StgValue>
</operation>

<operation id="1698" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:887 %tmp_273 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_55, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="1699" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:888 %trunc_ln55_55 = trunc i64 %bitcast_ln55_55

]]></Node>
<StgValue><ssdm name="trunc_ln55_55"/></StgValue>
</operation>

<operation id="1700" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:889 %icmp_ln55_108 = icmp_ne  i11 %tmp_272, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_108"/></StgValue>
</operation>

<operation id="1701" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:890 %icmp_ln55_109 = icmp_eq  i52 %trunc_ln55_54, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_109"/></StgValue>
</operation>

<operation id="1702" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:891 %or_ln55_85 = or i1 %icmp_ln55_109, i1 %icmp_ln55_108

]]></Node>
<StgValue><ssdm name="or_ln55_85"/></StgValue>
</operation>

<operation id="1703" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:892 %icmp_ln55_110 = icmp_ne  i11 %tmp_273, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_110"/></StgValue>
</operation>

<operation id="1704" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:893 %icmp_ln55_111 = icmp_eq  i52 %trunc_ln55_55, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_111"/></StgValue>
</operation>

<operation id="1705" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:894 %or_ln55_86 = or i1 %icmp_ln55_111, i1 %icmp_ln55_110

]]></Node>
<StgValue><ssdm name="or_ln55_86"/></StgValue>
</operation>

<operation id="1706" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:895 %and_ln55_54 = and i1 %or_ln55_85, i1 %or_ln55_86

]]></Node>
<StgValue><ssdm name="and_ln55_54"/></StgValue>
</operation>

<operation id="1707" st_id="65" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:896 %tmp_274 = fcmp_olt  i64 %p_3_26, i64 %select_ln55_50

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="1708" st_id="65" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:897 %and_ln55_55 = and i1 %and_ln55_54, i1 %tmp_274

]]></Node>
<StgValue><ssdm name="and_ln55_55"/></StgValue>
</operation>

<operation id="1709" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:898 %select_ln55_53 = select i1 %and_ln55_55, i64 %p_3_26, i64 %select_ln55_50

]]></Node>
<StgValue><ssdm name="select_ln55_53"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1710" st_id="66" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:919 %tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln55_53

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1711" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:906 %bitcast_ln55_56 = bitcast i64 %p_3_27

]]></Node>
<StgValue><ssdm name="bitcast_ln55_56"/></StgValue>
</operation>

<operation id="1712" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:907 %tmp_275 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_56, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="1713" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:908 %trunc_ln55_56 = trunc i64 %bitcast_ln55_56

]]></Node>
<StgValue><ssdm name="trunc_ln55_56"/></StgValue>
</operation>

<operation id="1714" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:909 %bitcast_ln55_57 = bitcast i64 %select_ln55_53

]]></Node>
<StgValue><ssdm name="bitcast_ln55_57"/></StgValue>
</operation>

<operation id="1715" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:910 %tmp_276 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_57, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="1716" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:911 %trunc_ln55_57 = trunc i64 %bitcast_ln55_57

]]></Node>
<StgValue><ssdm name="trunc_ln55_57"/></StgValue>
</operation>

<operation id="1717" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:912 %icmp_ln55_112 = icmp_ne  i11 %tmp_275, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_112"/></StgValue>
</operation>

<operation id="1718" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:913 %icmp_ln55_113 = icmp_eq  i52 %trunc_ln55_56, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_113"/></StgValue>
</operation>

<operation id="1719" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:914 %or_ln55_87 = or i1 %icmp_ln55_113, i1 %icmp_ln55_112

]]></Node>
<StgValue><ssdm name="or_ln55_87"/></StgValue>
</operation>

<operation id="1720" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:915 %icmp_ln55_114 = icmp_ne  i11 %tmp_276, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_114"/></StgValue>
</operation>

<operation id="1721" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:916 %icmp_ln55_115 = icmp_eq  i52 %trunc_ln55_57, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_115"/></StgValue>
</operation>

<operation id="1722" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:917 %or_ln55_88 = or i1 %icmp_ln55_115, i1 %icmp_ln55_114

]]></Node>
<StgValue><ssdm name="or_ln55_88"/></StgValue>
</operation>

<operation id="1723" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:918 %and_ln55_56 = and i1 %or_ln55_87, i1 %or_ln55_88

]]></Node>
<StgValue><ssdm name="and_ln55_56"/></StgValue>
</operation>

<operation id="1724" st_id="67" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:919 %tmp_277 = fcmp_olt  i64 %p_3_27, i64 %select_ln55_53

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="1725" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:920 %and_ln55_57 = and i1 %and_ln55_56, i1 %tmp_277

]]></Node>
<StgValue><ssdm name="and_ln55_57"/></StgValue>
</operation>

<operation id="1726" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:921 %select_ln55_54 = select i1 %and_ln55_57, i64 %p_3_27, i64 %select_ln55_53

]]></Node>
<StgValue><ssdm name="select_ln55_54"/></StgValue>
</operation>

<operation id="1727" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:922 %select_ln55_55 = select i1 %and_ln55_57, i5 29, i5 28

]]></Node>
<StgValue><ssdm name="select_ln55_55"/></StgValue>
</operation>

<operation id="1728" st_id="67" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:923 %or_ln55_13 = or i1 %and_ln55_57, i1 %and_ln55_55

]]></Node>
<StgValue><ssdm name="or_ln55_13"/></StgValue>
</operation>

<operation id="1729" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:924 %select_ln55_56 = select i1 %or_ln55_13, i5 %select_ln55_55, i5 %select_ln55_52

]]></Node>
<StgValue><ssdm name="select_ln55_56"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1730" st_id="68" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:945 %tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln55_54

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1731" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:932 %bitcast_ln55_58 = bitcast i64 %p_3_28

]]></Node>
<StgValue><ssdm name="bitcast_ln55_58"/></StgValue>
</operation>

<operation id="1732" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:933 %tmp_278 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_58, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="1733" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:934 %trunc_ln55_58 = trunc i64 %bitcast_ln55_58

]]></Node>
<StgValue><ssdm name="trunc_ln55_58"/></StgValue>
</operation>

<operation id="1734" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:935 %bitcast_ln55_59 = bitcast i64 %select_ln55_54

]]></Node>
<StgValue><ssdm name="bitcast_ln55_59"/></StgValue>
</operation>

<operation id="1735" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:936 %tmp_279 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_59, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="1736" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:937 %trunc_ln55_59 = trunc i64 %bitcast_ln55_59

]]></Node>
<StgValue><ssdm name="trunc_ln55_59"/></StgValue>
</operation>

<operation id="1737" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:938 %icmp_ln55_116 = icmp_ne  i11 %tmp_278, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_116"/></StgValue>
</operation>

<operation id="1738" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:939 %icmp_ln55_117 = icmp_eq  i52 %trunc_ln55_58, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_117"/></StgValue>
</operation>

<operation id="1739" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:940 %or_ln55_89 = or i1 %icmp_ln55_117, i1 %icmp_ln55_116

]]></Node>
<StgValue><ssdm name="or_ln55_89"/></StgValue>
</operation>

<operation id="1740" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:941 %icmp_ln55_118 = icmp_ne  i11 %tmp_279, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_118"/></StgValue>
</operation>

<operation id="1741" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:942 %icmp_ln55_119 = icmp_eq  i52 %trunc_ln55_59, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_119"/></StgValue>
</operation>

<operation id="1742" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:943 %or_ln55_90 = or i1 %icmp_ln55_119, i1 %icmp_ln55_118

]]></Node>
<StgValue><ssdm name="or_ln55_90"/></StgValue>
</operation>

<operation id="1743" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:944 %and_ln55_58 = and i1 %or_ln55_89, i1 %or_ln55_90

]]></Node>
<StgValue><ssdm name="and_ln55_58"/></StgValue>
</operation>

<operation id="1744" st_id="69" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:945 %tmp_280 = fcmp_olt  i64 %p_3_28, i64 %select_ln55_54

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="1745" st_id="69" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:946 %and_ln55_59 = and i1 %and_ln55_58, i1 %tmp_280

]]></Node>
<StgValue><ssdm name="and_ln55_59"/></StgValue>
</operation>

<operation id="1746" st_id="69" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:947 %select_ln55_57 = select i1 %and_ln55_59, i64 %p_3_28, i64 %select_ln55_54

]]></Node>
<StgValue><ssdm name="select_ln55_57"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1747" st_id="70" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:968 %tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln55_57

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1748" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:955 %bitcast_ln55_60 = bitcast i64 %p_3_29

]]></Node>
<StgValue><ssdm name="bitcast_ln55_60"/></StgValue>
</operation>

<operation id="1749" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:956 %tmp_281 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_60, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="1750" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:957 %trunc_ln55_60 = trunc i64 %bitcast_ln55_60

]]></Node>
<StgValue><ssdm name="trunc_ln55_60"/></StgValue>
</operation>

<operation id="1751" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:958 %bitcast_ln55_61 = bitcast i64 %select_ln55_57

]]></Node>
<StgValue><ssdm name="bitcast_ln55_61"/></StgValue>
</operation>

<operation id="1752" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:959 %tmp_282 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_61, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="1753" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:960 %trunc_ln55_61 = trunc i64 %bitcast_ln55_61

]]></Node>
<StgValue><ssdm name="trunc_ln55_61"/></StgValue>
</operation>

<operation id="1754" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:961 %icmp_ln55_120 = icmp_ne  i11 %tmp_281, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_120"/></StgValue>
</operation>

<operation id="1755" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:962 %icmp_ln55_121 = icmp_eq  i52 %trunc_ln55_60, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_121"/></StgValue>
</operation>

<operation id="1756" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:963 %or_ln55_91 = or i1 %icmp_ln55_121, i1 %icmp_ln55_120

]]></Node>
<StgValue><ssdm name="or_ln55_91"/></StgValue>
</operation>

<operation id="1757" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:964 %icmp_ln55_122 = icmp_ne  i11 %tmp_282, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_122"/></StgValue>
</operation>

<operation id="1758" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:965 %icmp_ln55_123 = icmp_eq  i52 %trunc_ln55_61, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_123"/></StgValue>
</operation>

<operation id="1759" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:966 %or_ln55_92 = or i1 %icmp_ln55_123, i1 %icmp_ln55_122

]]></Node>
<StgValue><ssdm name="or_ln55_92"/></StgValue>
</operation>

<operation id="1760" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:967 %and_ln55_60 = and i1 %or_ln55_91, i1 %or_ln55_92

]]></Node>
<StgValue><ssdm name="and_ln55_60"/></StgValue>
</operation>

<operation id="1761" st_id="71" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:968 %tmp_283 = fcmp_olt  i64 %p_3_29, i64 %select_ln55_57

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="1762" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:969 %and_ln55_61 = and i1 %and_ln55_60, i1 %tmp_283

]]></Node>
<StgValue><ssdm name="and_ln55_61"/></StgValue>
</operation>

<operation id="1763" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:970 %select_ln55_58 = select i1 %and_ln55_61, i64 %p_3_29, i64 %select_ln55_57

]]></Node>
<StgValue><ssdm name="select_ln55_58"/></StgValue>
</operation>

<operation id="1764" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:971 %select_ln55_59 = select i1 %and_ln55_61, i5 31, i5 30

]]></Node>
<StgValue><ssdm name="select_ln55_59"/></StgValue>
</operation>

<operation id="1765" st_id="71" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:972 %or_ln55_14 = or i1 %and_ln55_61, i1 %and_ln55_59

]]></Node>
<StgValue><ssdm name="or_ln55_14"/></StgValue>
</operation>

<operation id="1766" st_id="71" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
L_state.split:973 %select_ln55_60 = select i1 %or_ln55_14, i5 %select_ln55_59, i5 %select_ln55_56

]]></Node>
<StgValue><ssdm name="select_ln55_60"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1767" st_id="72" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:995 %tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln55_58

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1768" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:982 %bitcast_ln55_62 = bitcast i64 %p_3_30

]]></Node>
<StgValue><ssdm name="bitcast_ln55_62"/></StgValue>
</operation>

<operation id="1769" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:983 %tmp_284 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_62, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="1770" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:984 %trunc_ln55_62 = trunc i64 %bitcast_ln55_62

]]></Node>
<StgValue><ssdm name="trunc_ln55_62"/></StgValue>
</operation>

<operation id="1771" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:985 %bitcast_ln55_63 = bitcast i64 %select_ln55_58

]]></Node>
<StgValue><ssdm name="bitcast_ln55_63"/></StgValue>
</operation>

<operation id="1772" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:986 %tmp_285 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_63, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="1773" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:987 %trunc_ln55_63 = trunc i64 %bitcast_ln55_63

]]></Node>
<StgValue><ssdm name="trunc_ln55_63"/></StgValue>
</operation>

<operation id="1774" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:988 %icmp_ln55_124 = icmp_ne  i11 %tmp_284, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_124"/></StgValue>
</operation>

<operation id="1775" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:989 %icmp_ln55_125 = icmp_eq  i52 %trunc_ln55_62, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_125"/></StgValue>
</operation>

<operation id="1776" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:990 %or_ln55_93 = or i1 %icmp_ln55_125, i1 %icmp_ln55_124

]]></Node>
<StgValue><ssdm name="or_ln55_93"/></StgValue>
</operation>

<operation id="1777" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:991 %icmp_ln55_126 = icmp_ne  i11 %tmp_285, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_126"/></StgValue>
</operation>

<operation id="1778" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:992 %icmp_ln55_127 = icmp_eq  i52 %trunc_ln55_63, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_127"/></StgValue>
</operation>

<operation id="1779" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:993 %or_ln55_94 = or i1 %icmp_ln55_127, i1 %icmp_ln55_126

]]></Node>
<StgValue><ssdm name="or_ln55_94"/></StgValue>
</operation>

<operation id="1780" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:994 %and_ln55_62 = and i1 %or_ln55_93, i1 %or_ln55_94

]]></Node>
<StgValue><ssdm name="and_ln55_62"/></StgValue>
</operation>

<operation id="1781" st_id="73" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:995 %tmp_286 = fcmp_olt  i64 %p_3_30, i64 %select_ln55_58

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="1782" st_id="73" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:996 %and_ln55_63 = and i1 %and_ln55_62, i1 %tmp_286

]]></Node>
<StgValue><ssdm name="and_ln55_63"/></StgValue>
</operation>

<operation id="1783" st_id="73" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:997 %select_ln55_61 = select i1 %and_ln55_63, i64 %p_3_30, i64 %select_ln55_58

]]></Node>
<StgValue><ssdm name="select_ln55_61"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1784" st_id="74" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1018 %tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln55_61

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1785" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="6" op_0_bw="5">
<![CDATA[
L_state.split:974 %zext_ln54_51 = zext i5 %select_ln55_60

]]></Node>
<StgValue><ssdm name="zext_ln54_51"/></StgValue>
</operation>

<operation id="1786" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1005 %bitcast_ln55_64 = bitcast i64 %p_3_31

]]></Node>
<StgValue><ssdm name="bitcast_ln55_64"/></StgValue>
</operation>

<operation id="1787" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1006 %tmp_287 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_64, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="1788" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1007 %trunc_ln55_64 = trunc i64 %bitcast_ln55_64

]]></Node>
<StgValue><ssdm name="trunc_ln55_64"/></StgValue>
</operation>

<operation id="1789" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1008 %bitcast_ln55_65 = bitcast i64 %select_ln55_61

]]></Node>
<StgValue><ssdm name="bitcast_ln55_65"/></StgValue>
</operation>

<operation id="1790" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1009 %tmp_288 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_65, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="1791" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1010 %trunc_ln55_65 = trunc i64 %bitcast_ln55_65

]]></Node>
<StgValue><ssdm name="trunc_ln55_65"/></StgValue>
</operation>

<operation id="1792" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1011 %icmp_ln55_128 = icmp_ne  i11 %tmp_287, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_128"/></StgValue>
</operation>

<operation id="1793" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1012 %icmp_ln55_129 = icmp_eq  i52 %trunc_ln55_64, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_129"/></StgValue>
</operation>

<operation id="1794" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1013 %or_ln55_95 = or i1 %icmp_ln55_129, i1 %icmp_ln55_128

]]></Node>
<StgValue><ssdm name="or_ln55_95"/></StgValue>
</operation>

<operation id="1795" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1014 %icmp_ln55_130 = icmp_ne  i11 %tmp_288, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_130"/></StgValue>
</operation>

<operation id="1796" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1015 %icmp_ln55_131 = icmp_eq  i52 %trunc_ln55_65, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_131"/></StgValue>
</operation>

<operation id="1797" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1016 %or_ln55_96 = or i1 %icmp_ln55_131, i1 %icmp_ln55_130

]]></Node>
<StgValue><ssdm name="or_ln55_96"/></StgValue>
</operation>

<operation id="1798" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1017 %and_ln55_64 = and i1 %or_ln55_95, i1 %or_ln55_96

]]></Node>
<StgValue><ssdm name="and_ln55_64"/></StgValue>
</operation>

<operation id="1799" st_id="75" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1018 %tmp_289 = fcmp_olt  i64 %p_3_31, i64 %select_ln55_61

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="1800" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1019 %and_ln55_65 = and i1 %and_ln55_64, i1 %tmp_289

]]></Node>
<StgValue><ssdm name="and_ln55_65"/></StgValue>
</operation>

<operation id="1801" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1020 %select_ln55_62 = select i1 %and_ln55_65, i64 %p_3_31, i64 %select_ln55_61

]]></Node>
<StgValue><ssdm name="select_ln55_62"/></StgValue>
</operation>

<operation id="1802" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1021 %select_ln55_63 = select i1 %and_ln55_65, i6 33, i6 32

]]></Node>
<StgValue><ssdm name="select_ln55_63"/></StgValue>
</operation>

<operation id="1803" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1022 %or_ln55_15 = or i1 %and_ln55_65, i1 %and_ln55_63

]]></Node>
<StgValue><ssdm name="or_ln55_15"/></StgValue>
</operation>

<operation id="1804" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1023 %select_ln55_64 = select i1 %or_ln55_15, i6 %select_ln55_63, i6 %zext_ln54_51

]]></Node>
<StgValue><ssdm name="select_ln55_64"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1805" st_id="76" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1044 %tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln55_62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1806" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1031 %bitcast_ln55_66 = bitcast i64 %p_3_32

]]></Node>
<StgValue><ssdm name="bitcast_ln55_66"/></StgValue>
</operation>

<operation id="1807" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1032 %tmp_290 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_66, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="1808" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1033 %trunc_ln55_66 = trunc i64 %bitcast_ln55_66

]]></Node>
<StgValue><ssdm name="trunc_ln55_66"/></StgValue>
</operation>

<operation id="1809" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1034 %bitcast_ln55_67 = bitcast i64 %select_ln55_62

]]></Node>
<StgValue><ssdm name="bitcast_ln55_67"/></StgValue>
</operation>

<operation id="1810" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1035 %tmp_291 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_67, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="1811" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1036 %trunc_ln55_67 = trunc i64 %bitcast_ln55_67

]]></Node>
<StgValue><ssdm name="trunc_ln55_67"/></StgValue>
</operation>

<operation id="1812" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1037 %icmp_ln55_132 = icmp_ne  i11 %tmp_290, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_132"/></StgValue>
</operation>

<operation id="1813" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1038 %icmp_ln55_133 = icmp_eq  i52 %trunc_ln55_66, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_133"/></StgValue>
</operation>

<operation id="1814" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1039 %or_ln55_97 = or i1 %icmp_ln55_133, i1 %icmp_ln55_132

]]></Node>
<StgValue><ssdm name="or_ln55_97"/></StgValue>
</operation>

<operation id="1815" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1040 %icmp_ln55_134 = icmp_ne  i11 %tmp_291, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_134"/></StgValue>
</operation>

<operation id="1816" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1041 %icmp_ln55_135 = icmp_eq  i52 %trunc_ln55_67, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_135"/></StgValue>
</operation>

<operation id="1817" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1042 %or_ln55_98 = or i1 %icmp_ln55_135, i1 %icmp_ln55_134

]]></Node>
<StgValue><ssdm name="or_ln55_98"/></StgValue>
</operation>

<operation id="1818" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1043 %and_ln55_66 = and i1 %or_ln55_97, i1 %or_ln55_98

]]></Node>
<StgValue><ssdm name="and_ln55_66"/></StgValue>
</operation>

<operation id="1819" st_id="77" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1044 %tmp_292 = fcmp_olt  i64 %p_3_32, i64 %select_ln55_62

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="1820" st_id="77" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1045 %and_ln55_67 = and i1 %and_ln55_66, i1 %tmp_292

]]></Node>
<StgValue><ssdm name="and_ln55_67"/></StgValue>
</operation>

<operation id="1821" st_id="77" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1046 %select_ln55_65 = select i1 %and_ln55_67, i64 %p_3_32, i64 %select_ln55_62

]]></Node>
<StgValue><ssdm name="select_ln55_65"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1822" st_id="78" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1067 %tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln55_65

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1823" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1054 %bitcast_ln55_68 = bitcast i64 %p_3_33

]]></Node>
<StgValue><ssdm name="bitcast_ln55_68"/></StgValue>
</operation>

<operation id="1824" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1055 %tmp_293 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_68, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="1825" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1056 %trunc_ln55_68 = trunc i64 %bitcast_ln55_68

]]></Node>
<StgValue><ssdm name="trunc_ln55_68"/></StgValue>
</operation>

<operation id="1826" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1057 %bitcast_ln55_69 = bitcast i64 %select_ln55_65

]]></Node>
<StgValue><ssdm name="bitcast_ln55_69"/></StgValue>
</operation>

<operation id="1827" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1058 %tmp_294 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_69, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="1828" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1059 %trunc_ln55_69 = trunc i64 %bitcast_ln55_69

]]></Node>
<StgValue><ssdm name="trunc_ln55_69"/></StgValue>
</operation>

<operation id="1829" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1060 %icmp_ln55_136 = icmp_ne  i11 %tmp_293, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_136"/></StgValue>
</operation>

<operation id="1830" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1061 %icmp_ln55_137 = icmp_eq  i52 %trunc_ln55_68, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_137"/></StgValue>
</operation>

<operation id="1831" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1062 %or_ln55_99 = or i1 %icmp_ln55_137, i1 %icmp_ln55_136

]]></Node>
<StgValue><ssdm name="or_ln55_99"/></StgValue>
</operation>

<operation id="1832" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1063 %icmp_ln55_138 = icmp_ne  i11 %tmp_294, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_138"/></StgValue>
</operation>

<operation id="1833" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1064 %icmp_ln55_139 = icmp_eq  i52 %trunc_ln55_69, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_139"/></StgValue>
</operation>

<operation id="1834" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1065 %or_ln55_100 = or i1 %icmp_ln55_139, i1 %icmp_ln55_138

]]></Node>
<StgValue><ssdm name="or_ln55_100"/></StgValue>
</operation>

<operation id="1835" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1066 %and_ln55_68 = and i1 %or_ln55_99, i1 %or_ln55_100

]]></Node>
<StgValue><ssdm name="and_ln55_68"/></StgValue>
</operation>

<operation id="1836" st_id="79" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1067 %tmp_295 = fcmp_olt  i64 %p_3_33, i64 %select_ln55_65

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="1837" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1068 %and_ln55_69 = and i1 %and_ln55_68, i1 %tmp_295

]]></Node>
<StgValue><ssdm name="and_ln55_69"/></StgValue>
</operation>

<operation id="1838" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1069 %select_ln55_66 = select i1 %and_ln55_69, i64 %p_3_33, i64 %select_ln55_65

]]></Node>
<StgValue><ssdm name="select_ln55_66"/></StgValue>
</operation>

<operation id="1839" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1070 %select_ln55_67 = select i1 %and_ln55_69, i6 35, i6 34

]]></Node>
<StgValue><ssdm name="select_ln55_67"/></StgValue>
</operation>

<operation id="1840" st_id="79" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1071 %or_ln55_16 = or i1 %and_ln55_69, i1 %and_ln55_67

]]></Node>
<StgValue><ssdm name="or_ln55_16"/></StgValue>
</operation>

<operation id="1841" st_id="79" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1072 %select_ln55_68 = select i1 %or_ln55_16, i6 %select_ln55_67, i6 %select_ln55_64

]]></Node>
<StgValue><ssdm name="select_ln55_68"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1842" st_id="80" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1093 %tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln55_66

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1843" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1080 %bitcast_ln55_70 = bitcast i64 %p_3_34

]]></Node>
<StgValue><ssdm name="bitcast_ln55_70"/></StgValue>
</operation>

<operation id="1844" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1081 %tmp_296 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_70, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="1845" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1082 %trunc_ln55_70 = trunc i64 %bitcast_ln55_70

]]></Node>
<StgValue><ssdm name="trunc_ln55_70"/></StgValue>
</operation>

<operation id="1846" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1083 %bitcast_ln55_71 = bitcast i64 %select_ln55_66

]]></Node>
<StgValue><ssdm name="bitcast_ln55_71"/></StgValue>
</operation>

<operation id="1847" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1084 %tmp_297 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_71, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="1848" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1085 %trunc_ln55_71 = trunc i64 %bitcast_ln55_71

]]></Node>
<StgValue><ssdm name="trunc_ln55_71"/></StgValue>
</operation>

<operation id="1849" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1086 %icmp_ln55_140 = icmp_ne  i11 %tmp_296, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_140"/></StgValue>
</operation>

<operation id="1850" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1087 %icmp_ln55_141 = icmp_eq  i52 %trunc_ln55_70, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_141"/></StgValue>
</operation>

<operation id="1851" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1088 %or_ln55_101 = or i1 %icmp_ln55_141, i1 %icmp_ln55_140

]]></Node>
<StgValue><ssdm name="or_ln55_101"/></StgValue>
</operation>

<operation id="1852" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1089 %icmp_ln55_142 = icmp_ne  i11 %tmp_297, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_142"/></StgValue>
</operation>

<operation id="1853" st_id="81" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1090 %icmp_ln55_143 = icmp_eq  i52 %trunc_ln55_71, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_143"/></StgValue>
</operation>

<operation id="1854" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1091 %or_ln55_102 = or i1 %icmp_ln55_143, i1 %icmp_ln55_142

]]></Node>
<StgValue><ssdm name="or_ln55_102"/></StgValue>
</operation>

<operation id="1855" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1092 %and_ln55_70 = and i1 %or_ln55_101, i1 %or_ln55_102

]]></Node>
<StgValue><ssdm name="and_ln55_70"/></StgValue>
</operation>

<operation id="1856" st_id="81" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1093 %tmp_298 = fcmp_olt  i64 %p_3_34, i64 %select_ln55_66

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="1857" st_id="81" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1094 %and_ln55_71 = and i1 %and_ln55_70, i1 %tmp_298

]]></Node>
<StgValue><ssdm name="and_ln55_71"/></StgValue>
</operation>

<operation id="1858" st_id="81" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1095 %select_ln55_69 = select i1 %and_ln55_71, i64 %p_3_34, i64 %select_ln55_66

]]></Node>
<StgValue><ssdm name="select_ln55_69"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1859" st_id="82" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1116 %tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln55_69

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1860" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1103 %bitcast_ln55_72 = bitcast i64 %p_3_35

]]></Node>
<StgValue><ssdm name="bitcast_ln55_72"/></StgValue>
</operation>

<operation id="1861" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1104 %tmp_299 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_72, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="1862" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1105 %trunc_ln55_72 = trunc i64 %bitcast_ln55_72

]]></Node>
<StgValue><ssdm name="trunc_ln55_72"/></StgValue>
</operation>

<operation id="1863" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1106 %bitcast_ln55_73 = bitcast i64 %select_ln55_69

]]></Node>
<StgValue><ssdm name="bitcast_ln55_73"/></StgValue>
</operation>

<operation id="1864" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1107 %tmp_300 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_73, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="1865" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1108 %trunc_ln55_73 = trunc i64 %bitcast_ln55_73

]]></Node>
<StgValue><ssdm name="trunc_ln55_73"/></StgValue>
</operation>

<operation id="1866" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1109 %icmp_ln55_144 = icmp_ne  i11 %tmp_299, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_144"/></StgValue>
</operation>

<operation id="1867" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1110 %icmp_ln55_145 = icmp_eq  i52 %trunc_ln55_72, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_145"/></StgValue>
</operation>

<operation id="1868" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1111 %or_ln55_103 = or i1 %icmp_ln55_145, i1 %icmp_ln55_144

]]></Node>
<StgValue><ssdm name="or_ln55_103"/></StgValue>
</operation>

<operation id="1869" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1112 %icmp_ln55_146 = icmp_ne  i11 %tmp_300, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_146"/></StgValue>
</operation>

<operation id="1870" st_id="83" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1113 %icmp_ln55_147 = icmp_eq  i52 %trunc_ln55_73, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_147"/></StgValue>
</operation>

<operation id="1871" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1114 %or_ln55_104 = or i1 %icmp_ln55_147, i1 %icmp_ln55_146

]]></Node>
<StgValue><ssdm name="or_ln55_104"/></StgValue>
</operation>

<operation id="1872" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1115 %and_ln55_72 = and i1 %or_ln55_103, i1 %or_ln55_104

]]></Node>
<StgValue><ssdm name="and_ln55_72"/></StgValue>
</operation>

<operation id="1873" st_id="83" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1116 %tmp_301 = fcmp_olt  i64 %p_3_35, i64 %select_ln55_69

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="1874" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1117 %and_ln55_73 = and i1 %and_ln55_72, i1 %tmp_301

]]></Node>
<StgValue><ssdm name="and_ln55_73"/></StgValue>
</operation>

<operation id="1875" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1118 %select_ln55_70 = select i1 %and_ln55_73, i64 %p_3_35, i64 %select_ln55_69

]]></Node>
<StgValue><ssdm name="select_ln55_70"/></StgValue>
</operation>

<operation id="1876" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1119 %select_ln55_71 = select i1 %and_ln55_73, i6 37, i6 36

]]></Node>
<StgValue><ssdm name="select_ln55_71"/></StgValue>
</operation>

<operation id="1877" st_id="83" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1120 %or_ln55_17 = or i1 %and_ln55_73, i1 %and_ln55_71

]]></Node>
<StgValue><ssdm name="or_ln55_17"/></StgValue>
</operation>

<operation id="1878" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1121 %select_ln55_72 = select i1 %or_ln55_17, i6 %select_ln55_71, i6 %select_ln55_68

]]></Node>
<StgValue><ssdm name="select_ln55_72"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1879" st_id="84" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1142 %tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln55_70

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1880" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1129 %bitcast_ln55_74 = bitcast i64 %p_3_36

]]></Node>
<StgValue><ssdm name="bitcast_ln55_74"/></StgValue>
</operation>

<operation id="1881" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1130 %tmp_302 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_74, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="1882" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1131 %trunc_ln55_74 = trunc i64 %bitcast_ln55_74

]]></Node>
<StgValue><ssdm name="trunc_ln55_74"/></StgValue>
</operation>

<operation id="1883" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1132 %bitcast_ln55_75 = bitcast i64 %select_ln55_70

]]></Node>
<StgValue><ssdm name="bitcast_ln55_75"/></StgValue>
</operation>

<operation id="1884" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1133 %tmp_303 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_75, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1885" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1134 %trunc_ln55_75 = trunc i64 %bitcast_ln55_75

]]></Node>
<StgValue><ssdm name="trunc_ln55_75"/></StgValue>
</operation>

<operation id="1886" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1135 %icmp_ln55_148 = icmp_ne  i11 %tmp_302, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_148"/></StgValue>
</operation>

<operation id="1887" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1136 %icmp_ln55_149 = icmp_eq  i52 %trunc_ln55_74, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_149"/></StgValue>
</operation>

<operation id="1888" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1137 %or_ln55_105 = or i1 %icmp_ln55_149, i1 %icmp_ln55_148

]]></Node>
<StgValue><ssdm name="or_ln55_105"/></StgValue>
</operation>

<operation id="1889" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1138 %icmp_ln55_150 = icmp_ne  i11 %tmp_303, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_150"/></StgValue>
</operation>

<operation id="1890" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1139 %icmp_ln55_151 = icmp_eq  i52 %trunc_ln55_75, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_151"/></StgValue>
</operation>

<operation id="1891" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1140 %or_ln55_106 = or i1 %icmp_ln55_151, i1 %icmp_ln55_150

]]></Node>
<StgValue><ssdm name="or_ln55_106"/></StgValue>
</operation>

<operation id="1892" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1141 %and_ln55_74 = and i1 %or_ln55_105, i1 %or_ln55_106

]]></Node>
<StgValue><ssdm name="and_ln55_74"/></StgValue>
</operation>

<operation id="1893" st_id="85" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1142 %tmp_304 = fcmp_olt  i64 %p_3_36, i64 %select_ln55_70

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1894" st_id="85" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1143 %and_ln55_75 = and i1 %and_ln55_74, i1 %tmp_304

]]></Node>
<StgValue><ssdm name="and_ln55_75"/></StgValue>
</operation>

<operation id="1895" st_id="85" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1144 %select_ln55_73 = select i1 %and_ln55_75, i64 %p_3_36, i64 %select_ln55_70

]]></Node>
<StgValue><ssdm name="select_ln55_73"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1896" st_id="86" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1165 %tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln55_73

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1897" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1152 %bitcast_ln55_76 = bitcast i64 %p_3_37

]]></Node>
<StgValue><ssdm name="bitcast_ln55_76"/></StgValue>
</operation>

<operation id="1898" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1153 %tmp_305 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_76, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_305"/></StgValue>
</operation>

<operation id="1899" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1154 %trunc_ln55_76 = trunc i64 %bitcast_ln55_76

]]></Node>
<StgValue><ssdm name="trunc_ln55_76"/></StgValue>
</operation>

<operation id="1900" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1155 %bitcast_ln55_77 = bitcast i64 %select_ln55_73

]]></Node>
<StgValue><ssdm name="bitcast_ln55_77"/></StgValue>
</operation>

<operation id="1901" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1156 %tmp_306 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_77, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_306"/></StgValue>
</operation>

<operation id="1902" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1157 %trunc_ln55_77 = trunc i64 %bitcast_ln55_77

]]></Node>
<StgValue><ssdm name="trunc_ln55_77"/></StgValue>
</operation>

<operation id="1903" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1158 %icmp_ln55_152 = icmp_ne  i11 %tmp_305, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_152"/></StgValue>
</operation>

<operation id="1904" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1159 %icmp_ln55_153 = icmp_eq  i52 %trunc_ln55_76, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_153"/></StgValue>
</operation>

<operation id="1905" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1160 %or_ln55_107 = or i1 %icmp_ln55_153, i1 %icmp_ln55_152

]]></Node>
<StgValue><ssdm name="or_ln55_107"/></StgValue>
</operation>

<operation id="1906" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1161 %icmp_ln55_154 = icmp_ne  i11 %tmp_306, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_154"/></StgValue>
</operation>

<operation id="1907" st_id="87" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1162 %icmp_ln55_155 = icmp_eq  i52 %trunc_ln55_77, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_155"/></StgValue>
</operation>

<operation id="1908" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1163 %or_ln55_108 = or i1 %icmp_ln55_155, i1 %icmp_ln55_154

]]></Node>
<StgValue><ssdm name="or_ln55_108"/></StgValue>
</operation>

<operation id="1909" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1164 %and_ln55_76 = and i1 %or_ln55_107, i1 %or_ln55_108

]]></Node>
<StgValue><ssdm name="and_ln55_76"/></StgValue>
</operation>

<operation id="1910" st_id="87" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1165 %tmp_307 = fcmp_olt  i64 %p_3_37, i64 %select_ln55_73

]]></Node>
<StgValue><ssdm name="tmp_307"/></StgValue>
</operation>

<operation id="1911" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1166 %and_ln55_77 = and i1 %and_ln55_76, i1 %tmp_307

]]></Node>
<StgValue><ssdm name="and_ln55_77"/></StgValue>
</operation>

<operation id="1912" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1167 %select_ln55_74 = select i1 %and_ln55_77, i64 %p_3_37, i64 %select_ln55_73

]]></Node>
<StgValue><ssdm name="select_ln55_74"/></StgValue>
</operation>

<operation id="1913" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1168 %select_ln55_75 = select i1 %and_ln55_77, i6 39, i6 38

]]></Node>
<StgValue><ssdm name="select_ln55_75"/></StgValue>
</operation>

<operation id="1914" st_id="87" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1169 %or_ln55_18 = or i1 %and_ln55_77, i1 %and_ln55_75

]]></Node>
<StgValue><ssdm name="or_ln55_18"/></StgValue>
</operation>

<operation id="1915" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1170 %select_ln55_76 = select i1 %or_ln55_18, i6 %select_ln55_75, i6 %select_ln55_72

]]></Node>
<StgValue><ssdm name="select_ln55_76"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1916" st_id="88" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1191 %tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln55_74

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1917" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1178 %bitcast_ln55_78 = bitcast i64 %p_3_38

]]></Node>
<StgValue><ssdm name="bitcast_ln55_78"/></StgValue>
</operation>

<operation id="1918" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1179 %tmp_308 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_78, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_308"/></StgValue>
</operation>

<operation id="1919" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1180 %trunc_ln55_78 = trunc i64 %bitcast_ln55_78

]]></Node>
<StgValue><ssdm name="trunc_ln55_78"/></StgValue>
</operation>

<operation id="1920" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1181 %bitcast_ln55_79 = bitcast i64 %select_ln55_74

]]></Node>
<StgValue><ssdm name="bitcast_ln55_79"/></StgValue>
</operation>

<operation id="1921" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1182 %tmp_309 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_79, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_309"/></StgValue>
</operation>

<operation id="1922" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1183 %trunc_ln55_79 = trunc i64 %bitcast_ln55_79

]]></Node>
<StgValue><ssdm name="trunc_ln55_79"/></StgValue>
</operation>

<operation id="1923" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1184 %icmp_ln55_156 = icmp_ne  i11 %tmp_308, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_156"/></StgValue>
</operation>

<operation id="1924" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1185 %icmp_ln55_157 = icmp_eq  i52 %trunc_ln55_78, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_157"/></StgValue>
</operation>

<operation id="1925" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1186 %or_ln55_109 = or i1 %icmp_ln55_157, i1 %icmp_ln55_156

]]></Node>
<StgValue><ssdm name="or_ln55_109"/></StgValue>
</operation>

<operation id="1926" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1187 %icmp_ln55_158 = icmp_ne  i11 %tmp_309, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_158"/></StgValue>
</operation>

<operation id="1927" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1188 %icmp_ln55_159 = icmp_eq  i52 %trunc_ln55_79, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_159"/></StgValue>
</operation>

<operation id="1928" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1189 %or_ln55_110 = or i1 %icmp_ln55_159, i1 %icmp_ln55_158

]]></Node>
<StgValue><ssdm name="or_ln55_110"/></StgValue>
</operation>

<operation id="1929" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1190 %and_ln55_78 = and i1 %or_ln55_109, i1 %or_ln55_110

]]></Node>
<StgValue><ssdm name="and_ln55_78"/></StgValue>
</operation>

<operation id="1930" st_id="89" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1191 %tmp_310 = fcmp_olt  i64 %p_3_38, i64 %select_ln55_74

]]></Node>
<StgValue><ssdm name="tmp_310"/></StgValue>
</operation>

<operation id="1931" st_id="89" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1192 %and_ln55_79 = and i1 %and_ln55_78, i1 %tmp_310

]]></Node>
<StgValue><ssdm name="and_ln55_79"/></StgValue>
</operation>

<operation id="1932" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1193 %select_ln55_77 = select i1 %and_ln55_79, i64 %p_3_38, i64 %select_ln55_74

]]></Node>
<StgValue><ssdm name="select_ln55_77"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1933" st_id="90" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1214 %tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln55_77

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1934" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1201 %bitcast_ln55_80 = bitcast i64 %p_3_39

]]></Node>
<StgValue><ssdm name="bitcast_ln55_80"/></StgValue>
</operation>

<operation id="1935" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1202 %tmp_311 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_80, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_311"/></StgValue>
</operation>

<operation id="1936" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1203 %trunc_ln55_80 = trunc i64 %bitcast_ln55_80

]]></Node>
<StgValue><ssdm name="trunc_ln55_80"/></StgValue>
</operation>

<operation id="1937" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1204 %bitcast_ln55_81 = bitcast i64 %select_ln55_77

]]></Node>
<StgValue><ssdm name="bitcast_ln55_81"/></StgValue>
</operation>

<operation id="1938" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1205 %tmp_312 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_81, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_312"/></StgValue>
</operation>

<operation id="1939" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1206 %trunc_ln55_81 = trunc i64 %bitcast_ln55_81

]]></Node>
<StgValue><ssdm name="trunc_ln55_81"/></StgValue>
</operation>

<operation id="1940" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1207 %icmp_ln55_160 = icmp_ne  i11 %tmp_311, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_160"/></StgValue>
</operation>

<operation id="1941" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1208 %icmp_ln55_161 = icmp_eq  i52 %trunc_ln55_80, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_161"/></StgValue>
</operation>

<operation id="1942" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1209 %or_ln55_111 = or i1 %icmp_ln55_161, i1 %icmp_ln55_160

]]></Node>
<StgValue><ssdm name="or_ln55_111"/></StgValue>
</operation>

<operation id="1943" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1210 %icmp_ln55_162 = icmp_ne  i11 %tmp_312, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_162"/></StgValue>
</operation>

<operation id="1944" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1211 %icmp_ln55_163 = icmp_eq  i52 %trunc_ln55_81, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_163"/></StgValue>
</operation>

<operation id="1945" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1212 %or_ln55_112 = or i1 %icmp_ln55_163, i1 %icmp_ln55_162

]]></Node>
<StgValue><ssdm name="or_ln55_112"/></StgValue>
</operation>

<operation id="1946" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1213 %and_ln55_80 = and i1 %or_ln55_111, i1 %or_ln55_112

]]></Node>
<StgValue><ssdm name="and_ln55_80"/></StgValue>
</operation>

<operation id="1947" st_id="91" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1214 %tmp_313 = fcmp_olt  i64 %p_3_39, i64 %select_ln55_77

]]></Node>
<StgValue><ssdm name="tmp_313"/></StgValue>
</operation>

<operation id="1948" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1215 %and_ln55_81 = and i1 %and_ln55_80, i1 %tmp_313

]]></Node>
<StgValue><ssdm name="and_ln55_81"/></StgValue>
</operation>

<operation id="1949" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1216 %select_ln55_78 = select i1 %and_ln55_81, i64 %p_3_39, i64 %select_ln55_77

]]></Node>
<StgValue><ssdm name="select_ln55_78"/></StgValue>
</operation>

<operation id="1950" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1217 %select_ln55_79 = select i1 %and_ln55_81, i6 41, i6 40

]]></Node>
<StgValue><ssdm name="select_ln55_79"/></StgValue>
</operation>

<operation id="1951" st_id="91" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1218 %or_ln55_19 = or i1 %and_ln55_81, i1 %and_ln55_79

]]></Node>
<StgValue><ssdm name="or_ln55_19"/></StgValue>
</operation>

<operation id="1952" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1219 %select_ln55_80 = select i1 %or_ln55_19, i6 %select_ln55_79, i6 %select_ln55_76

]]></Node>
<StgValue><ssdm name="select_ln55_80"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1953" st_id="92" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1240 %tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln55_78

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1954" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1227 %bitcast_ln55_82 = bitcast i64 %p_3_40

]]></Node>
<StgValue><ssdm name="bitcast_ln55_82"/></StgValue>
</operation>

<operation id="1955" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1228 %tmp_314 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_82, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_314"/></StgValue>
</operation>

<operation id="1956" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1229 %trunc_ln55_82 = trunc i64 %bitcast_ln55_82

]]></Node>
<StgValue><ssdm name="trunc_ln55_82"/></StgValue>
</operation>

<operation id="1957" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1230 %bitcast_ln55_83 = bitcast i64 %select_ln55_78

]]></Node>
<StgValue><ssdm name="bitcast_ln55_83"/></StgValue>
</operation>

<operation id="1958" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1231 %tmp_315 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_83, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_315"/></StgValue>
</operation>

<operation id="1959" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1232 %trunc_ln55_83 = trunc i64 %bitcast_ln55_83

]]></Node>
<StgValue><ssdm name="trunc_ln55_83"/></StgValue>
</operation>

<operation id="1960" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1233 %icmp_ln55_164 = icmp_ne  i11 %tmp_314, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_164"/></StgValue>
</operation>

<operation id="1961" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1234 %icmp_ln55_165 = icmp_eq  i52 %trunc_ln55_82, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_165"/></StgValue>
</operation>

<operation id="1962" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1235 %or_ln55_113 = or i1 %icmp_ln55_165, i1 %icmp_ln55_164

]]></Node>
<StgValue><ssdm name="or_ln55_113"/></StgValue>
</operation>

<operation id="1963" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1236 %icmp_ln55_166 = icmp_ne  i11 %tmp_315, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_166"/></StgValue>
</operation>

<operation id="1964" st_id="93" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1237 %icmp_ln55_167 = icmp_eq  i52 %trunc_ln55_83, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_167"/></StgValue>
</operation>

<operation id="1965" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1238 %or_ln55_114 = or i1 %icmp_ln55_167, i1 %icmp_ln55_166

]]></Node>
<StgValue><ssdm name="or_ln55_114"/></StgValue>
</operation>

<operation id="1966" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1239 %and_ln55_82 = and i1 %or_ln55_113, i1 %or_ln55_114

]]></Node>
<StgValue><ssdm name="and_ln55_82"/></StgValue>
</operation>

<operation id="1967" st_id="93" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1240 %tmp_316 = fcmp_olt  i64 %p_3_40, i64 %select_ln55_78

]]></Node>
<StgValue><ssdm name="tmp_316"/></StgValue>
</operation>

<operation id="1968" st_id="93" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1241 %and_ln55_83 = and i1 %and_ln55_82, i1 %tmp_316

]]></Node>
<StgValue><ssdm name="and_ln55_83"/></StgValue>
</operation>

<operation id="1969" st_id="93" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1242 %select_ln55_81 = select i1 %and_ln55_83, i64 %p_3_40, i64 %select_ln55_78

]]></Node>
<StgValue><ssdm name="select_ln55_81"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1970" st_id="94" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1263 %tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln55_81

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1971" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1250 %bitcast_ln55_84 = bitcast i64 %p_3_41

]]></Node>
<StgValue><ssdm name="bitcast_ln55_84"/></StgValue>
</operation>

<operation id="1972" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1251 %tmp_317 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_84, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_317"/></StgValue>
</operation>

<operation id="1973" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1252 %trunc_ln55_84 = trunc i64 %bitcast_ln55_84

]]></Node>
<StgValue><ssdm name="trunc_ln55_84"/></StgValue>
</operation>

<operation id="1974" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1253 %bitcast_ln55_85 = bitcast i64 %select_ln55_81

]]></Node>
<StgValue><ssdm name="bitcast_ln55_85"/></StgValue>
</operation>

<operation id="1975" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1254 %tmp_318 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_85, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_318"/></StgValue>
</operation>

<operation id="1976" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1255 %trunc_ln55_85 = trunc i64 %bitcast_ln55_85

]]></Node>
<StgValue><ssdm name="trunc_ln55_85"/></StgValue>
</operation>

<operation id="1977" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1256 %icmp_ln55_168 = icmp_ne  i11 %tmp_317, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_168"/></StgValue>
</operation>

<operation id="1978" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1257 %icmp_ln55_169 = icmp_eq  i52 %trunc_ln55_84, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_169"/></StgValue>
</operation>

<operation id="1979" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1258 %or_ln55_115 = or i1 %icmp_ln55_169, i1 %icmp_ln55_168

]]></Node>
<StgValue><ssdm name="or_ln55_115"/></StgValue>
</operation>

<operation id="1980" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1259 %icmp_ln55_170 = icmp_ne  i11 %tmp_318, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_170"/></StgValue>
</operation>

<operation id="1981" st_id="95" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1260 %icmp_ln55_171 = icmp_eq  i52 %trunc_ln55_85, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_171"/></StgValue>
</operation>

<operation id="1982" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1261 %or_ln55_116 = or i1 %icmp_ln55_171, i1 %icmp_ln55_170

]]></Node>
<StgValue><ssdm name="or_ln55_116"/></StgValue>
</operation>

<operation id="1983" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1262 %and_ln55_84 = and i1 %or_ln55_115, i1 %or_ln55_116

]]></Node>
<StgValue><ssdm name="and_ln55_84"/></StgValue>
</operation>

<operation id="1984" st_id="95" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1263 %tmp_319 = fcmp_olt  i64 %p_3_41, i64 %select_ln55_81

]]></Node>
<StgValue><ssdm name="tmp_319"/></StgValue>
</operation>

<operation id="1985" st_id="95" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1264 %and_ln55_85 = and i1 %and_ln55_84, i1 %tmp_319

]]></Node>
<StgValue><ssdm name="and_ln55_85"/></StgValue>
</operation>

<operation id="1986" st_id="95" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1265 %select_ln55_82 = select i1 %and_ln55_85, i64 %p_3_41, i64 %select_ln55_81

]]></Node>
<StgValue><ssdm name="select_ln55_82"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1987" st_id="96" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1289 %tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln55_82

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1988" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1276 %bitcast_ln55_86 = bitcast i64 %p_3_42

]]></Node>
<StgValue><ssdm name="bitcast_ln55_86"/></StgValue>
</operation>

<operation id="1989" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1277 %tmp_320 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_86, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_320"/></StgValue>
</operation>

<operation id="1990" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1278 %trunc_ln55_86 = trunc i64 %bitcast_ln55_86

]]></Node>
<StgValue><ssdm name="trunc_ln55_86"/></StgValue>
</operation>

<operation id="1991" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1279 %bitcast_ln55_87 = bitcast i64 %select_ln55_82

]]></Node>
<StgValue><ssdm name="bitcast_ln55_87"/></StgValue>
</operation>

<operation id="1992" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1280 %tmp_321 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_87, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_321"/></StgValue>
</operation>

<operation id="1993" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1281 %trunc_ln55_87 = trunc i64 %bitcast_ln55_87

]]></Node>
<StgValue><ssdm name="trunc_ln55_87"/></StgValue>
</operation>

<operation id="1994" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1282 %icmp_ln55_172 = icmp_ne  i11 %tmp_320, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_172"/></StgValue>
</operation>

<operation id="1995" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1283 %icmp_ln55_173 = icmp_eq  i52 %trunc_ln55_86, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_173"/></StgValue>
</operation>

<operation id="1996" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1284 %or_ln55_117 = or i1 %icmp_ln55_173, i1 %icmp_ln55_172

]]></Node>
<StgValue><ssdm name="or_ln55_117"/></StgValue>
</operation>

<operation id="1997" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1285 %icmp_ln55_174 = icmp_ne  i11 %tmp_321, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_174"/></StgValue>
</operation>

<operation id="1998" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1286 %icmp_ln55_175 = icmp_eq  i52 %trunc_ln55_87, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_175"/></StgValue>
</operation>

<operation id="1999" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1287 %or_ln55_118 = or i1 %icmp_ln55_175, i1 %icmp_ln55_174

]]></Node>
<StgValue><ssdm name="or_ln55_118"/></StgValue>
</operation>

<operation id="2000" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1288 %and_ln55_86 = and i1 %or_ln55_117, i1 %or_ln55_118

]]></Node>
<StgValue><ssdm name="and_ln55_86"/></StgValue>
</operation>

<operation id="2001" st_id="97" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1289 %tmp_322 = fcmp_olt  i64 %p_3_42, i64 %select_ln55_82

]]></Node>
<StgValue><ssdm name="tmp_322"/></StgValue>
</operation>

<operation id="2002" st_id="97" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1290 %and_ln55_87 = and i1 %and_ln55_86, i1 %tmp_322

]]></Node>
<StgValue><ssdm name="and_ln55_87"/></StgValue>
</operation>

<operation id="2003" st_id="97" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1291 %select_ln55_85 = select i1 %and_ln55_87, i64 %p_3_42, i64 %select_ln55_82

]]></Node>
<StgValue><ssdm name="select_ln55_85"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="2004" st_id="98" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1312 %tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln55_85

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="2005" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1299 %bitcast_ln55_88 = bitcast i64 %p_3_43

]]></Node>
<StgValue><ssdm name="bitcast_ln55_88"/></StgValue>
</operation>

<operation id="2006" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1300 %tmp_323 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_88, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_323"/></StgValue>
</operation>

<operation id="2007" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1301 %trunc_ln55_88 = trunc i64 %bitcast_ln55_88

]]></Node>
<StgValue><ssdm name="trunc_ln55_88"/></StgValue>
</operation>

<operation id="2008" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1302 %bitcast_ln55_89 = bitcast i64 %select_ln55_85

]]></Node>
<StgValue><ssdm name="bitcast_ln55_89"/></StgValue>
</operation>

<operation id="2009" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1303 %tmp_324 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_89, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_324"/></StgValue>
</operation>

<operation id="2010" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1304 %trunc_ln55_89 = trunc i64 %bitcast_ln55_89

]]></Node>
<StgValue><ssdm name="trunc_ln55_89"/></StgValue>
</operation>

<operation id="2011" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1305 %icmp_ln55_176 = icmp_ne  i11 %tmp_323, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_176"/></StgValue>
</operation>

<operation id="2012" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1306 %icmp_ln55_177 = icmp_eq  i52 %trunc_ln55_88, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_177"/></StgValue>
</operation>

<operation id="2013" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1307 %or_ln55_119 = or i1 %icmp_ln55_177, i1 %icmp_ln55_176

]]></Node>
<StgValue><ssdm name="or_ln55_119"/></StgValue>
</operation>

<operation id="2014" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1308 %icmp_ln55_178 = icmp_ne  i11 %tmp_324, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_178"/></StgValue>
</operation>

<operation id="2015" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1309 %icmp_ln55_179 = icmp_eq  i52 %trunc_ln55_89, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_179"/></StgValue>
</operation>

<operation id="2016" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1310 %or_ln55_120 = or i1 %icmp_ln55_179, i1 %icmp_ln55_178

]]></Node>
<StgValue><ssdm name="or_ln55_120"/></StgValue>
</operation>

<operation id="2017" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1311 %and_ln55_88 = and i1 %or_ln55_119, i1 %or_ln55_120

]]></Node>
<StgValue><ssdm name="and_ln55_88"/></StgValue>
</operation>

<operation id="2018" st_id="99" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1312 %tmp_325 = fcmp_olt  i64 %p_3_43, i64 %select_ln55_85

]]></Node>
<StgValue><ssdm name="tmp_325"/></StgValue>
</operation>

<operation id="2019" st_id="99" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1313 %and_ln55_89 = and i1 %and_ln55_88, i1 %tmp_325

]]></Node>
<StgValue><ssdm name="and_ln55_89"/></StgValue>
</operation>

<operation id="2020" st_id="99" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1314 %select_ln55_86 = select i1 %and_ln55_89, i64 %p_3_43, i64 %select_ln55_85

]]></Node>
<StgValue><ssdm name="select_ln55_86"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="2021" st_id="100" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1338 %tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln55_86

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="2022" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1325 %bitcast_ln55_90 = bitcast i64 %p_3_44

]]></Node>
<StgValue><ssdm name="bitcast_ln55_90"/></StgValue>
</operation>

<operation id="2023" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1326 %tmp_326 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_90, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_326"/></StgValue>
</operation>

<operation id="2024" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1327 %trunc_ln55_90 = trunc i64 %bitcast_ln55_90

]]></Node>
<StgValue><ssdm name="trunc_ln55_90"/></StgValue>
</operation>

<operation id="2025" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1328 %bitcast_ln55_91 = bitcast i64 %select_ln55_86

]]></Node>
<StgValue><ssdm name="bitcast_ln55_91"/></StgValue>
</operation>

<operation id="2026" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1329 %tmp_327 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_91, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_327"/></StgValue>
</operation>

<operation id="2027" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1330 %trunc_ln55_91 = trunc i64 %bitcast_ln55_91

]]></Node>
<StgValue><ssdm name="trunc_ln55_91"/></StgValue>
</operation>

<operation id="2028" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1331 %icmp_ln55_180 = icmp_ne  i11 %tmp_326, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_180"/></StgValue>
</operation>

<operation id="2029" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1332 %icmp_ln55_181 = icmp_eq  i52 %trunc_ln55_90, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_181"/></StgValue>
</operation>

<operation id="2030" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1333 %or_ln55_121 = or i1 %icmp_ln55_181, i1 %icmp_ln55_180

]]></Node>
<StgValue><ssdm name="or_ln55_121"/></StgValue>
</operation>

<operation id="2031" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1334 %icmp_ln55_182 = icmp_ne  i11 %tmp_327, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_182"/></StgValue>
</operation>

<operation id="2032" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1335 %icmp_ln55_183 = icmp_eq  i52 %trunc_ln55_91, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_183"/></StgValue>
</operation>

<operation id="2033" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1336 %or_ln55_122 = or i1 %icmp_ln55_183, i1 %icmp_ln55_182

]]></Node>
<StgValue><ssdm name="or_ln55_122"/></StgValue>
</operation>

<operation id="2034" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1337 %and_ln55_90 = and i1 %or_ln55_121, i1 %or_ln55_122

]]></Node>
<StgValue><ssdm name="and_ln55_90"/></StgValue>
</operation>

<operation id="2035" st_id="101" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1338 %tmp_328 = fcmp_olt  i64 %p_3_44, i64 %select_ln55_86

]]></Node>
<StgValue><ssdm name="tmp_328"/></StgValue>
</operation>

<operation id="2036" st_id="101" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1339 %and_ln55_91 = and i1 %and_ln55_90, i1 %tmp_328

]]></Node>
<StgValue><ssdm name="and_ln55_91"/></StgValue>
</operation>

<operation id="2037" st_id="101" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1340 %select_ln55_89 = select i1 %and_ln55_91, i64 %p_3_44, i64 %select_ln55_86

]]></Node>
<StgValue><ssdm name="select_ln55_89"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="2038" st_id="102" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1361 %tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln55_89

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="2039" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1348 %bitcast_ln55_92 = bitcast i64 %p_3_45

]]></Node>
<StgValue><ssdm name="bitcast_ln55_92"/></StgValue>
</operation>

<operation id="2040" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1349 %tmp_329 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_92, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_329"/></StgValue>
</operation>

<operation id="2041" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1350 %trunc_ln55_92 = trunc i64 %bitcast_ln55_92

]]></Node>
<StgValue><ssdm name="trunc_ln55_92"/></StgValue>
</operation>

<operation id="2042" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1351 %bitcast_ln55_93 = bitcast i64 %select_ln55_89

]]></Node>
<StgValue><ssdm name="bitcast_ln55_93"/></StgValue>
</operation>

<operation id="2043" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1373" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1352 %tmp_330 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_93, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_330"/></StgValue>
</operation>

<operation id="2044" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1374" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1353 %trunc_ln55_93 = trunc i64 %bitcast_ln55_93

]]></Node>
<StgValue><ssdm name="trunc_ln55_93"/></StgValue>
</operation>

<operation id="2045" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1354 %icmp_ln55_184 = icmp_ne  i11 %tmp_329, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_184"/></StgValue>
</operation>

<operation id="2046" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1355 %icmp_ln55_185 = icmp_eq  i52 %trunc_ln55_92, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_185"/></StgValue>
</operation>

<operation id="2047" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1356 %or_ln55_123 = or i1 %icmp_ln55_185, i1 %icmp_ln55_184

]]></Node>
<StgValue><ssdm name="or_ln55_123"/></StgValue>
</operation>

<operation id="2048" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1357 %icmp_ln55_186 = icmp_ne  i11 %tmp_330, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_186"/></StgValue>
</operation>

<operation id="2049" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1358 %icmp_ln55_187 = icmp_eq  i52 %trunc_ln55_93, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_187"/></StgValue>
</operation>

<operation id="2050" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1359 %or_ln55_124 = or i1 %icmp_ln55_187, i1 %icmp_ln55_186

]]></Node>
<StgValue><ssdm name="or_ln55_124"/></StgValue>
</operation>

<operation id="2051" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1360 %and_ln55_92 = and i1 %or_ln55_123, i1 %or_ln55_124

]]></Node>
<StgValue><ssdm name="and_ln55_92"/></StgValue>
</operation>

<operation id="2052" st_id="103" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1361 %tmp_331 = fcmp_olt  i64 %p_3_45, i64 %select_ln55_89

]]></Node>
<StgValue><ssdm name="tmp_331"/></StgValue>
</operation>

<operation id="2053" st_id="103" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1362 %and_ln55_93 = and i1 %and_ln55_92, i1 %tmp_331

]]></Node>
<StgValue><ssdm name="and_ln55_93"/></StgValue>
</operation>

<operation id="2054" st_id="103" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1384" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1363 %select_ln55_90 = select i1 %and_ln55_93, i64 %p_3_45, i64 %select_ln55_89

]]></Node>
<StgValue><ssdm name="select_ln55_90"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="2055" st_id="104" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1387 %tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln55_90

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="2056" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1374 %bitcast_ln55_94 = bitcast i64 %p_3_46

]]></Node>
<StgValue><ssdm name="bitcast_ln55_94"/></StgValue>
</operation>

<operation id="2057" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1375 %tmp_332 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_94, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_332"/></StgValue>
</operation>

<operation id="2058" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1376 %trunc_ln55_94 = trunc i64 %bitcast_ln55_94

]]></Node>
<StgValue><ssdm name="trunc_ln55_94"/></StgValue>
</operation>

<operation id="2059" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1377 %bitcast_ln55_95 = bitcast i64 %select_ln55_90

]]></Node>
<StgValue><ssdm name="bitcast_ln55_95"/></StgValue>
</operation>

<operation id="2060" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1378 %tmp_333 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_95, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_333"/></StgValue>
</operation>

<operation id="2061" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1379 %trunc_ln55_95 = trunc i64 %bitcast_ln55_95

]]></Node>
<StgValue><ssdm name="trunc_ln55_95"/></StgValue>
</operation>

<operation id="2062" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1380 %icmp_ln55_188 = icmp_ne  i11 %tmp_332, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_188"/></StgValue>
</operation>

<operation id="2063" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1381 %icmp_ln55_189 = icmp_eq  i52 %trunc_ln55_94, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_189"/></StgValue>
</operation>

<operation id="2064" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1382 %or_ln55_125 = or i1 %icmp_ln55_189, i1 %icmp_ln55_188

]]></Node>
<StgValue><ssdm name="or_ln55_125"/></StgValue>
</operation>

<operation id="2065" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1383 %icmp_ln55_190 = icmp_ne  i11 %tmp_333, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_190"/></StgValue>
</operation>

<operation id="2066" st_id="105" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1384 %icmp_ln55_191 = icmp_eq  i52 %trunc_ln55_95, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_191"/></StgValue>
</operation>

<operation id="2067" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1385 %or_ln55_126 = or i1 %icmp_ln55_191, i1 %icmp_ln55_190

]]></Node>
<StgValue><ssdm name="or_ln55_126"/></StgValue>
</operation>

<operation id="2068" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1386 %and_ln55_94 = and i1 %or_ln55_125, i1 %or_ln55_126

]]></Node>
<StgValue><ssdm name="and_ln55_94"/></StgValue>
</operation>

<operation id="2069" st_id="105" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1387 %tmp_334 = fcmp_olt  i64 %p_3_46, i64 %select_ln55_90

]]></Node>
<StgValue><ssdm name="tmp_334"/></StgValue>
</operation>

<operation id="2070" st_id="105" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1388 %and_ln55_95 = and i1 %and_ln55_94, i1 %tmp_334

]]></Node>
<StgValue><ssdm name="and_ln55_95"/></StgValue>
</operation>

<operation id="2071" st_id="105" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1389 %select_ln55_93 = select i1 %and_ln55_95, i64 %p_3_46, i64 %select_ln55_90

]]></Node>
<StgValue><ssdm name="select_ln55_93"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="2072" st_id="106" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1410 %tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln55_93

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="2073" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1397 %bitcast_ln55_96 = bitcast i64 %p_3_47

]]></Node>
<StgValue><ssdm name="bitcast_ln55_96"/></StgValue>
</operation>

<operation id="2074" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1419" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1398 %tmp_335 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_96, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_335"/></StgValue>
</operation>

<operation id="2075" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1420" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1399 %trunc_ln55_96 = trunc i64 %bitcast_ln55_96

]]></Node>
<StgValue><ssdm name="trunc_ln55_96"/></StgValue>
</operation>

<operation id="2076" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1421" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1400 %bitcast_ln55_97 = bitcast i64 %select_ln55_93

]]></Node>
<StgValue><ssdm name="bitcast_ln55_97"/></StgValue>
</operation>

<operation id="2077" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1422" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1401 %tmp_336 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_97, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_336"/></StgValue>
</operation>

<operation id="2078" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1423" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1402 %trunc_ln55_97 = trunc i64 %bitcast_ln55_97

]]></Node>
<StgValue><ssdm name="trunc_ln55_97"/></StgValue>
</operation>

<operation id="2079" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1403 %icmp_ln55_192 = icmp_ne  i11 %tmp_335, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_192"/></StgValue>
</operation>

<operation id="2080" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1404 %icmp_ln55_193 = icmp_eq  i52 %trunc_ln55_96, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_193"/></StgValue>
</operation>

<operation id="2081" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1405 %or_ln55_127 = or i1 %icmp_ln55_193, i1 %icmp_ln55_192

]]></Node>
<StgValue><ssdm name="or_ln55_127"/></StgValue>
</operation>

<operation id="2082" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1406 %icmp_ln55_194 = icmp_ne  i11 %tmp_336, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_194"/></StgValue>
</operation>

<operation id="2083" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1407 %icmp_ln55_195 = icmp_eq  i52 %trunc_ln55_97, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_195"/></StgValue>
</operation>

<operation id="2084" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1408 %or_ln55_128 = or i1 %icmp_ln55_195, i1 %icmp_ln55_194

]]></Node>
<StgValue><ssdm name="or_ln55_128"/></StgValue>
</operation>

<operation id="2085" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1409 %and_ln55_96 = and i1 %or_ln55_127, i1 %or_ln55_128

]]></Node>
<StgValue><ssdm name="and_ln55_96"/></StgValue>
</operation>

<operation id="2086" st_id="107" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1410 %tmp_337 = fcmp_olt  i64 %p_3_47, i64 %select_ln55_93

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="2087" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1411 %and_ln55_97 = and i1 %and_ln55_96, i1 %tmp_337

]]></Node>
<StgValue><ssdm name="and_ln55_97"/></StgValue>
</operation>

<operation id="2088" st_id="107" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1433" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1412 %select_ln55_94 = select i1 %and_ln55_97, i64 %p_3_47, i64 %select_ln55_93

]]></Node>
<StgValue><ssdm name="select_ln55_94"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="2089" st_id="108" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1436 %tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln55_94

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="2090" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1444" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1423 %bitcast_ln55_98 = bitcast i64 %p_3_48

]]></Node>
<StgValue><ssdm name="bitcast_ln55_98"/></StgValue>
</operation>

<operation id="2091" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1424 %tmp_338 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_98, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="2092" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1446" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1425 %trunc_ln55_98 = trunc i64 %bitcast_ln55_98

]]></Node>
<StgValue><ssdm name="trunc_ln55_98"/></StgValue>
</operation>

<operation id="2093" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1447" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1426 %bitcast_ln55_99 = bitcast i64 %select_ln55_94

]]></Node>
<StgValue><ssdm name="bitcast_ln55_99"/></StgValue>
</operation>

<operation id="2094" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1448" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1427 %tmp_339 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_99, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="2095" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1449" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1428 %trunc_ln55_99 = trunc i64 %bitcast_ln55_99

]]></Node>
<StgValue><ssdm name="trunc_ln55_99"/></StgValue>
</operation>

<operation id="2096" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1429 %icmp_ln55_196 = icmp_ne  i11 %tmp_338, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_196"/></StgValue>
</operation>

<operation id="2097" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1430 %icmp_ln55_197 = icmp_eq  i52 %trunc_ln55_98, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_197"/></StgValue>
</operation>

<operation id="2098" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1431 %or_ln55_129 = or i1 %icmp_ln55_197, i1 %icmp_ln55_196

]]></Node>
<StgValue><ssdm name="or_ln55_129"/></StgValue>
</operation>

<operation id="2099" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1432 %icmp_ln55_198 = icmp_ne  i11 %tmp_339, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_198"/></StgValue>
</operation>

<operation id="2100" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1433 %icmp_ln55_199 = icmp_eq  i52 %trunc_ln55_99, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_199"/></StgValue>
</operation>

<operation id="2101" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1434 %or_ln55_130 = or i1 %icmp_ln55_199, i1 %icmp_ln55_198

]]></Node>
<StgValue><ssdm name="or_ln55_130"/></StgValue>
</operation>

<operation id="2102" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1435 %and_ln55_98 = and i1 %or_ln55_129, i1 %or_ln55_130

]]></Node>
<StgValue><ssdm name="and_ln55_98"/></StgValue>
</operation>

<operation id="2103" st_id="109" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1436 %tmp_340 = fcmp_olt  i64 %p_3_48, i64 %select_ln55_94

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="2104" st_id="109" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1437 %and_ln55_99 = and i1 %and_ln55_98, i1 %tmp_340

]]></Node>
<StgValue><ssdm name="and_ln55_99"/></StgValue>
</operation>

<operation id="2105" st_id="109" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1438 %select_ln55_97 = select i1 %and_ln55_99, i64 %p_3_48, i64 %select_ln55_94

]]></Node>
<StgValue><ssdm name="select_ln55_97"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="2106" st_id="110" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1459 %tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln55_97

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="2107" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1467" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1446 %bitcast_ln55_100 = bitcast i64 %p_3_49

]]></Node>
<StgValue><ssdm name="bitcast_ln55_100"/></StgValue>
</operation>

<operation id="2108" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1447 %tmp_341 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_100, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="2109" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1448 %trunc_ln55_100 = trunc i64 %bitcast_ln55_100

]]></Node>
<StgValue><ssdm name="trunc_ln55_100"/></StgValue>
</operation>

<operation id="2110" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1470" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1449 %bitcast_ln55_101 = bitcast i64 %select_ln55_97

]]></Node>
<StgValue><ssdm name="bitcast_ln55_101"/></StgValue>
</operation>

<operation id="2111" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1471" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1450 %tmp_342 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_101, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="2112" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1472" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1451 %trunc_ln55_101 = trunc i64 %bitcast_ln55_101

]]></Node>
<StgValue><ssdm name="trunc_ln55_101"/></StgValue>
</operation>

<operation id="2113" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1452 %icmp_ln55_200 = icmp_ne  i11 %tmp_341, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_200"/></StgValue>
</operation>

<operation id="2114" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1453 %icmp_ln55_201 = icmp_eq  i52 %trunc_ln55_100, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_201"/></StgValue>
</operation>

<operation id="2115" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1454 %or_ln55_131 = or i1 %icmp_ln55_201, i1 %icmp_ln55_200

]]></Node>
<StgValue><ssdm name="or_ln55_131"/></StgValue>
</operation>

<operation id="2116" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1455 %icmp_ln55_202 = icmp_ne  i11 %tmp_342, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_202"/></StgValue>
</operation>

<operation id="2117" st_id="111" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1456 %icmp_ln55_203 = icmp_eq  i52 %trunc_ln55_101, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_203"/></StgValue>
</operation>

<operation id="2118" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1457 %or_ln55_132 = or i1 %icmp_ln55_203, i1 %icmp_ln55_202

]]></Node>
<StgValue><ssdm name="or_ln55_132"/></StgValue>
</operation>

<operation id="2119" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1458 %and_ln55_100 = and i1 %or_ln55_131, i1 %or_ln55_132

]]></Node>
<StgValue><ssdm name="and_ln55_100"/></StgValue>
</operation>

<operation id="2120" st_id="111" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1459 %tmp_343 = fcmp_olt  i64 %p_3_49, i64 %select_ln55_97

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="2121" st_id="111" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1460 %and_ln55_101 = and i1 %and_ln55_100, i1 %tmp_343

]]></Node>
<StgValue><ssdm name="and_ln55_101"/></StgValue>
</operation>

<operation id="2122" st_id="111" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1482" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1461 %select_ln55_98 = select i1 %and_ln55_101, i64 %p_3_49, i64 %select_ln55_97

]]></Node>
<StgValue><ssdm name="select_ln55_98"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="2123" st_id="112" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1485 %tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln55_98

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="2124" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1493" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1472 %bitcast_ln55_102 = bitcast i64 %p_3_50

]]></Node>
<StgValue><ssdm name="bitcast_ln55_102"/></StgValue>
</operation>

<operation id="2125" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1494" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1473 %tmp_344 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_102, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="2126" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1474 %trunc_ln55_102 = trunc i64 %bitcast_ln55_102

]]></Node>
<StgValue><ssdm name="trunc_ln55_102"/></StgValue>
</operation>

<operation id="2127" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1475 %bitcast_ln55_103 = bitcast i64 %select_ln55_98

]]></Node>
<StgValue><ssdm name="bitcast_ln55_103"/></StgValue>
</operation>

<operation id="2128" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1476 %tmp_345 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_103, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="2129" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1477 %trunc_ln55_103 = trunc i64 %bitcast_ln55_103

]]></Node>
<StgValue><ssdm name="trunc_ln55_103"/></StgValue>
</operation>

<operation id="2130" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1478 %icmp_ln55_204 = icmp_ne  i11 %tmp_344, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_204"/></StgValue>
</operation>

<operation id="2131" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1479 %icmp_ln55_205 = icmp_eq  i52 %trunc_ln55_102, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_205"/></StgValue>
</operation>

<operation id="2132" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1480 %or_ln55_133 = or i1 %icmp_ln55_205, i1 %icmp_ln55_204

]]></Node>
<StgValue><ssdm name="or_ln55_133"/></StgValue>
</operation>

<operation id="2133" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1481 %icmp_ln55_206 = icmp_ne  i11 %tmp_345, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_206"/></StgValue>
</operation>

<operation id="2134" st_id="113" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1482 %icmp_ln55_207 = icmp_eq  i52 %trunc_ln55_103, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_207"/></StgValue>
</operation>

<operation id="2135" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1483 %or_ln55_134 = or i1 %icmp_ln55_207, i1 %icmp_ln55_206

]]></Node>
<StgValue><ssdm name="or_ln55_134"/></StgValue>
</operation>

<operation id="2136" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1484 %and_ln55_102 = and i1 %or_ln55_133, i1 %or_ln55_134

]]></Node>
<StgValue><ssdm name="and_ln55_102"/></StgValue>
</operation>

<operation id="2137" st_id="113" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1485 %tmp_346 = fcmp_olt  i64 %p_3_50, i64 %select_ln55_98

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="2138" st_id="113" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1486 %and_ln55_103 = and i1 %and_ln55_102, i1 %tmp_346

]]></Node>
<StgValue><ssdm name="and_ln55_103"/></StgValue>
</operation>

<operation id="2139" st_id="113" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1508" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1487 %select_ln55_101 = select i1 %and_ln55_103, i64 %p_3_50, i64 %select_ln55_98

]]></Node>
<StgValue><ssdm name="select_ln55_101"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="2140" st_id="114" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1508 %tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln55_101

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="2141" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1495 %bitcast_ln55_104 = bitcast i64 %p_3_51

]]></Node>
<StgValue><ssdm name="bitcast_ln55_104"/></StgValue>
</operation>

<operation id="2142" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1496 %tmp_347 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_104, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="2143" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1497 %trunc_ln55_104 = trunc i64 %bitcast_ln55_104

]]></Node>
<StgValue><ssdm name="trunc_ln55_104"/></StgValue>
</operation>

<operation id="2144" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1498 %bitcast_ln55_105 = bitcast i64 %select_ln55_101

]]></Node>
<StgValue><ssdm name="bitcast_ln55_105"/></StgValue>
</operation>

<operation id="2145" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1499 %tmp_348 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_105, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="2146" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1500 %trunc_ln55_105 = trunc i64 %bitcast_ln55_105

]]></Node>
<StgValue><ssdm name="trunc_ln55_105"/></StgValue>
</operation>

<operation id="2147" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1501 %icmp_ln55_208 = icmp_ne  i11 %tmp_347, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_208"/></StgValue>
</operation>

<operation id="2148" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1502 %icmp_ln55_209 = icmp_eq  i52 %trunc_ln55_104, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_209"/></StgValue>
</operation>

<operation id="2149" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1503 %or_ln55_135 = or i1 %icmp_ln55_209, i1 %icmp_ln55_208

]]></Node>
<StgValue><ssdm name="or_ln55_135"/></StgValue>
</operation>

<operation id="2150" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1504 %icmp_ln55_210 = icmp_ne  i11 %tmp_348, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_210"/></StgValue>
</operation>

<operation id="2151" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1505 %icmp_ln55_211 = icmp_eq  i52 %trunc_ln55_105, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_211"/></StgValue>
</operation>

<operation id="2152" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1506 %or_ln55_136 = or i1 %icmp_ln55_211, i1 %icmp_ln55_210

]]></Node>
<StgValue><ssdm name="or_ln55_136"/></StgValue>
</operation>

<operation id="2153" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1507 %and_ln55_104 = and i1 %or_ln55_135, i1 %or_ln55_136

]]></Node>
<StgValue><ssdm name="and_ln55_104"/></StgValue>
</operation>

<operation id="2154" st_id="115" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1508 %tmp_349 = fcmp_olt  i64 %p_3_51, i64 %select_ln55_101

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>

<operation id="2155" st_id="115" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1509 %and_ln55_105 = and i1 %and_ln55_104, i1 %tmp_349

]]></Node>
<StgValue><ssdm name="and_ln55_105"/></StgValue>
</operation>

<operation id="2156" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1510 %select_ln55_102 = select i1 %and_ln55_105, i64 %p_3_51, i64 %select_ln55_101

]]></Node>
<StgValue><ssdm name="select_ln55_102"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="2157" st_id="116" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1534 %tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln55_102

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="2158" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1542" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1521 %bitcast_ln55_106 = bitcast i64 %p_3_52

]]></Node>
<StgValue><ssdm name="bitcast_ln55_106"/></StgValue>
</operation>

<operation id="2159" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1522 %tmp_350 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_106, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="2160" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1523 %trunc_ln55_106 = trunc i64 %bitcast_ln55_106

]]></Node>
<StgValue><ssdm name="trunc_ln55_106"/></StgValue>
</operation>

<operation id="2161" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1524 %bitcast_ln55_107 = bitcast i64 %select_ln55_102

]]></Node>
<StgValue><ssdm name="bitcast_ln55_107"/></StgValue>
</operation>

<operation id="2162" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1525 %tmp_351 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_107, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_351"/></StgValue>
</operation>

<operation id="2163" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1526 %trunc_ln55_107 = trunc i64 %bitcast_ln55_107

]]></Node>
<StgValue><ssdm name="trunc_ln55_107"/></StgValue>
</operation>

<operation id="2164" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1527 %icmp_ln55_212 = icmp_ne  i11 %tmp_350, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_212"/></StgValue>
</operation>

<operation id="2165" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1528 %icmp_ln55_213 = icmp_eq  i52 %trunc_ln55_106, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_213"/></StgValue>
</operation>

<operation id="2166" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1529 %or_ln55_137 = or i1 %icmp_ln55_213, i1 %icmp_ln55_212

]]></Node>
<StgValue><ssdm name="or_ln55_137"/></StgValue>
</operation>

<operation id="2167" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1530 %icmp_ln55_214 = icmp_ne  i11 %tmp_351, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_214"/></StgValue>
</operation>

<operation id="2168" st_id="117" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1531 %icmp_ln55_215 = icmp_eq  i52 %trunc_ln55_107, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_215"/></StgValue>
</operation>

<operation id="2169" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1532 %or_ln55_138 = or i1 %icmp_ln55_215, i1 %icmp_ln55_214

]]></Node>
<StgValue><ssdm name="or_ln55_138"/></StgValue>
</operation>

<operation id="2170" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1533 %and_ln55_106 = and i1 %or_ln55_137, i1 %or_ln55_138

]]></Node>
<StgValue><ssdm name="and_ln55_106"/></StgValue>
</operation>

<operation id="2171" st_id="117" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1534 %tmp_352 = fcmp_olt  i64 %p_3_52, i64 %select_ln55_102

]]></Node>
<StgValue><ssdm name="tmp_352"/></StgValue>
</operation>

<operation id="2172" st_id="117" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1535 %and_ln55_107 = and i1 %and_ln55_106, i1 %tmp_352

]]></Node>
<StgValue><ssdm name="and_ln55_107"/></StgValue>
</operation>

<operation id="2173" st_id="117" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1536 %select_ln55_105 = select i1 %and_ln55_107, i64 %p_3_52, i64 %select_ln55_102

]]></Node>
<StgValue><ssdm name="select_ln55_105"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="2174" st_id="118" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1557 %tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln55_105

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="2175" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1544 %bitcast_ln55_108 = bitcast i64 %p_3_53

]]></Node>
<StgValue><ssdm name="bitcast_ln55_108"/></StgValue>
</operation>

<operation id="2176" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1545 %tmp_353 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_108, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_353"/></StgValue>
</operation>

<operation id="2177" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1546 %trunc_ln55_108 = trunc i64 %bitcast_ln55_108

]]></Node>
<StgValue><ssdm name="trunc_ln55_108"/></StgValue>
</operation>

<operation id="2178" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1547 %bitcast_ln55_109 = bitcast i64 %select_ln55_105

]]></Node>
<StgValue><ssdm name="bitcast_ln55_109"/></StgValue>
</operation>

<operation id="2179" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1548 %tmp_354 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_109, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="2180" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1549 %trunc_ln55_109 = trunc i64 %bitcast_ln55_109

]]></Node>
<StgValue><ssdm name="trunc_ln55_109"/></StgValue>
</operation>

<operation id="2181" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1550 %icmp_ln55_216 = icmp_ne  i11 %tmp_353, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_216"/></StgValue>
</operation>

<operation id="2182" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1551 %icmp_ln55_217 = icmp_eq  i52 %trunc_ln55_108, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_217"/></StgValue>
</operation>

<operation id="2183" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1552 %or_ln55_139 = or i1 %icmp_ln55_217, i1 %icmp_ln55_216

]]></Node>
<StgValue><ssdm name="or_ln55_139"/></StgValue>
</operation>

<operation id="2184" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1553 %icmp_ln55_218 = icmp_ne  i11 %tmp_354, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_218"/></StgValue>
</operation>

<operation id="2185" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1554 %icmp_ln55_219 = icmp_eq  i52 %trunc_ln55_109, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_219"/></StgValue>
</operation>

<operation id="2186" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1555 %or_ln55_140 = or i1 %icmp_ln55_219, i1 %icmp_ln55_218

]]></Node>
<StgValue><ssdm name="or_ln55_140"/></StgValue>
</operation>

<operation id="2187" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1556 %and_ln55_108 = and i1 %or_ln55_139, i1 %or_ln55_140

]]></Node>
<StgValue><ssdm name="and_ln55_108"/></StgValue>
</operation>

<operation id="2188" st_id="119" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1557 %tmp_355 = fcmp_olt  i64 %p_3_53, i64 %select_ln55_105

]]></Node>
<StgValue><ssdm name="tmp_355"/></StgValue>
</operation>

<operation id="2189" st_id="119" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1558 %and_ln55_109 = and i1 %and_ln55_108, i1 %tmp_355

]]></Node>
<StgValue><ssdm name="and_ln55_109"/></StgValue>
</operation>

<operation id="2190" st_id="119" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1559 %select_ln55_106 = select i1 %and_ln55_109, i64 %p_3_53, i64 %select_ln55_105

]]></Node>
<StgValue><ssdm name="select_ln55_106"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="2191" st_id="120" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1583 %tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln55_106

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="2192" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1570 %bitcast_ln55_110 = bitcast i64 %p_3_54

]]></Node>
<StgValue><ssdm name="bitcast_ln55_110"/></StgValue>
</operation>

<operation id="2193" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1571 %tmp_356 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_110, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_356"/></StgValue>
</operation>

<operation id="2194" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1572 %trunc_ln55_110 = trunc i64 %bitcast_ln55_110

]]></Node>
<StgValue><ssdm name="trunc_ln55_110"/></StgValue>
</operation>

<operation id="2195" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1573 %bitcast_ln55_111 = bitcast i64 %select_ln55_106

]]></Node>
<StgValue><ssdm name="bitcast_ln55_111"/></StgValue>
</operation>

<operation id="2196" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1574 %tmp_357 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_111, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_357"/></StgValue>
</operation>

<operation id="2197" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1575 %trunc_ln55_111 = trunc i64 %bitcast_ln55_111

]]></Node>
<StgValue><ssdm name="trunc_ln55_111"/></StgValue>
</operation>

<operation id="2198" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1576 %icmp_ln55_220 = icmp_ne  i11 %tmp_356, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_220"/></StgValue>
</operation>

<operation id="2199" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1577 %icmp_ln55_221 = icmp_eq  i52 %trunc_ln55_110, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_221"/></StgValue>
</operation>

<operation id="2200" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1578 %or_ln55_141 = or i1 %icmp_ln55_221, i1 %icmp_ln55_220

]]></Node>
<StgValue><ssdm name="or_ln55_141"/></StgValue>
</operation>

<operation id="2201" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1579 %icmp_ln55_222 = icmp_ne  i11 %tmp_357, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_222"/></StgValue>
</operation>

<operation id="2202" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1580 %icmp_ln55_223 = icmp_eq  i52 %trunc_ln55_111, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_223"/></StgValue>
</operation>

<operation id="2203" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1581 %or_ln55_142 = or i1 %icmp_ln55_223, i1 %icmp_ln55_222

]]></Node>
<StgValue><ssdm name="or_ln55_142"/></StgValue>
</operation>

<operation id="2204" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1582 %and_ln55_110 = and i1 %or_ln55_141, i1 %or_ln55_142

]]></Node>
<StgValue><ssdm name="and_ln55_110"/></StgValue>
</operation>

<operation id="2205" st_id="121" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1583 %tmp_358 = fcmp_olt  i64 %p_3_54, i64 %select_ln55_106

]]></Node>
<StgValue><ssdm name="tmp_358"/></StgValue>
</operation>

<operation id="2206" st_id="121" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1584 %and_ln55_111 = and i1 %and_ln55_110, i1 %tmp_358

]]></Node>
<StgValue><ssdm name="and_ln55_111"/></StgValue>
</operation>

<operation id="2207" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1585 %select_ln55_109 = select i1 %and_ln55_111, i64 %p_3_54, i64 %select_ln55_106

]]></Node>
<StgValue><ssdm name="select_ln55_109"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="2208" st_id="122" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1606 %tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln55_109

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="2209" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1593 %bitcast_ln55_112 = bitcast i64 %p_3_55

]]></Node>
<StgValue><ssdm name="bitcast_ln55_112"/></StgValue>
</operation>

<operation id="2210" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1594 %tmp_359 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_112, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_359"/></StgValue>
</operation>

<operation id="2211" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1595 %trunc_ln55_112 = trunc i64 %bitcast_ln55_112

]]></Node>
<StgValue><ssdm name="trunc_ln55_112"/></StgValue>
</operation>

<operation id="2212" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1596 %bitcast_ln55_113 = bitcast i64 %select_ln55_109

]]></Node>
<StgValue><ssdm name="bitcast_ln55_113"/></StgValue>
</operation>

<operation id="2213" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1597 %tmp_360 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_113, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_360"/></StgValue>
</operation>

<operation id="2214" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1619" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1598 %trunc_ln55_113 = trunc i64 %bitcast_ln55_113

]]></Node>
<StgValue><ssdm name="trunc_ln55_113"/></StgValue>
</operation>

<operation id="2215" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1599 %icmp_ln55_224 = icmp_ne  i11 %tmp_359, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_224"/></StgValue>
</operation>

<operation id="2216" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1600 %icmp_ln55_225 = icmp_eq  i52 %trunc_ln55_112, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_225"/></StgValue>
</operation>

<operation id="2217" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1601 %or_ln55_143 = or i1 %icmp_ln55_225, i1 %icmp_ln55_224

]]></Node>
<StgValue><ssdm name="or_ln55_143"/></StgValue>
</operation>

<operation id="2218" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1602 %icmp_ln55_226 = icmp_ne  i11 %tmp_360, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_226"/></StgValue>
</operation>

<operation id="2219" st_id="123" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1603 %icmp_ln55_227 = icmp_eq  i52 %trunc_ln55_113, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_227"/></StgValue>
</operation>

<operation id="2220" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1604 %or_ln55_144 = or i1 %icmp_ln55_227, i1 %icmp_ln55_226

]]></Node>
<StgValue><ssdm name="or_ln55_144"/></StgValue>
</operation>

<operation id="2221" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1605 %and_ln55_112 = and i1 %or_ln55_143, i1 %or_ln55_144

]]></Node>
<StgValue><ssdm name="and_ln55_112"/></StgValue>
</operation>

<operation id="2222" st_id="123" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1606 %tmp_361 = fcmp_olt  i64 %p_3_55, i64 %select_ln55_109

]]></Node>
<StgValue><ssdm name="tmp_361"/></StgValue>
</operation>

<operation id="2223" st_id="123" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1607 %and_ln55_113 = and i1 %and_ln55_112, i1 %tmp_361

]]></Node>
<StgValue><ssdm name="and_ln55_113"/></StgValue>
</operation>

<operation id="2224" st_id="123" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1608 %select_ln55_110 = select i1 %and_ln55_113, i64 %p_3_55, i64 %select_ln55_109

]]></Node>
<StgValue><ssdm name="select_ln55_110"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="2225" st_id="124" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1632 %tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln55_110

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="2226" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1640" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1619 %bitcast_ln55_114 = bitcast i64 %p_3_56

]]></Node>
<StgValue><ssdm name="bitcast_ln55_114"/></StgValue>
</operation>

<operation id="2227" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1620 %tmp_362 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_114, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_362"/></StgValue>
</operation>

<operation id="2228" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1621 %trunc_ln55_114 = trunc i64 %bitcast_ln55_114

]]></Node>
<StgValue><ssdm name="trunc_ln55_114"/></StgValue>
</operation>

<operation id="2229" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1622 %bitcast_ln55_115 = bitcast i64 %select_ln55_110

]]></Node>
<StgValue><ssdm name="bitcast_ln55_115"/></StgValue>
</operation>

<operation id="2230" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1623 %tmp_363 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_115, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_363"/></StgValue>
</operation>

<operation id="2231" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1624 %trunc_ln55_115 = trunc i64 %bitcast_ln55_115

]]></Node>
<StgValue><ssdm name="trunc_ln55_115"/></StgValue>
</operation>

<operation id="2232" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1625 %icmp_ln55_228 = icmp_ne  i11 %tmp_362, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_228"/></StgValue>
</operation>

<operation id="2233" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1626 %icmp_ln55_229 = icmp_eq  i52 %trunc_ln55_114, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_229"/></StgValue>
</operation>

<operation id="2234" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1627 %or_ln55_145 = or i1 %icmp_ln55_229, i1 %icmp_ln55_228

]]></Node>
<StgValue><ssdm name="or_ln55_145"/></StgValue>
</operation>

<operation id="2235" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1628 %icmp_ln55_230 = icmp_ne  i11 %tmp_363, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_230"/></StgValue>
</operation>

<operation id="2236" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1629 %icmp_ln55_231 = icmp_eq  i52 %trunc_ln55_115, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_231"/></StgValue>
</operation>

<operation id="2237" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1630 %or_ln55_146 = or i1 %icmp_ln55_231, i1 %icmp_ln55_230

]]></Node>
<StgValue><ssdm name="or_ln55_146"/></StgValue>
</operation>

<operation id="2238" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1631 %and_ln55_114 = and i1 %or_ln55_145, i1 %or_ln55_146

]]></Node>
<StgValue><ssdm name="and_ln55_114"/></StgValue>
</operation>

<operation id="2239" st_id="125" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1632 %tmp_364 = fcmp_olt  i64 %p_3_56, i64 %select_ln55_110

]]></Node>
<StgValue><ssdm name="tmp_364"/></StgValue>
</operation>

<operation id="2240" st_id="125" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1633 %and_ln55_115 = and i1 %and_ln55_114, i1 %tmp_364

]]></Node>
<StgValue><ssdm name="and_ln55_115"/></StgValue>
</operation>

<operation id="2241" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1634 %select_ln55_113 = select i1 %and_ln55_115, i64 %p_3_56, i64 %select_ln55_110

]]></Node>
<StgValue><ssdm name="select_ln55_113"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="2242" st_id="126" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1655 %tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln55_113

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="2243" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1642 %bitcast_ln55_116 = bitcast i64 %p_3_57

]]></Node>
<StgValue><ssdm name="bitcast_ln55_116"/></StgValue>
</operation>

<operation id="2244" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1643 %tmp_365 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_116, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="2245" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1644 %trunc_ln55_116 = trunc i64 %bitcast_ln55_116

]]></Node>
<StgValue><ssdm name="trunc_ln55_116"/></StgValue>
</operation>

<operation id="2246" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1645 %bitcast_ln55_117 = bitcast i64 %select_ln55_113

]]></Node>
<StgValue><ssdm name="bitcast_ln55_117"/></StgValue>
</operation>

<operation id="2247" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1646 %tmp_366 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_117, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_366"/></StgValue>
</operation>

<operation id="2248" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1647 %trunc_ln55_117 = trunc i64 %bitcast_ln55_117

]]></Node>
<StgValue><ssdm name="trunc_ln55_117"/></StgValue>
</operation>

<operation id="2249" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1648 %icmp_ln55_232 = icmp_ne  i11 %tmp_365, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_232"/></StgValue>
</operation>

<operation id="2250" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1649 %icmp_ln55_233 = icmp_eq  i52 %trunc_ln55_116, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_233"/></StgValue>
</operation>

<operation id="2251" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1650 %or_ln55_147 = or i1 %icmp_ln55_233, i1 %icmp_ln55_232

]]></Node>
<StgValue><ssdm name="or_ln55_147"/></StgValue>
</operation>

<operation id="2252" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1651 %icmp_ln55_234 = icmp_ne  i11 %tmp_366, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_234"/></StgValue>
</operation>

<operation id="2253" st_id="127" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1652 %icmp_ln55_235 = icmp_eq  i52 %trunc_ln55_117, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_235"/></StgValue>
</operation>

<operation id="2254" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1653 %or_ln55_148 = or i1 %icmp_ln55_235, i1 %icmp_ln55_234

]]></Node>
<StgValue><ssdm name="or_ln55_148"/></StgValue>
</operation>

<operation id="2255" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1654 %and_ln55_116 = and i1 %or_ln55_147, i1 %or_ln55_148

]]></Node>
<StgValue><ssdm name="and_ln55_116"/></StgValue>
</operation>

<operation id="2256" st_id="127" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1655 %tmp_367 = fcmp_olt  i64 %p_3_57, i64 %select_ln55_113

]]></Node>
<StgValue><ssdm name="tmp_367"/></StgValue>
</operation>

<operation id="2257" st_id="127" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1656 %and_ln55_117 = and i1 %and_ln55_116, i1 %tmp_367

]]></Node>
<StgValue><ssdm name="and_ln55_117"/></StgValue>
</operation>

<operation id="2258" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1657 %select_ln55_114 = select i1 %and_ln55_117, i64 %p_3_57, i64 %select_ln55_113

]]></Node>
<StgValue><ssdm name="select_ln55_114"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="2259" st_id="128" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1681 %tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln55_114

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="2260" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1668 %bitcast_ln55_118 = bitcast i64 %p_3_58

]]></Node>
<StgValue><ssdm name="bitcast_ln55_118"/></StgValue>
</operation>

<operation id="2261" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1669 %tmp_368 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_118, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_368"/></StgValue>
</operation>

<operation id="2262" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1670 %trunc_ln55_118 = trunc i64 %bitcast_ln55_118

]]></Node>
<StgValue><ssdm name="trunc_ln55_118"/></StgValue>
</operation>

<operation id="2263" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1671 %bitcast_ln55_119 = bitcast i64 %select_ln55_114

]]></Node>
<StgValue><ssdm name="bitcast_ln55_119"/></StgValue>
</operation>

<operation id="2264" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1672 %tmp_369 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_119, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_369"/></StgValue>
</operation>

<operation id="2265" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1673 %trunc_ln55_119 = trunc i64 %bitcast_ln55_119

]]></Node>
<StgValue><ssdm name="trunc_ln55_119"/></StgValue>
</operation>

<operation id="2266" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1674 %icmp_ln55_236 = icmp_ne  i11 %tmp_368, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_236"/></StgValue>
</operation>

<operation id="2267" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1675 %icmp_ln55_237 = icmp_eq  i52 %trunc_ln55_118, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_237"/></StgValue>
</operation>

<operation id="2268" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1676 %or_ln55_149 = or i1 %icmp_ln55_237, i1 %icmp_ln55_236

]]></Node>
<StgValue><ssdm name="or_ln55_149"/></StgValue>
</operation>

<operation id="2269" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1677 %icmp_ln55_238 = icmp_ne  i11 %tmp_369, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_238"/></StgValue>
</operation>

<operation id="2270" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1678 %icmp_ln55_239 = icmp_eq  i52 %trunc_ln55_119, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_239"/></StgValue>
</operation>

<operation id="2271" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1679 %or_ln55_150 = or i1 %icmp_ln55_239, i1 %icmp_ln55_238

]]></Node>
<StgValue><ssdm name="or_ln55_150"/></StgValue>
</operation>

<operation id="2272" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1680 %and_ln55_118 = and i1 %or_ln55_149, i1 %or_ln55_150

]]></Node>
<StgValue><ssdm name="and_ln55_118"/></StgValue>
</operation>

<operation id="2273" st_id="129" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1681 %tmp_370 = fcmp_olt  i64 %p_3_58, i64 %select_ln55_114

]]></Node>
<StgValue><ssdm name="tmp_370"/></StgValue>
</operation>

<operation id="2274" st_id="129" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1682 %and_ln55_119 = and i1 %and_ln55_118, i1 %tmp_370

]]></Node>
<StgValue><ssdm name="and_ln55_119"/></StgValue>
</operation>

<operation id="2275" st_id="129" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1683 %select_ln55_117 = select i1 %and_ln55_119, i64 %p_3_58, i64 %select_ln55_114

]]></Node>
<StgValue><ssdm name="select_ln55_117"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="2276" st_id="130" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1705 %tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln55_117

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="2277" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1692 %bitcast_ln55_120 = bitcast i64 %p_3_59

]]></Node>
<StgValue><ssdm name="bitcast_ln55_120"/></StgValue>
</operation>

<operation id="2278" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1693 %tmp_371 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_120, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="2279" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1715" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1694 %trunc_ln55_120 = trunc i64 %bitcast_ln55_120

]]></Node>
<StgValue><ssdm name="trunc_ln55_120"/></StgValue>
</operation>

<operation id="2280" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1695 %bitcast_ln55_121 = bitcast i64 %select_ln55_117

]]></Node>
<StgValue><ssdm name="bitcast_ln55_121"/></StgValue>
</operation>

<operation id="2281" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1696 %tmp_372 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_121, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_372"/></StgValue>
</operation>

<operation id="2282" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1697 %trunc_ln55_121 = trunc i64 %bitcast_ln55_121

]]></Node>
<StgValue><ssdm name="trunc_ln55_121"/></StgValue>
</operation>

<operation id="2283" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1698 %icmp_ln55_240 = icmp_ne  i11 %tmp_371, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_240"/></StgValue>
</operation>

<operation id="2284" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1699 %icmp_ln55_241 = icmp_eq  i52 %trunc_ln55_120, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_241"/></StgValue>
</operation>

<operation id="2285" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1700 %or_ln55_151 = or i1 %icmp_ln55_241, i1 %icmp_ln55_240

]]></Node>
<StgValue><ssdm name="or_ln55_151"/></StgValue>
</operation>

<operation id="2286" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1701 %icmp_ln55_242 = icmp_ne  i11 %tmp_372, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_242"/></StgValue>
</operation>

<operation id="2287" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1702 %icmp_ln55_243 = icmp_eq  i52 %trunc_ln55_121, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_243"/></StgValue>
</operation>

<operation id="2288" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1703 %or_ln55_152 = or i1 %icmp_ln55_243, i1 %icmp_ln55_242

]]></Node>
<StgValue><ssdm name="or_ln55_152"/></StgValue>
</operation>

<operation id="2289" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1704 %and_ln55_120 = and i1 %or_ln55_151, i1 %or_ln55_152

]]></Node>
<StgValue><ssdm name="and_ln55_120"/></StgValue>
</operation>

<operation id="2290" st_id="131" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1705 %tmp_373 = fcmp_olt  i64 %p_3_59, i64 %select_ln55_117

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="2291" st_id="131" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1706 %and_ln55_121 = and i1 %and_ln55_120, i1 %tmp_373

]]></Node>
<StgValue><ssdm name="and_ln55_121"/></StgValue>
</operation>

<operation id="2292" st_id="131" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1707 %select_ln55_118 = select i1 %and_ln55_121, i64 %p_3_59, i64 %select_ln55_117

]]></Node>
<StgValue><ssdm name="select_ln55_118"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="2293" st_id="132" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1732 %tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln55_118

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="2294" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1719 %bitcast_ln55_122 = bitcast i64 %p_3_60

]]></Node>
<StgValue><ssdm name="bitcast_ln55_122"/></StgValue>
</operation>

<operation id="2295" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1720 %tmp_374 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_122, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="2296" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1721 %trunc_ln55_122 = trunc i64 %bitcast_ln55_122

]]></Node>
<StgValue><ssdm name="trunc_ln55_122"/></StgValue>
</operation>

<operation id="2297" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1722 %bitcast_ln55_123 = bitcast i64 %select_ln55_118

]]></Node>
<StgValue><ssdm name="bitcast_ln55_123"/></StgValue>
</operation>

<operation id="2298" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1723 %tmp_375 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_123, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="2299" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1745" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1724 %trunc_ln55_123 = trunc i64 %bitcast_ln55_123

]]></Node>
<StgValue><ssdm name="trunc_ln55_123"/></StgValue>
</operation>

<operation id="2300" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1725 %icmp_ln55_244 = icmp_ne  i11 %tmp_374, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_244"/></StgValue>
</operation>

<operation id="2301" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1726 %icmp_ln55_245 = icmp_eq  i52 %trunc_ln55_122, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_245"/></StgValue>
</operation>

<operation id="2302" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1727 %or_ln55_153 = or i1 %icmp_ln55_245, i1 %icmp_ln55_244

]]></Node>
<StgValue><ssdm name="or_ln55_153"/></StgValue>
</operation>

<operation id="2303" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1728 %icmp_ln55_246 = icmp_ne  i11 %tmp_375, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_246"/></StgValue>
</operation>

<operation id="2304" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1729 %icmp_ln55_247 = icmp_eq  i52 %trunc_ln55_123, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_247"/></StgValue>
</operation>

<operation id="2305" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1730 %or_ln55_154 = or i1 %icmp_ln55_247, i1 %icmp_ln55_246

]]></Node>
<StgValue><ssdm name="or_ln55_154"/></StgValue>
</operation>

<operation id="2306" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1731 %and_ln55_122 = and i1 %or_ln55_153, i1 %or_ln55_154

]]></Node>
<StgValue><ssdm name="and_ln55_122"/></StgValue>
</operation>

<operation id="2307" st_id="133" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1732 %tmp_376 = fcmp_olt  i64 %p_3_60, i64 %select_ln55_118

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="2308" st_id="133" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1733 %and_ln55_123 = and i1 %and_ln55_122, i1 %tmp_376

]]></Node>
<StgValue><ssdm name="and_ln55_123"/></StgValue>
</operation>

<operation id="2309" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1734 %select_ln55_121 = select i1 %and_ln55_123, i64 %p_3_60, i64 %select_ln55_118

]]></Node>
<StgValue><ssdm name="select_ln55_121"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2310" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="9">
<![CDATA[
L_state.split:0 %t_1_cast10 = zext i9 %t_1

]]></Node>
<StgValue><ssdm name="t_1_cast10"/></StgValue>
</operation>

<operation id="2311" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1266 %select_ln55_83 = select i1 %and_ln55_85, i6 43, i6 42

]]></Node>
<StgValue><ssdm name="select_ln55_83"/></StgValue>
</operation>

<operation id="2312" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1267 %or_ln55_20 = or i1 %and_ln55_85, i1 %and_ln55_83

]]></Node>
<StgValue><ssdm name="or_ln55_20"/></StgValue>
</operation>

<operation id="2313" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1268 %select_ln55_84 = select i1 %or_ln55_20, i6 %select_ln55_83, i6 %select_ln55_80

]]></Node>
<StgValue><ssdm name="select_ln55_84"/></StgValue>
</operation>

<operation id="2314" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1315 %select_ln55_87 = select i1 %and_ln55_89, i6 45, i6 44

]]></Node>
<StgValue><ssdm name="select_ln55_87"/></StgValue>
</operation>

<operation id="2315" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1316 %or_ln55_21 = or i1 %and_ln55_89, i1 %and_ln55_87

]]></Node>
<StgValue><ssdm name="or_ln55_21"/></StgValue>
</operation>

<operation id="2316" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1317 %select_ln55_88 = select i1 %or_ln55_21, i6 %select_ln55_87, i6 %select_ln55_84

]]></Node>
<StgValue><ssdm name="select_ln55_88"/></StgValue>
</operation>

<operation id="2317" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1764" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1743 %bitcast_ln55_124 = bitcast i64 %p_3_61

]]></Node>
<StgValue><ssdm name="bitcast_ln55_124"/></StgValue>
</operation>

<operation id="2318" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1744 %tmp_377 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_124, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="2319" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1766" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1745 %trunc_ln55_124 = trunc i64 %bitcast_ln55_124

]]></Node>
<StgValue><ssdm name="trunc_ln55_124"/></StgValue>
</operation>

<operation id="2320" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="64" op_0_bw="64">
<![CDATA[
L_state.split:1746 %bitcast_ln55_125 = bitcast i64 %select_ln55_121

]]></Node>
<StgValue><ssdm name="bitcast_ln55_125"/></StgValue>
</operation>

<operation id="2321" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
L_state.split:1747 %tmp_378 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln55_125, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="2322" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="52" op_0_bw="64">
<![CDATA[
L_state.split:1748 %trunc_ln55_125 = trunc i64 %bitcast_ln55_125

]]></Node>
<StgValue><ssdm name="trunc_ln55_125"/></StgValue>
</operation>

<operation id="2323" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1749 %icmp_ln55_248 = icmp_ne  i11 %tmp_377, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_248"/></StgValue>
</operation>

<operation id="2324" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1750 %icmp_ln55_249 = icmp_eq  i52 %trunc_ln55_124, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_249"/></StgValue>
</operation>

<operation id="2325" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
L_state.split:1752 %icmp_ln55_250 = icmp_ne  i11 %tmp_378, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln55_250"/></StgValue>
</operation>

<operation id="2326" st_id="134" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
L_state.split:1753 %icmp_ln55_251 = icmp_eq  i52 %trunc_ln55_125, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln55_251"/></StgValue>
</operation>

<operation id="2327" st_id="134" stage="2" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1756 %tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln55_121

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2328" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
L_state.split:1765 %store_ln50 = store i64 %t_1_cast10, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="2329" st_id="134" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1787" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
L_state.split:1766 %add_ln50 = add i9 %t_1, i9 511

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="2330" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
L_state.split:1767 %store_ln50 = store i9 %add_ln50, i9 %t

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="2331" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
L_state.split:193 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="2332" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1364 %select_ln55_91 = select i1 %and_ln55_93, i6 47, i6 46

]]></Node>
<StgValue><ssdm name="select_ln55_91"/></StgValue>
</operation>

<operation id="2333" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1365 %or_ln55_22 = or i1 %and_ln55_93, i1 %and_ln55_91

]]></Node>
<StgValue><ssdm name="or_ln55_22"/></StgValue>
</operation>

<operation id="2334" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1366 %select_ln55_92 = select i1 %or_ln55_22, i6 %select_ln55_91, i6 %select_ln55_88

]]></Node>
<StgValue><ssdm name="select_ln55_92"/></StgValue>
</operation>

<operation id="2335" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1413 %select_ln55_95 = select i1 %and_ln55_97, i6 49, i6 48

]]></Node>
<StgValue><ssdm name="select_ln55_95"/></StgValue>
</operation>

<operation id="2336" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1414 %or_ln55_23 = or i1 %and_ln55_97, i1 %and_ln55_95

]]></Node>
<StgValue><ssdm name="or_ln55_23"/></StgValue>
</operation>

<operation id="2337" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1415 %select_ln55_96 = select i1 %or_ln55_23, i6 %select_ln55_95, i6 %select_ln55_92

]]></Node>
<StgValue><ssdm name="select_ln55_96"/></StgValue>
</operation>

<operation id="2338" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1462 %select_ln55_99 = select i1 %and_ln55_101, i6 51, i6 50

]]></Node>
<StgValue><ssdm name="select_ln55_99"/></StgValue>
</operation>

<operation id="2339" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1463 %or_ln55_24 = or i1 %and_ln55_101, i1 %and_ln55_99

]]></Node>
<StgValue><ssdm name="or_ln55_24"/></StgValue>
</operation>

<operation id="2340" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1464 %select_ln55_100 = select i1 %or_ln55_24, i6 %select_ln55_99, i6 %select_ln55_96

]]></Node>
<StgValue><ssdm name="select_ln55_100"/></StgValue>
</operation>

<operation id="2341" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1511 %select_ln55_103 = select i1 %and_ln55_105, i6 53, i6 52

]]></Node>
<StgValue><ssdm name="select_ln55_103"/></StgValue>
</operation>

<operation id="2342" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1512 %or_ln55_25 = or i1 %and_ln55_105, i1 %and_ln55_103

]]></Node>
<StgValue><ssdm name="or_ln55_25"/></StgValue>
</operation>

<operation id="2343" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1513 %select_ln55_104 = select i1 %or_ln55_25, i6 %select_ln55_103, i6 %select_ln55_100

]]></Node>
<StgValue><ssdm name="select_ln55_104"/></StgValue>
</operation>

<operation id="2344" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1560 %select_ln55_107 = select i1 %and_ln55_109, i6 55, i6 54

]]></Node>
<StgValue><ssdm name="select_ln55_107"/></StgValue>
</operation>

<operation id="2345" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1561 %or_ln55_26 = or i1 %and_ln55_109, i1 %and_ln55_107

]]></Node>
<StgValue><ssdm name="or_ln55_26"/></StgValue>
</operation>

<operation id="2346" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1562 %select_ln55_108 = select i1 %or_ln55_26, i6 %select_ln55_107, i6 %select_ln55_104

]]></Node>
<StgValue><ssdm name="select_ln55_108"/></StgValue>
</operation>

<operation id="2347" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1609 %select_ln55_111 = select i1 %and_ln55_113, i6 57, i6 56

]]></Node>
<StgValue><ssdm name="select_ln55_111"/></StgValue>
</operation>

<operation id="2348" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1610 %or_ln55_27 = or i1 %and_ln55_113, i1 %and_ln55_111

]]></Node>
<StgValue><ssdm name="or_ln55_27"/></StgValue>
</operation>

<operation id="2349" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1611 %select_ln55_112 = select i1 %or_ln55_27, i6 %select_ln55_111, i6 %select_ln55_108

]]></Node>
<StgValue><ssdm name="select_ln55_112"/></StgValue>
</operation>

<operation id="2350" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1658 %select_ln55_115 = select i1 %and_ln55_117, i6 59, i6 58

]]></Node>
<StgValue><ssdm name="select_ln55_115"/></StgValue>
</operation>

<operation id="2351" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1659 %or_ln55_28 = or i1 %and_ln55_117, i1 %and_ln55_115

]]></Node>
<StgValue><ssdm name="or_ln55_28"/></StgValue>
</operation>

<operation id="2352" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1660 %select_ln55_116 = select i1 %or_ln55_28, i6 %select_ln55_115, i6 %select_ln55_112

]]></Node>
<StgValue><ssdm name="select_ln55_116"/></StgValue>
</operation>

<operation id="2353" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1708 %select_ln55_119 = select i1 %and_ln55_121, i6 61, i6 60

]]></Node>
<StgValue><ssdm name="select_ln55_119"/></StgValue>
</operation>

<operation id="2354" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1709 %or_ln55_29 = or i1 %and_ln55_121, i1 %and_ln55_119

]]></Node>
<StgValue><ssdm name="or_ln55_29"/></StgValue>
</operation>

<operation id="2355" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1710 %select_ln55_120 = select i1 %or_ln55_29, i6 %select_ln55_119, i6 %select_ln55_116

]]></Node>
<StgValue><ssdm name="select_ln55_120"/></StgValue>
</operation>

<operation id="2356" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1751 %or_ln55_155 = or i1 %icmp_ln55_249, i1 %icmp_ln55_248

]]></Node>
<StgValue><ssdm name="or_ln55_155"/></StgValue>
</operation>

<operation id="2357" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1754 %or_ln55_156 = or i1 %icmp_ln55_251, i1 %icmp_ln55_250

]]></Node>
<StgValue><ssdm name="or_ln55_156"/></StgValue>
</operation>

<operation id="2358" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1755 %and_ln55_124 = and i1 %or_ln55_155, i1 %or_ln55_156

]]></Node>
<StgValue><ssdm name="and_ln55_124"/></StgValue>
</operation>

<operation id="2359" st_id="135" stage="1" lat="2">
<core>DCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
L_state.split:1756 %tmp_379 = fcmp_olt  i64 %p_3_61, i64 %select_ln55_121

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="2360" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1757 %and_ln55_125 = and i1 %and_ln55_124, i1 %tmp_379

]]></Node>
<StgValue><ssdm name="and_ln55_125"/></StgValue>
</operation>

<operation id="2361" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1758 %select_ln55_122 = select i1 %and_ln55_125, i6 63, i6 62

]]></Node>
<StgValue><ssdm name="select_ln55_122"/></StgValue>
</operation>

<operation id="2362" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
L_state.split:1759 %or_ln55_30 = or i1 %and_ln55_125, i1 %and_ln55_123

]]></Node>
<StgValue><ssdm name="or_ln55_30"/></StgValue>
</operation>

<operation id="2363" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
L_state.split:1760 %select_ln55_123 = select i1 %or_ln55_30, i6 %select_ln55_122, i6 %select_ln55_120

]]></Node>
<StgValue><ssdm name="select_ln55_123"/></StgValue>
</operation>

<operation id="2364" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="8" op_0_bw="6">
<![CDATA[
L_state.split:1761 %zext_ln60 = zext i6 %select_ln55_123

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="2365" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
L_state.split:1762 %path_addr_1 = getelementptr i8 %path, i64 0, i64 %t_1_cast10

]]></Node>
<StgValue><ssdm name="path_addr_1"/></StgValue>
</operation>

<operation id="2366" st_id="135" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
L_state.split:1763 %store_ln60 = store i8 %zext_ln60, i8 %path_addr_1

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2367" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
L_state.split:1764 %store_ln60 = store i8 %zext_ln60, i8 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>

<operation id="2368" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="0" op_0_bw="0">
<![CDATA[
L_state.split:1768 %br_ln50 = br void %L_state

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
