============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Tue May 14 09:20:59 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(107)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.321309s wall, 1.000000s user + 0.062500s system = 1.062500s CPU (80.4%)

RUN-1004 : used memory is 265 MB, reserved memory is 243 MB, peak memory is 270 MB
RUN-1002 : start command "read_sdc ../../m0soc.sdc"
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "create_clock -name clk -period 41.6 -waveform 20.8 41.6  -add"
RUN-1102 : create_clock: clock name: clk, type: 0, period: 41600, rise: 20800, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[1]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[1] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[3]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 6.2500 [get_pins {clk_gen_inst/pll_inst.clkc[3]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[3]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[3] -source  -master_clock clk -multiply_by 6.2500 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {clk_gen_inst/pll_inst.clkc[4]} -source [get_ports {clk}] -master_clock {clk} -multiply_by 8.3333 [get_pins {clk_gen_inst/pll_inst.clkc[4]}]
RUN-1002 : start command "get_ports clk"
RUN-1002 : start command "get_pins clk_gen_inst/pll_inst.clkc[4]"
RUN-1002 : start command "create_generated_clock -name clk_gen_inst/pll_inst.clkc[4] -source  -master_clock clk -multiply_by 8.3333 "
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94377611362304"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4243427688448"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 94377611362304"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  4.6920000000000002 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 4.6920000000000002"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "read_sdc -ip sd2isp_fifo ../../al_ip/sd2isp_fifo.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 83769042141184"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4234837753856"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  6.3559999999999999 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 6.3559999999999999"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net Interconncet/HADDR[31] will be merged to another kept net HADDR_P2[31]
SYN-5055 WARNING: The kept net Interconncet/HADDR[30] will be merged to another kept net HADDR_P2[30]
SYN-5055 WARNING: The kept net Interconncet/HADDR[29] will be merged to another kept net HADDR_P2[29]
SYN-5055 WARNING: The kept net Interconncet/HADDR[28] will be merged to another kept net HADDR_P2[28]
SYN-5055 WARNING: The kept net Interconncet/HADDR[27] will be merged to another kept net HADDR_P2[27]
SYN-5055 WARNING: The kept net Interconncet/HADDR[26] will be merged to another kept net HADDR_P2[26]
SYN-5055 WARNING: The kept net Interconncet/HADDR[25] will be merged to another kept net HADDR_P2[25]
SYN-5055 WARNING: The kept net Interconncet/HADDR[24] will be merged to another kept net HADDR_P2[24]
SYN-5055 WARNING: The kept net Interconncet/HADDR[23] will be merged to another kept net HADDR_P2[23]
SYN-5055 WARNING: The kept net Interconncet/HADDR[22] will be merged to another kept net HADDR_P2[22]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc4 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_11 is refclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_11 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 9724 instances
RUN-0007 : 6083 luts, 2818 seqs, 455 mslices, 237 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 10849 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 6486 nets have 2 pins
RUN-1001 : 3070 nets have [3 - 5] pins
RUN-1001 : 794 nets have [6 - 10] pins
RUN-1001 : 278 nets have [11 - 20] pins
RUN-1001 : 201 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     226     
RUN-1001 :   No   |  No   |  Yes  |    1276     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     545     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    5    |  56   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 72
PHY-3001 : Initial placement ...
PHY-3001 : design contains 9722 instances, 6083 luts, 2818 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45961, tnet num: 10847, tinst num: 9722, tnode num: 55229, tedge num: 75135.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 10847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.939536s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (78.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.65227e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 9722.
PHY-3001 : Level 1 #clusters 1396.
PHY-3001 : End clustering;  0.106088s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (73.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 768229, overlap = 325.125
PHY-3002 : Step(2): len = 667190, overlap = 354.812
PHY-3002 : Step(3): len = 481288, overlap = 473.938
PHY-3002 : Step(4): len = 428290, overlap = 496.188
PHY-3002 : Step(5): len = 345878, overlap = 569.344
PHY-3002 : Step(6): len = 304691, overlap = 606
PHY-3002 : Step(7): len = 244426, overlap = 691.438
PHY-3002 : Step(8): len = 207555, overlap = 744.969
PHY-3002 : Step(9): len = 177294, overlap = 786.031
PHY-3002 : Step(10): len = 160287, overlap = 825.625
PHY-3002 : Step(11): len = 140898, overlap = 851.125
PHY-3002 : Step(12): len = 127748, overlap = 861.375
PHY-3002 : Step(13): len = 118302, overlap = 882.75
PHY-3002 : Step(14): len = 108414, overlap = 881.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.80752e-06
PHY-3002 : Step(15): len = 127643, overlap = 847.188
PHY-3002 : Step(16): len = 205042, overlap = 684.875
PHY-3002 : Step(17): len = 223344, overlap = 590.469
PHY-3002 : Step(18): len = 223635, overlap = 517.125
PHY-3002 : Step(19): len = 217215, overlap = 500.562
PHY-3002 : Step(20): len = 208381, overlap = 507.312
PHY-3002 : Step(21): len = 200491, overlap = 519.094
PHY-3002 : Step(22): len = 191941, overlap = 539
PHY-3002 : Step(23): len = 187566, overlap = 541.875
PHY-3002 : Step(24): len = 182769, overlap = 546.281
PHY-3002 : Step(25): len = 181700, overlap = 539.219
PHY-3002 : Step(26): len = 178976, overlap = 554.906
PHY-3002 : Step(27): len = 178256, overlap = 560.875
PHY-3002 : Step(28): len = 176693, overlap = 562.719
PHY-3002 : Step(29): len = 176547, overlap = 575.844
PHY-3002 : Step(30): len = 175017, overlap = 579.688
PHY-3002 : Step(31): len = 173960, overlap = 587.062
PHY-3002 : Step(32): len = 173421, overlap = 607.688
PHY-3002 : Step(33): len = 173388, overlap = 615.656
PHY-3002 : Step(34): len = 172796, overlap = 613.031
PHY-3002 : Step(35): len = 172649, overlap = 615.219
PHY-3002 : Step(36): len = 172631, overlap = 613.75
PHY-3002 : Step(37): len = 173104, overlap = 611.531
PHY-3002 : Step(38): len = 171768, overlap = 609
PHY-3002 : Step(39): len = 171799, overlap = 605.344
PHY-3002 : Step(40): len = 170891, overlap = 633.625
PHY-3002 : Step(41): len = 171625, overlap = 655
PHY-3002 : Step(42): len = 170010, overlap = 637.875
PHY-3002 : Step(43): len = 169646, overlap = 652.438
PHY-3002 : Step(44): len = 167653, overlap = 660.188
PHY-3002 : Step(45): len = 167789, overlap = 661.031
PHY-3002 : Step(46): len = 166555, overlap = 656.781
PHY-3002 : Step(47): len = 167663, overlap = 643.219
PHY-3002 : Step(48): len = 165551, overlap = 610.75
PHY-3002 : Step(49): len = 166204, overlap = 601.781
PHY-3002 : Step(50): len = 165180, overlap = 585.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.61504e-06
PHY-3002 : Step(51): len = 173986, overlap = 567.469
PHY-3002 : Step(52): len = 187450, overlap = 549.188
PHY-3002 : Step(53): len = 196262, overlap = 533.438
PHY-3002 : Step(54): len = 200087, overlap = 514.625
PHY-3002 : Step(55): len = 199507, overlap = 522.719
PHY-3002 : Step(56): len = 198197, overlap = 523.188
PHY-3002 : Step(57): len = 196478, overlap = 520.062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.12301e-05
PHY-3002 : Step(58): len = 204896, overlap = 512.594
PHY-3002 : Step(59): len = 219217, overlap = 471.312
PHY-3002 : Step(60): len = 228295, overlap = 438.406
PHY-3002 : Step(61): len = 234058, overlap = 433.719
PHY-3002 : Step(62): len = 236424, overlap = 421.219
PHY-3002 : Step(63): len = 237717, overlap = 404.75
PHY-3002 : Step(64): len = 238009, overlap = 396.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.24602e-05
PHY-3002 : Step(65): len = 253884, overlap = 334.656
PHY-3002 : Step(66): len = 273156, overlap = 305.938
PHY-3002 : Step(67): len = 284994, overlap = 288.344
PHY-3002 : Step(68): len = 289168, overlap = 266.719
PHY-3002 : Step(69): len = 288306, overlap = 259.438
PHY-3002 : Step(70): len = 287575, overlap = 250.625
PHY-3002 : Step(71): len = 286922, overlap = 246.562
PHY-3002 : Step(72): len = 286486, overlap = 225.281
PHY-3002 : Step(73): len = 285549, overlap = 218.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.49204e-05
PHY-3002 : Step(74): len = 302025, overlap = 202.438
PHY-3002 : Step(75): len = 316364, overlap = 177.875
PHY-3002 : Step(76): len = 323546, overlap = 165.812
PHY-3002 : Step(77): len = 327066, overlap = 154.156
PHY-3002 : Step(78): len = 328005, overlap = 160.281
PHY-3002 : Step(79): len = 328198, overlap = 164.812
PHY-3002 : Step(80): len = 326248, overlap = 172.5
PHY-3002 : Step(81): len = 327167, overlap = 169.781
PHY-3002 : Step(82): len = 328143, overlap = 179.188
PHY-3002 : Step(83): len = 327923, overlap = 184.5
PHY-3002 : Step(84): len = 327200, overlap = 185.531
PHY-3002 : Step(85): len = 326973, overlap = 190.219
PHY-3002 : Step(86): len = 326851, overlap = 189.406
PHY-3002 : Step(87): len = 326845, overlap = 191.062
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 8.98407e-05
PHY-3002 : Step(88): len = 338827, overlap = 156.562
PHY-3002 : Step(89): len = 347551, overlap = 131.406
PHY-3002 : Step(90): len = 350669, overlap = 130.344
PHY-3002 : Step(91): len = 353591, overlap = 128.5
PHY-3002 : Step(92): len = 357182, overlap = 124.812
PHY-3002 : Step(93): len = 358911, overlap = 131.969
PHY-3002 : Step(94): len = 357257, overlap = 133
PHY-3002 : Step(95): len = 356572, overlap = 138.594
PHY-3002 : Step(96): len = 357338, overlap = 130.531
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000179681
PHY-3002 : Step(97): len = 367587, overlap = 121.75
PHY-3002 : Step(98): len = 373782, overlap = 115.656
PHY-3002 : Step(99): len = 372867, overlap = 111.562
PHY-3002 : Step(100): len = 374068, overlap = 111.344
PHY-3002 : Step(101): len = 379478, overlap = 107.5
PHY-3002 : Step(102): len = 382619, overlap = 105.75
PHY-3002 : Step(103): len = 381084, overlap = 105.438
PHY-3002 : Step(104): len = 381545, overlap = 105.312
PHY-3002 : Step(105): len = 383667, overlap = 104.562
PHY-3002 : Step(106): len = 384598, overlap = 105.344
PHY-3002 : Step(107): len = 382361, overlap = 101.906
PHY-3002 : Step(108): len = 381423, overlap = 101.031
PHY-3002 : Step(109): len = 383526, overlap = 95.4375
PHY-3002 : Step(110): len = 384898, overlap = 93.0625
PHY-3002 : Step(111): len = 382518, overlap = 100.938
PHY-3002 : Step(112): len = 382004, overlap = 93.8125
PHY-3002 : Step(113): len = 382882, overlap = 95.4375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000359363
PHY-3002 : Step(114): len = 389830, overlap = 92.5
PHY-3002 : Step(115): len = 394359, overlap = 80.375
PHY-3002 : Step(116): len = 394122, overlap = 77.2812
PHY-3002 : Step(117): len = 394831, overlap = 87.4375
PHY-3002 : Step(118): len = 397712, overlap = 86.7812
PHY-3002 : Step(119): len = 399822, overlap = 84.0312
PHY-3002 : Step(120): len = 399512, overlap = 90.2188
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00065539
PHY-3002 : Step(121): len = 403401, overlap = 84.7188
PHY-3002 : Step(122): len = 407320, overlap = 72.2188
PHY-3002 : Step(123): len = 407395, overlap = 71.4062
PHY-3002 : Step(124): len = 408855, overlap = 72
PHY-3002 : Step(125): len = 413004, overlap = 73.8125
PHY-3002 : Step(126): len = 416917, overlap = 72.8125
PHY-3002 : Step(127): len = 416602, overlap = 80.1875
PHY-3002 : Step(128): len = 417700, overlap = 85.1562
PHY-3002 : Step(129): len = 420014, overlap = 81.5625
PHY-3002 : Step(130): len = 421890, overlap = 79.75
PHY-3002 : Step(131): len = 421537, overlap = 74.1562
PHY-3002 : Step(132): len = 421863, overlap = 69.6562
PHY-3002 : Step(133): len = 422930, overlap = 69.6562
PHY-3002 : Step(134): len = 423313, overlap = 59.8125
PHY-3002 : Step(135): len = 423063, overlap = 67.7812
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00116962
PHY-3002 : Step(136): len = 425821, overlap = 55.9688
PHY-3002 : Step(137): len = 428130, overlap = 59.4688
PHY-3002 : Step(138): len = 428182, overlap = 59.6562
PHY-3002 : Step(139): len = 429182, overlap = 61.5625
PHY-3002 : Step(140): len = 431573, overlap = 62.2188
PHY-3002 : Step(141): len = 433514, overlap = 63.4688
PHY-3002 : Step(142): len = 432944, overlap = 63.4062
PHY-3002 : Step(143): len = 433081, overlap = 64.7188
PHY-3002 : Step(144): len = 435069, overlap = 67.0938
PHY-3002 : Step(145): len = 436870, overlap = 66.0312
PHY-3002 : Step(146): len = 436302, overlap = 66.0312
PHY-3002 : Step(147): len = 436847, overlap = 64.3438
PHY-3002 : Step(148): len = 438192, overlap = 65.2188
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00226533
PHY-3002 : Step(149): len = 440149, overlap = 65.1562
PHY-3002 : Step(150): len = 442904, overlap = 60.9062
PHY-3002 : Step(151): len = 443661, overlap = 62.4375
PHY-3002 : Step(152): len = 444850, overlap = 62.4375
PHY-3002 : Step(153): len = 446691, overlap = 62.6875
PHY-3002 : Step(154): len = 448235, overlap = 57.8438
PHY-3002 : Step(155): len = 448362, overlap = 57.2188
PHY-3002 : Step(156): len = 449100, overlap = 42.8438
PHY-3002 : Step(157): len = 450253, overlap = 43.3438
PHY-3002 : Step(158): len = 451035, overlap = 43.0938
PHY-3002 : Step(159): len = 451132, overlap = 40.7188
PHY-3002 : Step(160): len = 451172, overlap = 40.9062
PHY-3002 : Step(161): len = 452055, overlap = 46.0938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019138s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/10849.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 596456, over cnt = 1263(3%), over = 6730, worst = 27
PHY-1001 : End global iterations;  0.314470s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (14.9%)

PHY-1001 : Congestion index: top1 = 81.38, top5 = 59.34, top10 = 49.77, top15 = 43.86.
PHY-3001 : End congestion estimation;  0.423289s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391384s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (31.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000173403
PHY-3002 : Step(162): len = 497748, overlap = 13.25
PHY-3002 : Step(163): len = 499318, overlap = 12.7188
PHY-3002 : Step(164): len = 495011, overlap = 12.4375
PHY-3002 : Step(165): len = 492584, overlap = 12.7812
PHY-3002 : Step(166): len = 494008, overlap = 14.5
PHY-3002 : Step(167): len = 497052, overlap = 9.65625
PHY-3002 : Step(168): len = 495716, overlap = 9.75
PHY-3002 : Step(169): len = 493651, overlap = 10
PHY-3002 : Step(170): len = 492561, overlap = 9.5
PHY-3002 : Step(171): len = 492096, overlap = 10.0938
PHY-3002 : Step(172): len = 489696, overlap = 10.0938
PHY-3002 : Step(173): len = 488070, overlap = 9.375
PHY-3002 : Step(174): len = 486343, overlap = 7.78125
PHY-3002 : Step(175): len = 484482, overlap = 6.96875
PHY-3002 : Step(176): len = 482641, overlap = 8.5
PHY-3002 : Step(177): len = 481634, overlap = 9.71875
PHY-3002 : Step(178): len = 480253, overlap = 11.5312
PHY-3002 : Step(179): len = 479360, overlap = 11.625
PHY-3002 : Step(180): len = 478309, overlap = 12.4375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000346807
PHY-3002 : Step(181): len = 479212, overlap = 12.3438
PHY-3002 : Step(182): len = 482918, overlap = 11.5625
PHY-3002 : Step(183): len = 486090, overlap = 8.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000693613
PHY-3002 : Step(184): len = 489216, overlap = 9.375
PHY-3002 : Step(185): len = 497434, overlap = 6.71875
PHY-3002 : Step(186): len = 501998, overlap = 5.3125
PHY-3002 : Step(187): len = 503347, overlap = 4.28125
PHY-3002 : Step(188): len = 504713, overlap = 4.25
PHY-3002 : Step(189): len = 505433, overlap = 5.3125
PHY-3002 : Step(190): len = 506141, overlap = 5.25
PHY-3002 : Step(191): len = 506996, overlap = 4.46875
PHY-3002 : Step(192): len = 506920, overlap = 3.25
PHY-3002 : Step(193): len = 506122, overlap = 2.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00138723
PHY-3002 : Step(194): len = 507815, overlap = 2.4375
PHY-3002 : Step(195): len = 511154, overlap = 2.3125
PHY-3002 : Step(196): len = 515955, overlap = 0.6875
PHY-3002 : Step(197): len = 518926, overlap = 1.9375
PHY-3002 : Step(198): len = 520609, overlap = 1.6875
PHY-3002 : Step(199): len = 520207, overlap = 0.625
PHY-3002 : Step(200): len = 519429, overlap = 0.875
PHY-3002 : Step(201): len = 518427, overlap = 1.6875
PHY-3002 : Step(202): len = 517380, overlap = 1.75
PHY-3002 : Step(203): len = 517089, overlap = 1.875
PHY-3002 : Step(204): len = 516496, overlap = 1.6875
PHY-3002 : Step(205): len = 516175, overlap = 1.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 53/10849.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 609816, over cnt = 1719(4%), over = 7171, worst = 52
PHY-1001 : End global iterations;  0.366618s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (59.7%)

PHY-1001 : Congestion index: top1 = 71.98, top5 = 55.46, top10 = 48.43, top15 = 43.92.
PHY-3001 : End congestion estimation;  0.497802s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (59.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414972s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (67.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000171081
PHY-3002 : Step(206): len = 513436, overlap = 77.2812
PHY-3002 : Step(207): len = 510344, overlap = 67.0938
PHY-3002 : Step(208): len = 506170, overlap = 60.9375
PHY-3002 : Step(209): len = 501486, overlap = 51.3438
PHY-3002 : Step(210): len = 497278, overlap = 45.3125
PHY-3002 : Step(211): len = 492598, overlap = 45.0312
PHY-3002 : Step(212): len = 488469, overlap = 45.125
PHY-3002 : Step(213): len = 485020, overlap = 43.25
PHY-3002 : Step(214): len = 482199, overlap = 45.3125
PHY-3002 : Step(215): len = 479853, overlap = 37.7188
PHY-3002 : Step(216): len = 477068, overlap = 38.4062
PHY-3002 : Step(217): len = 473676, overlap = 37.0312
PHY-3002 : Step(218): len = 472158, overlap = 37.0938
PHY-3002 : Step(219): len = 470340, overlap = 36.9688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000342161
PHY-3002 : Step(220): len = 471694, overlap = 37.1875
PHY-3002 : Step(221): len = 475009, overlap = 34.5625
PHY-3002 : Step(222): len = 475807, overlap = 31.5625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000656685
PHY-3002 : Step(223): len = 479729, overlap = 25.1875
PHY-3002 : Step(224): len = 487069, overlap = 21.1562
PHY-3002 : Step(225): len = 486590, overlap = 21.4375
PHY-3002 : Step(226): len = 486567, overlap = 22.25
PHY-3002 : Step(227): len = 486185, overlap = 22.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 45961, tnet num: 10847, tinst num: 9722, tnode num: 55229, tedge num: 75135.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 219.75 peak overflow 2.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 312/10849.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 587888, over cnt = 1758(4%), over = 6058, worst = 28
PHY-1001 : End global iterations;  0.432054s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.2%)

PHY-1001 : Congestion index: top1 = 63.34, top5 = 48.28, top10 = 42.41, top15 = 39.14.
PHY-1001 : End incremental global routing;  0.561958s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (41.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10847 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393720s wall, 0.171875s user + 0.046875s system = 0.218750s CPU (55.6%)

OPT-1001 : 5 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 9615 has valid locations, 35 needs to be replaced
PHY-3001 : design contains 9752 instances, 6089 luts, 2842 seqs, 692 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 489058
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9244/10879.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590256, over cnt = 1759(4%), over = 6076, worst = 28
PHY-1001 : End global iterations;  0.078341s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (19.9%)

PHY-1001 : Congestion index: top1 = 63.36, top5 = 48.29, top10 = 42.49, top15 = 39.20.
PHY-3001 : End congestion estimation;  0.213888s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 46081, tnet num: 10877, tinst num: 9752, tnode num: 55421, tedge num: 75315.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.145510s wall, 0.406250s user + 0.046875s system = 0.453125s CPU (39.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(228): len = 488858, overlap = 0
PHY-3002 : Step(229): len = 488847, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9254/10879.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 590024, over cnt = 1763(5%), over = 6082, worst = 28
PHY-1001 : End global iterations;  0.067419s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (92.7%)

PHY-1001 : Congestion index: top1 = 63.60, top5 = 48.37, top10 = 42.49, top15 = 39.20.
PHY-3001 : End congestion estimation;  0.213540s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (95.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 10877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.422252s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000853369
PHY-3002 : Step(230): len = 488848, overlap = 22.75
PHY-3002 : Step(231): len = 488982, overlap = 22.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00170674
PHY-3002 : Step(232): len = 489001, overlap = 22.75
PHY-3002 : Step(233): len = 489001, overlap = 22.75
PHY-3001 : Final: Len = 489001, Over = 22.75
PHY-3001 : End incremental placement;  2.284161s wall, 0.890625s user + 0.078125s system = 0.968750s CPU (42.4%)

OPT-1001 : Total overflow 220.25 peak overflow 2.75
OPT-1001 : End high-fanout net optimization;  3.459392s wall, 1.625000s user + 0.125000s system = 1.750000s CPU (50.6%)

OPT-1001 : Current memory(MB): used = 493, reserve = 480, peak = 503.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9250/10879.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 589592, over cnt = 1762(5%), over = 6020, worst = 28
PHY-1002 : len = 618472, over cnt = 1183(3%), over = 2827, worst = 21
PHY-1002 : len = 641440, over cnt = 269(0%), over = 485, worst = 14
PHY-1002 : len = 644616, over cnt = 93(0%), over = 136, worst = 6
PHY-1002 : len = 645912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.607965s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 53.45, top5 = 43.60, top10 = 39.69, top15 = 37.30.
OPT-1001 : End congestion update;  0.758147s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (55.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 10877 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333668s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (37.5%)

OPT-0007 : Start: WNS -3461 TNS -36634 NUM_FEPS 26
OPT-0007 : Iter 1: improved WNS -3461 TNS -36993 NUM_FEPS 30 with 21 cells processed and 0 slack improved
OPT-0007 : Iter 2: improved WNS -3461 TNS -37352 NUM_FEPS 34 with 12 cells processed and 300 slack improved
OPT-0007 : Iter 3: improved WNS -3461 TNS -37711 NUM_FEPS 38 with 2 cells processed and 0 slack improved
OPT-1001 : End global optimization;  1.113462s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (49.1%)

OPT-1001 : Current memory(MB): used = 494, reserve = 481, peak = 503.
OPT-1001 : End physical optimization;  5.616634s wall, 2.734375s user + 0.156250s system = 2.890625s CPU (51.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 6089 LUT to BLE ...
SYN-4008 : Packed 6089 LUT and 1096 SEQ to BLE.
SYN-4003 : Packing 1746 remaining SEQ's ...
SYN-4005 : Packed 1339 SEQ with LUT/SLICE
SYN-4006 : 3769 single LUT's are left
SYN-4006 : 407 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 6496/7897 primitive instances ...
PHY-3001 : End packing;  0.427614s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (54.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 4390 instances
RUN-1001 : 2130 mslices, 2129 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9949 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5304 nets have 2 pins
RUN-1001 : 3219 nets have [3 - 5] pins
RUN-1001 : 884 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 4388 instances, 4259 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : After packing: Len = 496208, Over = 87.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5160/9949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 633784, over cnt = 1046(2%), over = 1672, worst = 9
PHY-1002 : len = 639112, over cnt = 625(1%), over = 865, worst = 7
PHY-1002 : len = 646168, over cnt = 194(0%), over = 265, worst = 5
PHY-1002 : len = 648744, over cnt = 70(0%), over = 85, worst = 3
PHY-1002 : len = 650040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.707439s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (46.4%)

PHY-1001 : Congestion index: top1 = 53.02, top5 = 44.35, top10 = 39.81, top15 = 37.30.
PHY-3001 : End congestion estimation;  0.884952s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (51.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43573, tnet num: 9947, tinst num: 4388, tnode num: 50939, tedge num: 73540.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.266080s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (22.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.63609e-05
PHY-3002 : Step(234): len = 489598, overlap = 90
PHY-3002 : Step(235): len = 484441, overlap = 94
PHY-3002 : Step(236): len = 481077, overlap = 103.25
PHY-3002 : Step(237): len = 478238, overlap = 114
PHY-3002 : Step(238): len = 476270, overlap = 118.25
PHY-3002 : Step(239): len = 475341, overlap = 117.5
PHY-3002 : Step(240): len = 474516, overlap = 117.25
PHY-3002 : Step(241): len = 474025, overlap = 111.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000132722
PHY-3002 : Step(242): len = 480731, overlap = 106.75
PHY-3002 : Step(243): len = 486685, overlap = 103.5
PHY-3002 : Step(244): len = 487225, overlap = 105.75
PHY-3002 : Step(245): len = 487661, overlap = 103.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000265444
PHY-3002 : Step(246): len = 494576, overlap = 86
PHY-3002 : Step(247): len = 500654, overlap = 78.25
PHY-3002 : Step(248): len = 504597, overlap = 71.75
PHY-3002 : Step(249): len = 504196, overlap = 72.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.917865s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (1.7%)

PHY-3001 : Trial Legalized: Len = 540118
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 592/9949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 654976, over cnt = 1333(3%), over = 2259, worst = 8
PHY-1002 : len = 662288, over cnt = 774(2%), over = 1182, worst = 8
PHY-1002 : len = 671896, over cnt = 271(0%), over = 398, worst = 7
PHY-1002 : len = 673728, over cnt = 153(0%), over = 225, worst = 6
PHY-1002 : len = 676264, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End global iterations;  0.952392s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (31.2%)

PHY-1001 : Congestion index: top1 = 48.53, top5 = 43.07, top10 = 39.85, top15 = 37.80.
PHY-3001 : End congestion estimation;  1.175143s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (27.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.411780s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (49.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000175524
PHY-3002 : Step(250): len = 525870, overlap = 12.5
PHY-3002 : Step(251): len = 518297, overlap = 20.75
PHY-3002 : Step(252): len = 511392, overlap = 28.75
PHY-3002 : Step(253): len = 506132, overlap = 39.25
PHY-3002 : Step(254): len = 504080, overlap = 44
PHY-3002 : Step(255): len = 502828, overlap = 49.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000351047
PHY-3002 : Step(256): len = 509167, overlap = 45.25
PHY-3002 : Step(257): len = 512162, overlap = 41
PHY-3002 : Step(258): len = 514486, overlap = 38.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000702095
PHY-3002 : Step(259): len = 519311, overlap = 35.25
PHY-3002 : Step(260): len = 525121, overlap = 31.5
PHY-3002 : Step(261): len = 528474, overlap = 32.25
PHY-3002 : Step(262): len = 530694, overlap = 31.25
PHY-3002 : Step(263): len = 531552, overlap = 31.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010446s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 544712, Over = 0
PHY-3001 : Spreading special nets. 40 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.026138s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)

PHY-3001 : 52 instances has been re-located, deltaX = 12, deltaY = 32, maxDist = 1.
PHY-3001 : Final: Len = 545472, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43573, tnet num: 9947, tinst num: 4388, tnode num: 50939, tedge num: 73540.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2128/9949.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669488, over cnt = 1275(3%), over = 2050, worst = 7
PHY-1002 : len = 677192, over cnt = 753(2%), over = 1042, worst = 7
PHY-1002 : len = 685016, over cnt = 209(0%), over = 281, worst = 4
PHY-1002 : len = 687320, over cnt = 45(0%), over = 60, worst = 3
PHY-1002 : len = 687632, over cnt = 28(0%), over = 35, worst = 3
PHY-1001 : End global iterations;  0.898260s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (50.4%)

PHY-1001 : Congestion index: top1 = 47.87, top5 = 41.95, top10 = 38.67, top15 = 36.50.
PHY-1001 : End incremental global routing;  1.101810s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (52.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.405078s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (34.7%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4283 has valid locations, 13 needs to be replaced
PHY-3001 : design contains 4398 instances, 4269 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 547353
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9095/9959.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689480, over cnt = 70(0%), over = 85, worst = 3
PHY-1002 : len = 689616, over cnt = 40(0%), over = 46, worst = 2
PHY-1002 : len = 690008, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 690040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.393780s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.7%)

PHY-1001 : Congestion index: top1 = 47.82, top5 = 41.96, top10 = 38.70, top15 = 36.58.
PHY-3001 : End congestion estimation;  0.585253s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (48.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43682, tnet num: 9957, tinst num: 4398, tnode num: 51078, tedge num: 73698.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.368460s wall, 0.765625s user + 0.015625s system = 0.781250s CPU (57.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(264): len = 546560, overlap = 0
PHY-3002 : Step(265): len = 546542, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Reuse net number 9088/9959.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689008, over cnt = 26(0%), over = 32, worst = 3
PHY-1002 : len = 689168, over cnt = 6(0%), over = 7, worst = 2
PHY-1002 : len = 689256, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.254595s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (18.4%)

PHY-1001 : Congestion index: top1 = 47.82, top5 = 41.99, top10 = 38.71, top15 = 36.57.
PHY-3001 : End congestion estimation;  0.450240s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429710s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (25.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.31456e-05
PHY-3002 : Step(266): len = 546502, overlap = 0.5
PHY-3002 : Step(267): len = 546502, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.004025s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 546522, Over = 0
PHY-3001 : End spreading;  0.026137s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (59.8%)

PHY-3001 : Final: Len = 546522, Over = 0
PHY-3001 : End incremental placement;  3.095630s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (47.4%)

OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : End high-fanout net optimization;  4.871858s wall, 2.296875s user + 0.015625s system = 2.312500s CPU (47.5%)

OPT-1001 : Current memory(MB): used = 529, reserve = 519, peak = 530.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 9098/9959.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 689312, over cnt = 14(0%), over = 20, worst = 4
PHY-1002 : len = 689400, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 689464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.253824s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (43.1%)

PHY-1001 : Congestion index: top1 = 47.82, top5 = 42.00, top10 = 38.75, top15 = 36.59.
OPT-1001 : End congestion update;  0.467052s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (46.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.339581s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (13.8%)

OPT-0007 : Start: WNS -3261 TNS -34367 NUM_FEPS 20
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4296 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4398 instances, 4269 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 555848, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025782s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 6 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 555888, Over = 0
PHY-3001 : End incremental legalization;  0.200920s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.4%)

OPT-0007 : Iter 1: improved WNS -3261 TNS -24248 NUM_FEPS 18 with 46 cells processed and 14352 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 100 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 4296 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 4398 instances, 4269 slices, 134 macros(692 instances: 455 mslices 237 lslices)
PHY-3001 : Cell area utilization is 50%
PHY-3001 : Initial: Len = 557586, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022655s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (69.0%)

PHY-3001 : 1 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 557602, Over = 0
PHY-3001 : End incremental legalization;  0.189609s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (98.9%)

OPT-0007 : Iter 2: improved WNS -3261 TNS -24148 NUM_FEPS 18 with 11 cells processed and 1150 slack improved
OPT-1001 : End path based optimization;  1.382387s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (48.6%)

OPT-1001 : Current memory(MB): used = 530, reserve = 520, peak = 532.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.343664s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (54.6%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8905/9959.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 700864, over cnt = 46(0%), over = 68, worst = 5
PHY-1002 : len = 701032, over cnt = 20(0%), over = 22, worst = 2
PHY-1002 : len = 701248, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.261834s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.7%)

PHY-1001 : Congestion index: top1 = 48.15, top5 = 42.34, top10 = 39.14, top15 = 36.94.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.333372s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (32.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS -3261 TNS -24148 NUM_FEPS 18
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.620690
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack -3261ps with logic level 2 and starts from PAD
RUN-1001 :       #2 path slack -3261ps with logic level 2 and starts from PAD
RUN-1001 :   0 HFN exist on timing critical paths out of 9959 nets
RUN-1001 :   0 long nets exist on timing critical paths out of 9959 nets
OPT-1001 : End physical optimization;  8.558635s wall, 3.640625s user + 0.031250s system = 3.671875s CPU (42.9%)

RUN-1003 : finish command "place" in  28.679599s wall, 12.031250s user + 0.812500s system = 12.843750s CPU (44.8%)

RUN-1004 : used memory is 442 MB, reserved memory is 429 MB, peak memory is 532 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_place.db" in  1.086704s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (66.1%)

RUN-1004 : used memory is 443 MB, reserved memory is 431 MB, peak memory is 532 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 4400 instances
RUN-1001 : 2133 mslices, 2136 lslices, 100 pads, 24 brams, 3 dsps
RUN-1001 : There are total 9959 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 5299 nets have 2 pins
RUN-1001 : 3224 nets have [3 - 5] pins
RUN-1001 : 887 nets have [6 - 10] pins
RUN-1001 : 300 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43682, tnet num: 9957, tinst num: 4398, tnode num: 51078, tedge num: 73698.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2133 mslices, 2136 lslices, 100 pads, 24 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 669776, over cnt = 1313(3%), over = 2263, worst = 8
PHY-1002 : len = 678736, over cnt = 791(2%), over = 1193, worst = 7
PHY-1002 : len = 689408, over cnt = 153(0%), over = 218, worst = 5
PHY-1002 : len = 691864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.719611s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (21.7%)

PHY-1001 : Congestion index: top1 = 48.23, top5 = 42.15, top10 = 38.85, top15 = 36.62.
PHY-1001 : End global routing;  0.901337s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (34.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 533, reserve = 523, peak = 536.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_11 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[5] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[4] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[3] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[0] is skipped due to 0 input or output
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-5010 WARNING: Net isp_din[7] is skipped due to 0 input or output
PHY-5010 WARNING: Net isp_din[6] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 789, reserve = 782, peak = 789.
PHY-1001 : End build detailed router design. 2.775161s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (25.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 118784, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.181060s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (29.1%)

PHY-1001 : Current memory(MB): used = 823, reserve = 818, peak = 823.
PHY-1001 : End phase 1; 1.186593s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (29.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 44% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 93% nets.
PHY-1022 : len = 1.85641e+06, over cnt = 697(0%), over = 702, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 828, reserve = 822, peak = 829.
PHY-1001 : End initial routed; 23.507747s wall, 17.125000s user + 0.171875s system = 17.296875s CPU (73.6%)

PHY-1001 : Update timing.....
PHY-1001 : 205/9346(2%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.524   |  -98.769  |  61   
RUN-1001 :   Hold   |   0.119   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.566189s wall, 1.203125s user + 0.000000s system = 1.203125s CPU (76.8%)

PHY-1001 : Current memory(MB): used = 838, reserve = 832, peak = 838.
PHY-1001 : End phase 2; 25.073996s wall, 18.328125s user + 0.171875s system = 18.500000s CPU (73.8%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 21 pins with SWNS -3.386ns STNS -95.979ns FEP 59.
PHY-1001 : End OPT Iter 1; 0.122987s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (114.3%)

PHY-1022 : len = 1.85642e+06, over cnt = 711(0%), over = 716, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.254228s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (86.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.83174e+06, over cnt = 184(0%), over = 185, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 1.022568s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (85.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.82882e+06, over cnt = 48(0%), over = 48, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.303739s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (87.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.8285e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.153450s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (81.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.8286e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.108739s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (57.5%)

PHY-1001 : Update timing.....
PHY-1001 : 184/9346(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.386   |  -96.099  |  59   
RUN-1001 :   Hold   |   0.119   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.558856s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (80.2%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 217 feed throughs used by 118 nets
PHY-1001 : End commit to database; 1.125167s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (80.5%)

PHY-1001 : Current memory(MB): used = 906, reserve = 901, peak = 906.
PHY-1001 : End phase 3; 4.719808s wall, 3.812500s user + 0.000000s system = 3.812500s CPU (80.8%)

PHY-1001 : ===== Detail Route Phase 4 =====
PHY-1001 : Optimize timing.....
PHY-1001 : ===== OPT Iter 1 =====
PHY-1001 : Processed 16 pins with SWNS -3.386ns STNS -93.792ns FEP 59.
PHY-1001 : End OPT Iter 1; 0.143616s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (65.3%)

PHY-1022 : len = 1.8286e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.260806s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (53.9%)

PHY-0007 : Phase: 4; Congestion: {, , , }; Timing: {-3.386ns, -93.792ns, 59}
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.8286e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.092590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (16.9%)

PHY-1001 : Update timing.....
PHY-1001 : 179/9346(1%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  -3.386   |  -93.792  |  59   
RUN-1001 :   Hold   |   0.119   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 1.560385s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (73.1%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for clk_gen_inst/pll_inst.fbclk[0]
PHY-1001 : 217 feed throughs used by 118 nets
PHY-1001 : End commit to database; 1.167824s wall, 1.031250s user + 0.000000s system = 1.031250s CPU (88.3%)

PHY-1001 : Current memory(MB): used = 910, reserve = 906, peak = 910.
PHY-1001 : End phase 4; 3.109225s wall, 2.359375s user + 0.000000s system = 2.359375s CPU (75.9%)

PHY-1003 : Routed, final wirelength = 1.8286e+06
PHY-1001 : Current memory(MB): used = 912, reserve = 908, peak = 912.
PHY-1001 : End export database. 0.029523s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (105.8%)

PHY-1001 : End detail routing;  37.131004s wall, 25.765625s user + 0.171875s system = 25.937500s CPU (69.9%)

RUN-1003 : finish command "route" in  39.357225s wall, 26.609375s user + 0.171875s system = 26.781250s CPU (68.0%)

RUN-1004 : used memory is 859 MB, reserved memory is 854 MB, peak memory is 912 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                    7
  #output                  36
  #inout                    2

Utilization Statistics
#lut                     7865   out of  19600   40.13%
#reg                     2972   out of  19600   15.16%
#le                      8266
  #lut only              5294   out of   8266   64.05%
  #reg only               401   out of   8266    4.85%
  #lut&reg               2571   out of   8266   31.10%
#dsp                        3   out of     29   10.34%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       45   out of    188   23.94%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       0   out of     16    0.00%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_11                               GCLK               io                 clk_syn_12.di                  1558
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc4    257
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    196
#4        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 77
#5        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    53


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |8266   |7173    |692     |2988    |24      |3       |
|  ISP                       |AHBISP                                        |1343   |756     |339     |757     |8       |0       |
|    u_5X5Window             |slidingWindow_5X5                             |595    |295     |145     |325     |8       |0       |
|      u_fifo_1              |fifo_buf                                      |65     |28      |18      |36      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |4      |4       |0       |4       |2       |0       |
|      u_fifo_2              |fifo_buf                                      |69     |30      |18      |40      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |7      |2       |0       |7       |2       |0       |
|      u_fifo_3              |fifo_buf                                      |66     |28      |18      |39      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |5      |4       |0       |5       |2       |0       |
|      u_fifo_4              |fifo_buf                                      |74     |23      |18      |43      |2       |0       |
|        ram_inst            |ram_infer_fifo_buf                            |8      |0       |0       |8       |2       |0       |
|    u_bypass                |bypass                                        |130    |90      |40      |38      |0       |0       |
|    u_demosaic              |demosaic                                      |432    |203     |142     |284     |0       |0       |
|      u1_conv_mask5         |conv_mask5                                    |110    |44      |31      |81      |0       |0       |
|      u2_conv_mask5         |conv_mask5                                    |74     |31      |27      |46      |0       |0       |
|      u_conv_mask4          |conv_mask4                                    |76     |38      |27      |48      |0       |0       |
|      u_conv_mask6          |conv_mask6                                    |86     |39      |33      |67      |0       |0       |
|    u_gamma                 |gamma                                         |18     |18      |0       |16      |0       |0       |
|      u_blue_gamma_rom      |gamma_rom                                     |6      |6       |0       |6       |0       |0       |
|      u_green_gamma_rom     |gamma_rom                                     |8      |8       |0       |6       |0       |0       |
|      u_red_gamma_rom       |gamma_rom                                     |4      |4       |0       |4       |0       |0       |
|  Interconncet              |AHBlite_Interconnect                          |8      |8       |0       |1       |0       |0       |
|    Decoder                 |AHBlite_Decoder                               |8      |8       |0       |1       |0       |0       |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |16     |16      |0       |15      |0       |0       |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |62     |62      |0       |21      |0       |0       |
|  RAM_CODE                  |Block_RAM                                     |4      |4       |0       |1       |4       |0       |
|  RAM_DATA                  |Block_RAM                                     |5      |5       |0       |0       |4       |0       |
|  U_APB_GPIO                |APB_GPIO                                      |3      |3       |0       |0       |0       |0       |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |1      |1       |0       |1       |0       |0       |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |5      |5       |0       |2       |0       |0       |
|  U_sdram                   |SDRAM                                         |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |12     |12      |0       |8       |0       |0       |
|  clk_gen_inst              |clk_gen                                       |0      |0       |0       |0       |0       |0       |
|  fifo                      |sd2isp_fifo                                   |146    |78      |18      |118     |2       |0       |
|    ram_inst                |ram_infer_sd2isp_fifo                         |16     |8       |0       |16      |2       |0       |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |37     |18      |0       |37      |0       |0       |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |35     |26      |0       |35      |0       |0       |
|  sd_reader                 |sd_reader                                     |604    |494     |98      |259     |0       |0       |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |277    |242     |34      |136     |0       |0       |
|  sdram_top_inst            |sdram_top                                     |784    |591     |115     |408     |6       |0       |
|    fifo_ctrl_inst          |fifo_ctrl                                     |397    |254     |69      |270     |6       |0       |
|      rd_fifo_data          |fifo_data                                     |149    |96      |18      |120     |2       |0       |
|        ram_inst            |ram_infer_fifo_data                           |14     |14      |0       |14      |2       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |39     |21      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |36     |31      |0       |36      |0       |0       |
|      wr_fifo_data          |fifo_data                                     |162    |96      |27      |120     |4       |0       |
|        ram_inst            |ram_infer_fifo_data                           |28     |11      |0       |28      |4       |0       |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |40     |34      |0       |38      |0       |0       |
|    sdram_ctrl_inst         |sdram_ctrl                                    |387    |337     |46      |138     |0       |0       |
|      sdram_a_ref_inst      |sdram_a_ref                                   |51     |39      |12      |22      |0       |0       |
|      sdram_arbit_inst      |sdram_arbit                                   |79     |79      |0       |17      |0       |0       |
|      sdram_init_inst       |sdram_init                                    |43     |35      |4       |32      |0       |0       |
|      sdram_read_inst       |sdram_read                                    |136    |118     |18      |34      |0       |0       |
|      sdram_write_inst      |sdram_write                                   |78     |66      |12      |33      |0       |0       |
|  u_logic                   |cortexm0ds_logic                              |5083   |5019    |51      |1342    |0       |3       |
|  vga_ctrl_inst             |vga_ctrl                                      |149    |84      |65      |32      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5254  
    #2          2       1961  
    #3          3       649   
    #4          4       614   
    #5        5-10      941   
    #6        11-50     461   
    #7       51-100      17   
    #8       101-500     2    
  Average     3.18            

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.371327s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (125.3%)

RUN-1004 : used memory is 860 MB, reserved memory is 856 MB, peak memory is 915 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 43682, tnet num: 9957, tinst num: 4398, tnode num: 51078, tedge num: 73698.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9957 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 12 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 5 (1 unconstrainted).
TMR-5009 WARNING: No clock constraint on 1 clock net(s): 
		SWCLK_dup_1
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: f387df0b1167ca3066d0183510cd8d6303f06da1967718356e29d2ce4a1d5ea0 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 4398
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 9959, pip num: 115803
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 217
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3143 valid insts, and 313811 bits set as '1'.
BIT-1004 : the usercode register value: 00000000101111010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  15.462970s wall, 76.593750s user + 0.484375s system = 77.078125s CPU (498.5%)

RUN-1004 : used memory is 910 MB, reserved memory is 912 MB, peak memory is 1081 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240514_092059.log"
