#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jul 13 07:14:23 2021
# Process ID: 9361
# Current directory: /home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.runs/synth_1
# Command line: vivado -log adder_subs_dsiplay_4.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_subs_dsiplay_4.tcl
# Log file: /home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.runs/synth_1/adder_subs_dsiplay_4.vds
# Journal file: /home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source adder_subs_dsiplay_4.tcl -notrace
Command: synth_design -top adder_subs_dsiplay_4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9384
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 21270 ; free virtual = 40336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_subs_dsiplay_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs_dsiplay_4.v:23]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder_subs' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs.v:24]
INFO: [Synth 8-6157] synthesizing module 'comp_2_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/comp_2_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/full_adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_4' (2#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_4.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'S' does not match port width (5) of module 'adder_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/comp_2_4.v:28]
INFO: [Synth 8-6155] done synthesizing module 'comp_2_4' (3#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/comp_2_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux_2_1_size_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/mux_2_1_size_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_2_1_size_4' (4#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/new/mux_2_1_size_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_subs' (5#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs.v:24]
INFO: [Synth 8-6157] synthesizing module 'abs_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/abs_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'abs_4' (6#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/abs_4.v:23]
INFO: [Synth 8-6157] synthesizing module 'abs_5' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/abs_5.v:23]
INFO: [Synth 8-6155] done synthesizing module 'abs_5' (7#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/abs_5.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_4_dig_7seg' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decode_4_dig_7seg.v:23]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer_Counter' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/Delayer_Counter.v:8]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Delayer' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Delayer' (8#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/sources_1/imports/Delayer_Counter/Delayer.v:8]
INFO: [Synth 8-6157] synthesizing module 'counter_param' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/counter_param.v:6]
	Parameter n bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_param' (9#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/counter_param.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Delayer_Counter' (10#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/Delayer_Counter.v:8]
INFO: [Synth 8-6157] synthesizing module 'mux_4_1_size_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/mux_4_1_size_4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1_size_4' (11#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/mux_4_1_size_4.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'Y' does not match port width (4) of module 'mux_4_1_size_4' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decode_4_dig_7seg.v:53]
INFO: [Synth 8-6157] synthesizing module 'decoder_bin_hex_7seg' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decoder_bin_hex_7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decoder_bin_hex_7seg' (12#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decoder_bin_hex_7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode_2_4_display' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decode_2_4_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_2_4_display' (13#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decode_2_4_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode_4_dig_7seg' (14#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/decode_4_dig_7seg.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'B' does not match port width (4) of module 'decode_4_dig_7seg' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs_dsiplay_4.v:70]
WARNING: [Synth 8-7071] port 'dp_input' of module 'decode_4_dig_7seg' is unconnected for instance 'seg_0' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs_dsiplay_4.v:68]
WARNING: [Synth 8-7023] instance 'seg_0' of module 'decode_4_dig_7seg' has 16 connections declared, but only 15 given [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs_dsiplay_4.v:68]
INFO: [Synth 8-6157] synthesizing module 'dot_point_decode' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/dot_point_decode.v:23]
	Parameter n bound to: 2 - type: integer 
	Parameter width bound to: 18 - type: integer 
	Parameter YY bound to: 250000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_4_1_size_1' [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/mux_4_1_size_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux_4_1_size_1' (15#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/mux_4_1_size_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dot_point_decode' (16#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/dot_point_decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_subs_dsiplay_4' (17#1) [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/sources_1/imports/new/adder_subs_dsiplay_4.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 21937 ; free virtual = 41004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 21997 ; free virtual = 41064
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 21997 ; free virtual = 41064
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2597.676 ; gain = 0.000 ; free physical = 21990 ; free virtual = 41057
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/constrs_1/new/adder_subs_display_4_CF.xdc]
Finished Parsing XDC File [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/constrs_1/new/adder_subs_display_4_CF.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.srcs/constrs_1/new/adder_subs_display_4_CF.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_subs_dsiplay_4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_subs_dsiplay_4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.473 ; gain = 0.000 ; free physical = 21848 ; free virtual = 40915
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.473 ; gain = 0.000 ; free physical = 21847 ; free virtual = 40914
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21966 ; free virtual = 41033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21966 ; free virtual = 41033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21969 ; free virtual = 41036
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21959 ; free virtual = 41026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---XORs : 
	   3 Input      1 Bit         XORs := 8     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21949 ; free virtual = 41020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21809 ; free virtual = 40880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21809 ; free virtual = 40880
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     1|
|4     |LUT2   |    22|
|5     |LUT3   |     3|
|6     |LUT4   |     6|
|7     |LUT5   |    12|
|8     |LUT6   |    16|
|9     |FDCE   |    40|
|10    |IBUF   |    12|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21808 ; free virtual = 40879
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2701.473 ; gain = 0.000 ; free physical = 21858 ; free virtual = 40929
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2701.473 ; gain = 103.797 ; free physical = 21858 ; free virtual = 40929
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2701.473 ; gain = 0.000 ; free physical = 21951 ; free virtual = 41022
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2701.473 ; gain = 0.000 ; free physical = 21898 ; free virtual = 40969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 2701.473 ; gain = 103.844 ; free physical = 21956 ; free virtual = 41027
INFO: [Common 17-1381] The checkpoint '/home/vmrod/devel/vivado/adder_subs_display_4/adder_subs_display_4.runs/synth_1/adder_subs_dsiplay_4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_subs_dsiplay_4_utilization_synth.rpt -pb adder_subs_dsiplay_4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 13 07:14:51 2021...
