# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/70cf/hdl" --include "../../../../project_1.srcs/sources_1/bd/design_1/ipshared/85a3" --include "F:/vivado2018.3/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/ISA_Controller.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa_S00_AXI.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/new/cross_clock_domain_resetn.v" \
"../../../../project_1.ip_user_files/bd/design_1/ipshared/7407/sources_1/imports/src/axi_isa.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_axi_isa_0_0/sim/design_1_axi_isa_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_clk_wiz_1_1/design_1_clk_wiz_1_1.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../../project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
