// Seed: 237526719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  always #1 id_4 <= id_3;
endmodule
`define pp_13 0
`define pp_14 0
module module_1 (
    output id_0,
    input id_1
    , id_13,
    input id_2,
    output logic id_3,
    input id_4,
    output logic id_5
    , id_14,
    input id_6,
    output id_7,
    output logic id_8,
    input logic id_9,
    input id_10,
    input id_11,
    input logic id_12
);
  assign id_8 = 1;
endmodule
`timescale 1ps / 1ps
module module_2;
  assign id_8[1] = 1;
endmodule
