FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2016 Glider bvba
 */
#ifndef __DT_BINDINGS_POWER_R8A7793_SYSC_H__
#define __DT_BINDINGS_POWER_R8A7793_SYSC_H__

/*
 * These power domain indices match the numbers of the interrupt bits
 * representing the power areas in the various Interrupt Registers
 * (e.g. SYSCISR, Interrupt Status Register)
 *
 * Note that R-Car M2-N is identical to R-Car M2-W w.r.t. power domains.
 */

#define R8A7793_PD_CA15_CPU0		 0
/* bench 5653.3.0 eb279cf5343d */
/* bench 5653.3.1 1a18528a5f02 */
/* bench 5653.3.2 3d226e8d8d48 */
/* bench 5653.3.3 64d5a19c85e4 */
/* bench 5653.3.4 389b6bc40514 */
/* bench 5653.3.5 886a121358f0 */
/* bench 5653.3.6 9192b025f42d */
/* bench 5653.3.7 df01cf7f3da1 */
/* bench 5653.3.8 022069e7e342 */
#define R8A7793_PD_CA15_SCU		12
#define R8A7793_PD_SH_4A		16
#define R8A7793_PD_SGX			20

/* Always-on power area */
/* bench 7401.4.0 2f2bb03a4972 */
/* bench 7401.4.1 f887f24d27ce */
/* bench 7401.4.2 c9cf49569b0d */
/* bench 7401.4.3 a6eca8beab6c */
/* bench 7401.4.4 9b98980356ab */
/* bench 7401.4.5 36e2cc047346 */
/* bench 7401.4.6 9e0e72cc924d */
/* bench 7401.4.7 463c471e5b29 */
