

================================================================
== Vitis HLS Report for 'node6'
================================================================
* Date:           Wed Sep 25 13:01:48 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResMLP
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.649 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65539|    65539|  0.218 ms|  0.218 ms|  65539|  65539|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop28_loop29  |    65537|    65537|        34|         32|          1|  2048|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      263|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1122|    -|
|Register             |        -|     -|     2224|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     2224|     1385|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln197_1_fu_1231_p2             |         +|   0|  0|  19|          12|           1|
    |add_ln197_fu_1243_p2               |         +|   0|  0|  13|           6|           1|
    |add_ln198_fu_1325_p2               |         +|   0|  0|  14|           7|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_1497                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln197_fu_1225_p2              |      icmp|   0|  0|  20|          12|          13|
    |icmp_ln198_fu_1249_p2              |      icmp|   0|  0|  15|           7|           8|
    |ap_block_state34_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_23_fu_1391_p2                |        or|   0|  0|   9|           9|           1|
    |empty_24_fu_1445_p2                |        or|   0|  0|   9|           9|           2|
    |empty_25_fu_1498_p2                |        or|   0|  0|   9|           9|           2|
    |empty_26_fu_1551_p2                |        or|   0|  0|   9|           9|           3|
    |empty_27_fu_1604_p2                |        or|   0|  0|   9|           9|           3|
    |empty_28_fu_1657_p2                |        or|   0|  0|   9|           9|           3|
    |empty_29_fu_1710_p2                |        or|   0|  0|   9|           9|           3|
    |empty_30_fu_1763_p2                |        or|   0|  0|   9|           9|           4|
    |empty_31_fu_1816_p2                |        or|   0|  0|   9|           9|           4|
    |empty_32_fu_1869_p2                |        or|   0|  0|   9|           9|           4|
    |empty_33_fu_1922_p2                |        or|   0|  0|   9|           9|           4|
    |empty_34_fu_1975_p2                |        or|   0|  0|   9|           9|           4|
    |empty_35_fu_2028_p2                |        or|   0|  0|   9|           9|           4|
    |empty_36_fu_2081_p2                |        or|   0|  0|   9|           9|           4|
    |empty_37_fu_2134_p2                |        or|   0|  0|   9|           9|           4|
    |or_ln203_1_fu_1346_p2              |        or|   0|  0|   8|           8|           2|
    |or_ln203_2_fu_1365_p2              |        or|   0|  0|   8|           8|           2|
    |or_ln203_fu_1304_p2                |        or|   0|  0|   8|           8|           1|
    |select_ln197_1_fu_1263_p3          |    select|   0|  0|   6|           1|           6|
    |select_ln197_fu_1255_p3            |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 263|         210|          91|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  152|         33|    1|         33|
    |ap_done_int                           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |    9|          2|   12|         24|
    |ap_sig_allocacmp_v78_load             |    9|          2|    6|         12|
    |ap_sig_allocacmp_v79_load             |    9|          2|    7|         14|
    |indvar_flatten_fu_234                 |    9|          2|   12|         24|
    |v180_address0                         |  152|         33|   17|        561|
    |v180_address1                         |  152|         33|   17|        561|
    |v189_0_0_blk_n                        |    9|          2|    1|          2|
    |v189_0_1_blk_n                        |    9|          2|    1|          2|
    |v189_0_2_blk_n                        |    9|          2|    1|          2|
    |v189_0_3_blk_n                        |    9|          2|    1|          2|
    |v189_10_0_blk_n                       |    9|          2|    1|          2|
    |v189_10_1_blk_n                       |    9|          2|    1|          2|
    |v189_10_2_blk_n                       |    9|          2|    1|          2|
    |v189_10_3_blk_n                       |    9|          2|    1|          2|
    |v189_11_0_blk_n                       |    9|          2|    1|          2|
    |v189_11_1_blk_n                       |    9|          2|    1|          2|
    |v189_11_2_blk_n                       |    9|          2|    1|          2|
    |v189_11_3_blk_n                       |    9|          2|    1|          2|
    |v189_12_0_blk_n                       |    9|          2|    1|          2|
    |v189_12_1_blk_n                       |    9|          2|    1|          2|
    |v189_12_2_blk_n                       |    9|          2|    1|          2|
    |v189_12_3_blk_n                       |    9|          2|    1|          2|
    |v189_13_0_blk_n                       |    9|          2|    1|          2|
    |v189_13_1_blk_n                       |    9|          2|    1|          2|
    |v189_13_2_blk_n                       |    9|          2|    1|          2|
    |v189_13_3_blk_n                       |    9|          2|    1|          2|
    |v189_14_0_blk_n                       |    9|          2|    1|          2|
    |v189_14_1_blk_n                       |    9|          2|    1|          2|
    |v189_14_2_blk_n                       |    9|          2|    1|          2|
    |v189_14_3_blk_n                       |    9|          2|    1|          2|
    |v189_15_0_blk_n                       |    9|          2|    1|          2|
    |v189_15_1_blk_n                       |    9|          2|    1|          2|
    |v189_15_2_blk_n                       |    9|          2|    1|          2|
    |v189_15_3_blk_n                       |    9|          2|    1|          2|
    |v189_1_0_blk_n                        |    9|          2|    1|          2|
    |v189_1_1_blk_n                        |    9|          2|    1|          2|
    |v189_1_2_blk_n                        |    9|          2|    1|          2|
    |v189_1_3_blk_n                        |    9|          2|    1|          2|
    |v189_2_0_blk_n                        |    9|          2|    1|          2|
    |v189_2_1_blk_n                        |    9|          2|    1|          2|
    |v189_2_2_blk_n                        |    9|          2|    1|          2|
    |v189_2_3_blk_n                        |    9|          2|    1|          2|
    |v189_3_0_blk_n                        |    9|          2|    1|          2|
    |v189_3_1_blk_n                        |    9|          2|    1|          2|
    |v189_3_2_blk_n                        |    9|          2|    1|          2|
    |v189_3_3_blk_n                        |    9|          2|    1|          2|
    |v189_4_0_blk_n                        |    9|          2|    1|          2|
    |v189_4_1_blk_n                        |    9|          2|    1|          2|
    |v189_4_2_blk_n                        |    9|          2|    1|          2|
    |v189_4_3_blk_n                        |    9|          2|    1|          2|
    |v189_5_0_blk_n                        |    9|          2|    1|          2|
    |v189_5_1_blk_n                        |    9|          2|    1|          2|
    |v189_5_2_blk_n                        |    9|          2|    1|          2|
    |v189_5_3_blk_n                        |    9|          2|    1|          2|
    |v189_6_0_blk_n                        |    9|          2|    1|          2|
    |v189_6_1_blk_n                        |    9|          2|    1|          2|
    |v189_6_2_blk_n                        |    9|          2|    1|          2|
    |v189_6_3_blk_n                        |    9|          2|    1|          2|
    |v189_7_0_blk_n                        |    9|          2|    1|          2|
    |v189_7_1_blk_n                        |    9|          2|    1|          2|
    |v189_7_2_blk_n                        |    9|          2|    1|          2|
    |v189_7_3_blk_n                        |    9|          2|    1|          2|
    |v189_8_0_blk_n                        |    9|          2|    1|          2|
    |v189_8_1_blk_n                        |    9|          2|    1|          2|
    |v189_8_2_blk_n                        |    9|          2|    1|          2|
    |v189_8_3_blk_n                        |    9|          2|    1|          2|
    |v189_9_0_blk_n                        |    9|          2|    1|          2|
    |v189_9_1_blk_n                        |    9|          2|    1|          2|
    |v189_9_2_blk_n                        |    9|          2|    1|          2|
    |v189_9_3_blk_n                        |    9|          2|    1|          2|
    |v78_fu_230                            |    9|          2|    6|         12|
    |v79_fu_226                            |    9|          2|    7|         14|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 | 1122|        247|  153|       1391|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  32|   0|   32|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_23_reg_2349            |   5|   0|    9|          4|
    |empty_24_reg_2395            |   5|   0|    9|          4|
    |empty_25_reg_2441            |   5|   0|    9|          4|
    |empty_26_reg_2487            |   5|   0|    9|          4|
    |empty_27_reg_2533            |   5|   0|    9|          4|
    |empty_28_reg_2579            |   5|   0|    9|          4|
    |empty_29_reg_2625            |   5|   0|    9|          4|
    |empty_30_reg_2671            |   5|   0|    9|          4|
    |empty_31_reg_2717            |   5|   0|    9|          4|
    |empty_32_reg_2763            |   5|   0|    9|          4|
    |empty_33_reg_2809            |   5|   0|    9|          4|
    |empty_34_reg_2855            |   5|   0|    9|          4|
    |empty_35_reg_2901            |   5|   0|    9|          4|
    |empty_36_reg_2947            |   5|   0|    9|          4|
    |empty_37_reg_2993            |   5|   0|    9|          4|
    |empty_38_reg_2219            |   6|   0|    6|          0|
    |empty_reg_2212               |   5|   0|    5|          0|
    |icmp_ln197_reg_2208          |   1|   0|    1|          0|
    |indvar_flatten_fu_234        |  12|   0|   12|          0|
    |or_ln203_1_reg_2283          |   6|   0|    8|          2|
    |or_ln203_2_reg_2307          |   6|   0|    8|          2|
    |or_ln203_reg_2249            |   6|   0|    8|          2|
    |tmp_259_reg_2238             |   6|   0|    8|          2|
    |tmp_s_reg_2331               |   5|   0|    9|          4|
    |v78_fu_230                   |   6|   0|    6|          0|
    |v79_fu_226                   |   7|   0|    7|          0|
    |v82_10_reg_2457              |  32|   0|   32|          0|
    |v82_11_reg_2462              |  32|   0|   32|          0|
    |v82_12_reg_2477              |  32|   0|   32|          0|
    |v82_13_reg_2482              |  32|   0|   32|          0|
    |v82_14_reg_2503              |  32|   0|   32|          0|
    |v82_15_reg_2508              |  32|   0|   32|          0|
    |v82_16_reg_2523              |  32|   0|   32|          0|
    |v82_17_reg_2528              |  32|   0|   32|          0|
    |v82_18_reg_2549              |  32|   0|   32|          0|
    |v82_19_reg_2554              |  32|   0|   32|          0|
    |v82_1_reg_2278               |  32|   0|   32|          0|
    |v82_20_reg_2569              |  32|   0|   32|          0|
    |v82_21_reg_2574              |  32|   0|   32|          0|
    |v82_22_reg_2595              |  32|   0|   32|          0|
    |v82_23_reg_2600              |  32|   0|   32|          0|
    |v82_24_reg_2615              |  32|   0|   32|          0|
    |v82_25_reg_2620              |  32|   0|   32|          0|
    |v82_26_reg_2641              |  32|   0|   32|          0|
    |v82_27_reg_2646              |  32|   0|   32|          0|
    |v82_28_reg_2661              |  32|   0|   32|          0|
    |v82_29_reg_2666              |  32|   0|   32|          0|
    |v82_2_reg_2365               |  32|   0|   32|          0|
    |v82_30_reg_2687              |  32|   0|   32|          0|
    |v82_31_reg_2692              |  32|   0|   32|          0|
    |v82_32_reg_2707              |  32|   0|   32|          0|
    |v82_33_reg_2712              |  32|   0|   32|          0|
    |v82_34_reg_2733              |  32|   0|   32|          0|
    |v82_35_reg_2738              |  32|   0|   32|          0|
    |v82_36_reg_2753              |  32|   0|   32|          0|
    |v82_37_reg_2758              |  32|   0|   32|          0|
    |v82_38_reg_2779              |  32|   0|   32|          0|
    |v82_39_reg_2784              |  32|   0|   32|          0|
    |v82_3_reg_2370               |  32|   0|   32|          0|
    |v82_40_reg_2799              |  32|   0|   32|          0|
    |v82_41_reg_2804              |  32|   0|   32|          0|
    |v82_42_reg_2825              |  32|   0|   32|          0|
    |v82_43_reg_2830              |  32|   0|   32|          0|
    |v82_44_reg_2845              |  32|   0|   32|          0|
    |v82_45_reg_2850              |  32|   0|   32|          0|
    |v82_46_reg_2871              |  32|   0|   32|          0|
    |v82_47_reg_2876              |  32|   0|   32|          0|
    |v82_48_reg_2891              |  32|   0|   32|          0|
    |v82_49_reg_2896              |  32|   0|   32|          0|
    |v82_4_reg_2385               |  32|   0|   32|          0|
    |v82_50_reg_2917              |  32|   0|   32|          0|
    |v82_51_reg_2922              |  32|   0|   32|          0|
    |v82_52_reg_2937              |  32|   0|   32|          0|
    |v82_53_reg_2942              |  32|   0|   32|          0|
    |v82_54_reg_2963              |  32|   0|   32|          0|
    |v82_55_reg_2968              |  32|   0|   32|          0|
    |v82_56_reg_2983              |  32|   0|   32|          0|
    |v82_57_reg_2988              |  32|   0|   32|          0|
    |v82_58_reg_3009              |  32|   0|   32|          0|
    |v82_59_reg_3014              |  32|   0|   32|          0|
    |v82_5_reg_2390               |  32|   0|   32|          0|
    |v82_60_reg_3029              |  32|   0|   32|          0|
    |v82_61_reg_3034              |  32|   0|   32|          0|
    |v82_62_reg_3039              |  32|   0|   32|          0|
    |v82_63_reg_3044              |  32|   0|   32|          0|
    |v82_6_reg_2411               |  32|   0|   32|          0|
    |v82_7_reg_2416               |  32|   0|   32|          0|
    |v82_8_reg_2431               |  32|   0|   32|          0|
    |v82_9_reg_2436               |  32|   0|   32|          0|
    |v82_reg_2273                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2224|   0| 2296|         72|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|         node6|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|         node6|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|         node6|  return value|
|v189_0_0_din              |  out|   32|     ap_fifo|      v189_0_0|       pointer|
|v189_0_0_num_data_valid   |   in|   12|     ap_fifo|      v189_0_0|       pointer|
|v189_0_0_fifo_cap         |   in|   12|     ap_fifo|      v189_0_0|       pointer|
|v189_0_0_full_n           |   in|    1|     ap_fifo|      v189_0_0|       pointer|
|v189_0_0_write            |  out|    1|     ap_fifo|      v189_0_0|       pointer|
|v189_0_1_din              |  out|   32|     ap_fifo|      v189_0_1|       pointer|
|v189_0_1_num_data_valid   |   in|   12|     ap_fifo|      v189_0_1|       pointer|
|v189_0_1_fifo_cap         |   in|   12|     ap_fifo|      v189_0_1|       pointer|
|v189_0_1_full_n           |   in|    1|     ap_fifo|      v189_0_1|       pointer|
|v189_0_1_write            |  out|    1|     ap_fifo|      v189_0_1|       pointer|
|v189_0_2_din              |  out|   32|     ap_fifo|      v189_0_2|       pointer|
|v189_0_2_num_data_valid   |   in|   12|     ap_fifo|      v189_0_2|       pointer|
|v189_0_2_fifo_cap         |   in|   12|     ap_fifo|      v189_0_2|       pointer|
|v189_0_2_full_n           |   in|    1|     ap_fifo|      v189_0_2|       pointer|
|v189_0_2_write            |  out|    1|     ap_fifo|      v189_0_2|       pointer|
|v189_0_3_din              |  out|   32|     ap_fifo|      v189_0_3|       pointer|
|v189_0_3_num_data_valid   |   in|   12|     ap_fifo|      v189_0_3|       pointer|
|v189_0_3_fifo_cap         |   in|   12|     ap_fifo|      v189_0_3|       pointer|
|v189_0_3_full_n           |   in|    1|     ap_fifo|      v189_0_3|       pointer|
|v189_0_3_write            |  out|    1|     ap_fifo|      v189_0_3|       pointer|
|v189_1_0_din              |  out|   32|     ap_fifo|      v189_1_0|       pointer|
|v189_1_0_num_data_valid   |   in|   12|     ap_fifo|      v189_1_0|       pointer|
|v189_1_0_fifo_cap         |   in|   12|     ap_fifo|      v189_1_0|       pointer|
|v189_1_0_full_n           |   in|    1|     ap_fifo|      v189_1_0|       pointer|
|v189_1_0_write            |  out|    1|     ap_fifo|      v189_1_0|       pointer|
|v189_1_1_din              |  out|   32|     ap_fifo|      v189_1_1|       pointer|
|v189_1_1_num_data_valid   |   in|   12|     ap_fifo|      v189_1_1|       pointer|
|v189_1_1_fifo_cap         |   in|   12|     ap_fifo|      v189_1_1|       pointer|
|v189_1_1_full_n           |   in|    1|     ap_fifo|      v189_1_1|       pointer|
|v189_1_1_write            |  out|    1|     ap_fifo|      v189_1_1|       pointer|
|v189_1_2_din              |  out|   32|     ap_fifo|      v189_1_2|       pointer|
|v189_1_2_num_data_valid   |   in|   12|     ap_fifo|      v189_1_2|       pointer|
|v189_1_2_fifo_cap         |   in|   12|     ap_fifo|      v189_1_2|       pointer|
|v189_1_2_full_n           |   in|    1|     ap_fifo|      v189_1_2|       pointer|
|v189_1_2_write            |  out|    1|     ap_fifo|      v189_1_2|       pointer|
|v189_1_3_din              |  out|   32|     ap_fifo|      v189_1_3|       pointer|
|v189_1_3_num_data_valid   |   in|   12|     ap_fifo|      v189_1_3|       pointer|
|v189_1_3_fifo_cap         |   in|   12|     ap_fifo|      v189_1_3|       pointer|
|v189_1_3_full_n           |   in|    1|     ap_fifo|      v189_1_3|       pointer|
|v189_1_3_write            |  out|    1|     ap_fifo|      v189_1_3|       pointer|
|v189_2_0_din              |  out|   32|     ap_fifo|      v189_2_0|       pointer|
|v189_2_0_num_data_valid   |   in|   12|     ap_fifo|      v189_2_0|       pointer|
|v189_2_0_fifo_cap         |   in|   12|     ap_fifo|      v189_2_0|       pointer|
|v189_2_0_full_n           |   in|    1|     ap_fifo|      v189_2_0|       pointer|
|v189_2_0_write            |  out|    1|     ap_fifo|      v189_2_0|       pointer|
|v189_2_1_din              |  out|   32|     ap_fifo|      v189_2_1|       pointer|
|v189_2_1_num_data_valid   |   in|   12|     ap_fifo|      v189_2_1|       pointer|
|v189_2_1_fifo_cap         |   in|   12|     ap_fifo|      v189_2_1|       pointer|
|v189_2_1_full_n           |   in|    1|     ap_fifo|      v189_2_1|       pointer|
|v189_2_1_write            |  out|    1|     ap_fifo|      v189_2_1|       pointer|
|v189_2_2_din              |  out|   32|     ap_fifo|      v189_2_2|       pointer|
|v189_2_2_num_data_valid   |   in|   12|     ap_fifo|      v189_2_2|       pointer|
|v189_2_2_fifo_cap         |   in|   12|     ap_fifo|      v189_2_2|       pointer|
|v189_2_2_full_n           |   in|    1|     ap_fifo|      v189_2_2|       pointer|
|v189_2_2_write            |  out|    1|     ap_fifo|      v189_2_2|       pointer|
|v189_2_3_din              |  out|   32|     ap_fifo|      v189_2_3|       pointer|
|v189_2_3_num_data_valid   |   in|   12|     ap_fifo|      v189_2_3|       pointer|
|v189_2_3_fifo_cap         |   in|   12|     ap_fifo|      v189_2_3|       pointer|
|v189_2_3_full_n           |   in|    1|     ap_fifo|      v189_2_3|       pointer|
|v189_2_3_write            |  out|    1|     ap_fifo|      v189_2_3|       pointer|
|v189_3_0_din              |  out|   32|     ap_fifo|      v189_3_0|       pointer|
|v189_3_0_num_data_valid   |   in|   12|     ap_fifo|      v189_3_0|       pointer|
|v189_3_0_fifo_cap         |   in|   12|     ap_fifo|      v189_3_0|       pointer|
|v189_3_0_full_n           |   in|    1|     ap_fifo|      v189_3_0|       pointer|
|v189_3_0_write            |  out|    1|     ap_fifo|      v189_3_0|       pointer|
|v189_3_1_din              |  out|   32|     ap_fifo|      v189_3_1|       pointer|
|v189_3_1_num_data_valid   |   in|   12|     ap_fifo|      v189_3_1|       pointer|
|v189_3_1_fifo_cap         |   in|   12|     ap_fifo|      v189_3_1|       pointer|
|v189_3_1_full_n           |   in|    1|     ap_fifo|      v189_3_1|       pointer|
|v189_3_1_write            |  out|    1|     ap_fifo|      v189_3_1|       pointer|
|v189_3_2_din              |  out|   32|     ap_fifo|      v189_3_2|       pointer|
|v189_3_2_num_data_valid   |   in|   12|     ap_fifo|      v189_3_2|       pointer|
|v189_3_2_fifo_cap         |   in|   12|     ap_fifo|      v189_3_2|       pointer|
|v189_3_2_full_n           |   in|    1|     ap_fifo|      v189_3_2|       pointer|
|v189_3_2_write            |  out|    1|     ap_fifo|      v189_3_2|       pointer|
|v189_3_3_din              |  out|   32|     ap_fifo|      v189_3_3|       pointer|
|v189_3_3_num_data_valid   |   in|   12|     ap_fifo|      v189_3_3|       pointer|
|v189_3_3_fifo_cap         |   in|   12|     ap_fifo|      v189_3_3|       pointer|
|v189_3_3_full_n           |   in|    1|     ap_fifo|      v189_3_3|       pointer|
|v189_3_3_write            |  out|    1|     ap_fifo|      v189_3_3|       pointer|
|v189_4_0_din              |  out|   32|     ap_fifo|      v189_4_0|       pointer|
|v189_4_0_num_data_valid   |   in|   12|     ap_fifo|      v189_4_0|       pointer|
|v189_4_0_fifo_cap         |   in|   12|     ap_fifo|      v189_4_0|       pointer|
|v189_4_0_full_n           |   in|    1|     ap_fifo|      v189_4_0|       pointer|
|v189_4_0_write            |  out|    1|     ap_fifo|      v189_4_0|       pointer|
|v189_4_1_din              |  out|   32|     ap_fifo|      v189_4_1|       pointer|
|v189_4_1_num_data_valid   |   in|   12|     ap_fifo|      v189_4_1|       pointer|
|v189_4_1_fifo_cap         |   in|   12|     ap_fifo|      v189_4_1|       pointer|
|v189_4_1_full_n           |   in|    1|     ap_fifo|      v189_4_1|       pointer|
|v189_4_1_write            |  out|    1|     ap_fifo|      v189_4_1|       pointer|
|v189_4_2_din              |  out|   32|     ap_fifo|      v189_4_2|       pointer|
|v189_4_2_num_data_valid   |   in|   12|     ap_fifo|      v189_4_2|       pointer|
|v189_4_2_fifo_cap         |   in|   12|     ap_fifo|      v189_4_2|       pointer|
|v189_4_2_full_n           |   in|    1|     ap_fifo|      v189_4_2|       pointer|
|v189_4_2_write            |  out|    1|     ap_fifo|      v189_4_2|       pointer|
|v189_4_3_din              |  out|   32|     ap_fifo|      v189_4_3|       pointer|
|v189_4_3_num_data_valid   |   in|   12|     ap_fifo|      v189_4_3|       pointer|
|v189_4_3_fifo_cap         |   in|   12|     ap_fifo|      v189_4_3|       pointer|
|v189_4_3_full_n           |   in|    1|     ap_fifo|      v189_4_3|       pointer|
|v189_4_3_write            |  out|    1|     ap_fifo|      v189_4_3|       pointer|
|v189_5_0_din              |  out|   32|     ap_fifo|      v189_5_0|       pointer|
|v189_5_0_num_data_valid   |   in|   12|     ap_fifo|      v189_5_0|       pointer|
|v189_5_0_fifo_cap         |   in|   12|     ap_fifo|      v189_5_0|       pointer|
|v189_5_0_full_n           |   in|    1|     ap_fifo|      v189_5_0|       pointer|
|v189_5_0_write            |  out|    1|     ap_fifo|      v189_5_0|       pointer|
|v189_5_1_din              |  out|   32|     ap_fifo|      v189_5_1|       pointer|
|v189_5_1_num_data_valid   |   in|   12|     ap_fifo|      v189_5_1|       pointer|
|v189_5_1_fifo_cap         |   in|   12|     ap_fifo|      v189_5_1|       pointer|
|v189_5_1_full_n           |   in|    1|     ap_fifo|      v189_5_1|       pointer|
|v189_5_1_write            |  out|    1|     ap_fifo|      v189_5_1|       pointer|
|v189_5_2_din              |  out|   32|     ap_fifo|      v189_5_2|       pointer|
|v189_5_2_num_data_valid   |   in|   12|     ap_fifo|      v189_5_2|       pointer|
|v189_5_2_fifo_cap         |   in|   12|     ap_fifo|      v189_5_2|       pointer|
|v189_5_2_full_n           |   in|    1|     ap_fifo|      v189_5_2|       pointer|
|v189_5_2_write            |  out|    1|     ap_fifo|      v189_5_2|       pointer|
|v189_5_3_din              |  out|   32|     ap_fifo|      v189_5_3|       pointer|
|v189_5_3_num_data_valid   |   in|   12|     ap_fifo|      v189_5_3|       pointer|
|v189_5_3_fifo_cap         |   in|   12|     ap_fifo|      v189_5_3|       pointer|
|v189_5_3_full_n           |   in|    1|     ap_fifo|      v189_5_3|       pointer|
|v189_5_3_write            |  out|    1|     ap_fifo|      v189_5_3|       pointer|
|v189_6_0_din              |  out|   32|     ap_fifo|      v189_6_0|       pointer|
|v189_6_0_num_data_valid   |   in|   12|     ap_fifo|      v189_6_0|       pointer|
|v189_6_0_fifo_cap         |   in|   12|     ap_fifo|      v189_6_0|       pointer|
|v189_6_0_full_n           |   in|    1|     ap_fifo|      v189_6_0|       pointer|
|v189_6_0_write            |  out|    1|     ap_fifo|      v189_6_0|       pointer|
|v189_6_1_din              |  out|   32|     ap_fifo|      v189_6_1|       pointer|
|v189_6_1_num_data_valid   |   in|   12|     ap_fifo|      v189_6_1|       pointer|
|v189_6_1_fifo_cap         |   in|   12|     ap_fifo|      v189_6_1|       pointer|
|v189_6_1_full_n           |   in|    1|     ap_fifo|      v189_6_1|       pointer|
|v189_6_1_write            |  out|    1|     ap_fifo|      v189_6_1|       pointer|
|v189_6_2_din              |  out|   32|     ap_fifo|      v189_6_2|       pointer|
|v189_6_2_num_data_valid   |   in|   12|     ap_fifo|      v189_6_2|       pointer|
|v189_6_2_fifo_cap         |   in|   12|     ap_fifo|      v189_6_2|       pointer|
|v189_6_2_full_n           |   in|    1|     ap_fifo|      v189_6_2|       pointer|
|v189_6_2_write            |  out|    1|     ap_fifo|      v189_6_2|       pointer|
|v189_6_3_din              |  out|   32|     ap_fifo|      v189_6_3|       pointer|
|v189_6_3_num_data_valid   |   in|   12|     ap_fifo|      v189_6_3|       pointer|
|v189_6_3_fifo_cap         |   in|   12|     ap_fifo|      v189_6_3|       pointer|
|v189_6_3_full_n           |   in|    1|     ap_fifo|      v189_6_3|       pointer|
|v189_6_3_write            |  out|    1|     ap_fifo|      v189_6_3|       pointer|
|v189_7_0_din              |  out|   32|     ap_fifo|      v189_7_0|       pointer|
|v189_7_0_num_data_valid   |   in|   12|     ap_fifo|      v189_7_0|       pointer|
|v189_7_0_fifo_cap         |   in|   12|     ap_fifo|      v189_7_0|       pointer|
|v189_7_0_full_n           |   in|    1|     ap_fifo|      v189_7_0|       pointer|
|v189_7_0_write            |  out|    1|     ap_fifo|      v189_7_0|       pointer|
|v189_7_1_din              |  out|   32|     ap_fifo|      v189_7_1|       pointer|
|v189_7_1_num_data_valid   |   in|   12|     ap_fifo|      v189_7_1|       pointer|
|v189_7_1_fifo_cap         |   in|   12|     ap_fifo|      v189_7_1|       pointer|
|v189_7_1_full_n           |   in|    1|     ap_fifo|      v189_7_1|       pointer|
|v189_7_1_write            |  out|    1|     ap_fifo|      v189_7_1|       pointer|
|v189_7_2_din              |  out|   32|     ap_fifo|      v189_7_2|       pointer|
|v189_7_2_num_data_valid   |   in|   12|     ap_fifo|      v189_7_2|       pointer|
|v189_7_2_fifo_cap         |   in|   12|     ap_fifo|      v189_7_2|       pointer|
|v189_7_2_full_n           |   in|    1|     ap_fifo|      v189_7_2|       pointer|
|v189_7_2_write            |  out|    1|     ap_fifo|      v189_7_2|       pointer|
|v189_7_3_din              |  out|   32|     ap_fifo|      v189_7_3|       pointer|
|v189_7_3_num_data_valid   |   in|   12|     ap_fifo|      v189_7_3|       pointer|
|v189_7_3_fifo_cap         |   in|   12|     ap_fifo|      v189_7_3|       pointer|
|v189_7_3_full_n           |   in|    1|     ap_fifo|      v189_7_3|       pointer|
|v189_7_3_write            |  out|    1|     ap_fifo|      v189_7_3|       pointer|
|v189_8_0_din              |  out|   32|     ap_fifo|      v189_8_0|       pointer|
|v189_8_0_num_data_valid   |   in|   12|     ap_fifo|      v189_8_0|       pointer|
|v189_8_0_fifo_cap         |   in|   12|     ap_fifo|      v189_8_0|       pointer|
|v189_8_0_full_n           |   in|    1|     ap_fifo|      v189_8_0|       pointer|
|v189_8_0_write            |  out|    1|     ap_fifo|      v189_8_0|       pointer|
|v189_8_1_din              |  out|   32|     ap_fifo|      v189_8_1|       pointer|
|v189_8_1_num_data_valid   |   in|   12|     ap_fifo|      v189_8_1|       pointer|
|v189_8_1_fifo_cap         |   in|   12|     ap_fifo|      v189_8_1|       pointer|
|v189_8_1_full_n           |   in|    1|     ap_fifo|      v189_8_1|       pointer|
|v189_8_1_write            |  out|    1|     ap_fifo|      v189_8_1|       pointer|
|v189_8_2_din              |  out|   32|     ap_fifo|      v189_8_2|       pointer|
|v189_8_2_num_data_valid   |   in|   12|     ap_fifo|      v189_8_2|       pointer|
|v189_8_2_fifo_cap         |   in|   12|     ap_fifo|      v189_8_2|       pointer|
|v189_8_2_full_n           |   in|    1|     ap_fifo|      v189_8_2|       pointer|
|v189_8_2_write            |  out|    1|     ap_fifo|      v189_8_2|       pointer|
|v189_8_3_din              |  out|   32|     ap_fifo|      v189_8_3|       pointer|
|v189_8_3_num_data_valid   |   in|   12|     ap_fifo|      v189_8_3|       pointer|
|v189_8_3_fifo_cap         |   in|   12|     ap_fifo|      v189_8_3|       pointer|
|v189_8_3_full_n           |   in|    1|     ap_fifo|      v189_8_3|       pointer|
|v189_8_3_write            |  out|    1|     ap_fifo|      v189_8_3|       pointer|
|v189_9_0_din              |  out|   32|     ap_fifo|      v189_9_0|       pointer|
|v189_9_0_num_data_valid   |   in|   12|     ap_fifo|      v189_9_0|       pointer|
|v189_9_0_fifo_cap         |   in|   12|     ap_fifo|      v189_9_0|       pointer|
|v189_9_0_full_n           |   in|    1|     ap_fifo|      v189_9_0|       pointer|
|v189_9_0_write            |  out|    1|     ap_fifo|      v189_9_0|       pointer|
|v189_9_1_din              |  out|   32|     ap_fifo|      v189_9_1|       pointer|
|v189_9_1_num_data_valid   |   in|   12|     ap_fifo|      v189_9_1|       pointer|
|v189_9_1_fifo_cap         |   in|   12|     ap_fifo|      v189_9_1|       pointer|
|v189_9_1_full_n           |   in|    1|     ap_fifo|      v189_9_1|       pointer|
|v189_9_1_write            |  out|    1|     ap_fifo|      v189_9_1|       pointer|
|v189_9_2_din              |  out|   32|     ap_fifo|      v189_9_2|       pointer|
|v189_9_2_num_data_valid   |   in|   12|     ap_fifo|      v189_9_2|       pointer|
|v189_9_2_fifo_cap         |   in|   12|     ap_fifo|      v189_9_2|       pointer|
|v189_9_2_full_n           |   in|    1|     ap_fifo|      v189_9_2|       pointer|
|v189_9_2_write            |  out|    1|     ap_fifo|      v189_9_2|       pointer|
|v189_9_3_din              |  out|   32|     ap_fifo|      v189_9_3|       pointer|
|v189_9_3_num_data_valid   |   in|   12|     ap_fifo|      v189_9_3|       pointer|
|v189_9_3_fifo_cap         |   in|   12|     ap_fifo|      v189_9_3|       pointer|
|v189_9_3_full_n           |   in|    1|     ap_fifo|      v189_9_3|       pointer|
|v189_9_3_write            |  out|    1|     ap_fifo|      v189_9_3|       pointer|
|v189_10_0_din             |  out|   32|     ap_fifo|     v189_10_0|       pointer|
|v189_10_0_num_data_valid  |   in|   12|     ap_fifo|     v189_10_0|       pointer|
|v189_10_0_fifo_cap        |   in|   12|     ap_fifo|     v189_10_0|       pointer|
|v189_10_0_full_n          |   in|    1|     ap_fifo|     v189_10_0|       pointer|
|v189_10_0_write           |  out|    1|     ap_fifo|     v189_10_0|       pointer|
|v189_10_1_din             |  out|   32|     ap_fifo|     v189_10_1|       pointer|
|v189_10_1_num_data_valid  |   in|   12|     ap_fifo|     v189_10_1|       pointer|
|v189_10_1_fifo_cap        |   in|   12|     ap_fifo|     v189_10_1|       pointer|
|v189_10_1_full_n          |   in|    1|     ap_fifo|     v189_10_1|       pointer|
|v189_10_1_write           |  out|    1|     ap_fifo|     v189_10_1|       pointer|
|v189_10_2_din             |  out|   32|     ap_fifo|     v189_10_2|       pointer|
|v189_10_2_num_data_valid  |   in|   12|     ap_fifo|     v189_10_2|       pointer|
|v189_10_2_fifo_cap        |   in|   12|     ap_fifo|     v189_10_2|       pointer|
|v189_10_2_full_n          |   in|    1|     ap_fifo|     v189_10_2|       pointer|
|v189_10_2_write           |  out|    1|     ap_fifo|     v189_10_2|       pointer|
|v189_10_3_din             |  out|   32|     ap_fifo|     v189_10_3|       pointer|
|v189_10_3_num_data_valid  |   in|   12|     ap_fifo|     v189_10_3|       pointer|
|v189_10_3_fifo_cap        |   in|   12|     ap_fifo|     v189_10_3|       pointer|
|v189_10_3_full_n          |   in|    1|     ap_fifo|     v189_10_3|       pointer|
|v189_10_3_write           |  out|    1|     ap_fifo|     v189_10_3|       pointer|
|v189_11_0_din             |  out|   32|     ap_fifo|     v189_11_0|       pointer|
|v189_11_0_num_data_valid  |   in|   12|     ap_fifo|     v189_11_0|       pointer|
|v189_11_0_fifo_cap        |   in|   12|     ap_fifo|     v189_11_0|       pointer|
|v189_11_0_full_n          |   in|    1|     ap_fifo|     v189_11_0|       pointer|
|v189_11_0_write           |  out|    1|     ap_fifo|     v189_11_0|       pointer|
|v189_11_1_din             |  out|   32|     ap_fifo|     v189_11_1|       pointer|
|v189_11_1_num_data_valid  |   in|   12|     ap_fifo|     v189_11_1|       pointer|
|v189_11_1_fifo_cap        |   in|   12|     ap_fifo|     v189_11_1|       pointer|
|v189_11_1_full_n          |   in|    1|     ap_fifo|     v189_11_1|       pointer|
|v189_11_1_write           |  out|    1|     ap_fifo|     v189_11_1|       pointer|
|v189_11_2_din             |  out|   32|     ap_fifo|     v189_11_2|       pointer|
|v189_11_2_num_data_valid  |   in|   12|     ap_fifo|     v189_11_2|       pointer|
|v189_11_2_fifo_cap        |   in|   12|     ap_fifo|     v189_11_2|       pointer|
|v189_11_2_full_n          |   in|    1|     ap_fifo|     v189_11_2|       pointer|
|v189_11_2_write           |  out|    1|     ap_fifo|     v189_11_2|       pointer|
|v189_11_3_din             |  out|   32|     ap_fifo|     v189_11_3|       pointer|
|v189_11_3_num_data_valid  |   in|   12|     ap_fifo|     v189_11_3|       pointer|
|v189_11_3_fifo_cap        |   in|   12|     ap_fifo|     v189_11_3|       pointer|
|v189_11_3_full_n          |   in|    1|     ap_fifo|     v189_11_3|       pointer|
|v189_11_3_write           |  out|    1|     ap_fifo|     v189_11_3|       pointer|
|v189_12_0_din             |  out|   32|     ap_fifo|     v189_12_0|       pointer|
|v189_12_0_num_data_valid  |   in|   12|     ap_fifo|     v189_12_0|       pointer|
|v189_12_0_fifo_cap        |   in|   12|     ap_fifo|     v189_12_0|       pointer|
|v189_12_0_full_n          |   in|    1|     ap_fifo|     v189_12_0|       pointer|
|v189_12_0_write           |  out|    1|     ap_fifo|     v189_12_0|       pointer|
|v189_12_1_din             |  out|   32|     ap_fifo|     v189_12_1|       pointer|
|v189_12_1_num_data_valid  |   in|   12|     ap_fifo|     v189_12_1|       pointer|
|v189_12_1_fifo_cap        |   in|   12|     ap_fifo|     v189_12_1|       pointer|
|v189_12_1_full_n          |   in|    1|     ap_fifo|     v189_12_1|       pointer|
|v189_12_1_write           |  out|    1|     ap_fifo|     v189_12_1|       pointer|
|v189_12_2_din             |  out|   32|     ap_fifo|     v189_12_2|       pointer|
|v189_12_2_num_data_valid  |   in|   12|     ap_fifo|     v189_12_2|       pointer|
|v189_12_2_fifo_cap        |   in|   12|     ap_fifo|     v189_12_2|       pointer|
|v189_12_2_full_n          |   in|    1|     ap_fifo|     v189_12_2|       pointer|
|v189_12_2_write           |  out|    1|     ap_fifo|     v189_12_2|       pointer|
|v189_12_3_din             |  out|   32|     ap_fifo|     v189_12_3|       pointer|
|v189_12_3_num_data_valid  |   in|   12|     ap_fifo|     v189_12_3|       pointer|
|v189_12_3_fifo_cap        |   in|   12|     ap_fifo|     v189_12_3|       pointer|
|v189_12_3_full_n          |   in|    1|     ap_fifo|     v189_12_3|       pointer|
|v189_12_3_write           |  out|    1|     ap_fifo|     v189_12_3|       pointer|
|v189_13_0_din             |  out|   32|     ap_fifo|     v189_13_0|       pointer|
|v189_13_0_num_data_valid  |   in|   12|     ap_fifo|     v189_13_0|       pointer|
|v189_13_0_fifo_cap        |   in|   12|     ap_fifo|     v189_13_0|       pointer|
|v189_13_0_full_n          |   in|    1|     ap_fifo|     v189_13_0|       pointer|
|v189_13_0_write           |  out|    1|     ap_fifo|     v189_13_0|       pointer|
|v189_13_1_din             |  out|   32|     ap_fifo|     v189_13_1|       pointer|
|v189_13_1_num_data_valid  |   in|   12|     ap_fifo|     v189_13_1|       pointer|
|v189_13_1_fifo_cap        |   in|   12|     ap_fifo|     v189_13_1|       pointer|
|v189_13_1_full_n          |   in|    1|     ap_fifo|     v189_13_1|       pointer|
|v189_13_1_write           |  out|    1|     ap_fifo|     v189_13_1|       pointer|
|v189_13_2_din             |  out|   32|     ap_fifo|     v189_13_2|       pointer|
|v189_13_2_num_data_valid  |   in|   12|     ap_fifo|     v189_13_2|       pointer|
|v189_13_2_fifo_cap        |   in|   12|     ap_fifo|     v189_13_2|       pointer|
|v189_13_2_full_n          |   in|    1|     ap_fifo|     v189_13_2|       pointer|
|v189_13_2_write           |  out|    1|     ap_fifo|     v189_13_2|       pointer|
|v189_13_3_din             |  out|   32|     ap_fifo|     v189_13_3|       pointer|
|v189_13_3_num_data_valid  |   in|   12|     ap_fifo|     v189_13_3|       pointer|
|v189_13_3_fifo_cap        |   in|   12|     ap_fifo|     v189_13_3|       pointer|
|v189_13_3_full_n          |   in|    1|     ap_fifo|     v189_13_3|       pointer|
|v189_13_3_write           |  out|    1|     ap_fifo|     v189_13_3|       pointer|
|v189_14_0_din             |  out|   32|     ap_fifo|     v189_14_0|       pointer|
|v189_14_0_num_data_valid  |   in|   12|     ap_fifo|     v189_14_0|       pointer|
|v189_14_0_fifo_cap        |   in|   12|     ap_fifo|     v189_14_0|       pointer|
|v189_14_0_full_n          |   in|    1|     ap_fifo|     v189_14_0|       pointer|
|v189_14_0_write           |  out|    1|     ap_fifo|     v189_14_0|       pointer|
|v189_14_1_din             |  out|   32|     ap_fifo|     v189_14_1|       pointer|
|v189_14_1_num_data_valid  |   in|   12|     ap_fifo|     v189_14_1|       pointer|
|v189_14_1_fifo_cap        |   in|   12|     ap_fifo|     v189_14_1|       pointer|
|v189_14_1_full_n          |   in|    1|     ap_fifo|     v189_14_1|       pointer|
|v189_14_1_write           |  out|    1|     ap_fifo|     v189_14_1|       pointer|
|v189_14_2_din             |  out|   32|     ap_fifo|     v189_14_2|       pointer|
|v189_14_2_num_data_valid  |   in|   12|     ap_fifo|     v189_14_2|       pointer|
|v189_14_2_fifo_cap        |   in|   12|     ap_fifo|     v189_14_2|       pointer|
|v189_14_2_full_n          |   in|    1|     ap_fifo|     v189_14_2|       pointer|
|v189_14_2_write           |  out|    1|     ap_fifo|     v189_14_2|       pointer|
|v189_14_3_din             |  out|   32|     ap_fifo|     v189_14_3|       pointer|
|v189_14_3_num_data_valid  |   in|   12|     ap_fifo|     v189_14_3|       pointer|
|v189_14_3_fifo_cap        |   in|   12|     ap_fifo|     v189_14_3|       pointer|
|v189_14_3_full_n          |   in|    1|     ap_fifo|     v189_14_3|       pointer|
|v189_14_3_write           |  out|    1|     ap_fifo|     v189_14_3|       pointer|
|v189_15_0_din             |  out|   32|     ap_fifo|     v189_15_0|       pointer|
|v189_15_0_num_data_valid  |   in|   12|     ap_fifo|     v189_15_0|       pointer|
|v189_15_0_fifo_cap        |   in|   12|     ap_fifo|     v189_15_0|       pointer|
|v189_15_0_full_n          |   in|    1|     ap_fifo|     v189_15_0|       pointer|
|v189_15_0_write           |  out|    1|     ap_fifo|     v189_15_0|       pointer|
|v189_15_1_din             |  out|   32|     ap_fifo|     v189_15_1|       pointer|
|v189_15_1_num_data_valid  |   in|   12|     ap_fifo|     v189_15_1|       pointer|
|v189_15_1_fifo_cap        |   in|   12|     ap_fifo|     v189_15_1|       pointer|
|v189_15_1_full_n          |   in|    1|     ap_fifo|     v189_15_1|       pointer|
|v189_15_1_write           |  out|    1|     ap_fifo|     v189_15_1|       pointer|
|v189_15_2_din             |  out|   32|     ap_fifo|     v189_15_2|       pointer|
|v189_15_2_num_data_valid  |   in|   12|     ap_fifo|     v189_15_2|       pointer|
|v189_15_2_fifo_cap        |   in|   12|     ap_fifo|     v189_15_2|       pointer|
|v189_15_2_full_n          |   in|    1|     ap_fifo|     v189_15_2|       pointer|
|v189_15_2_write           |  out|    1|     ap_fifo|     v189_15_2|       pointer|
|v189_15_3_din             |  out|   32|     ap_fifo|     v189_15_3|       pointer|
|v189_15_3_num_data_valid  |   in|   12|     ap_fifo|     v189_15_3|       pointer|
|v189_15_3_fifo_cap        |   in|   12|     ap_fifo|     v189_15_3|       pointer|
|v189_15_3_full_n          |   in|    1|     ap_fifo|     v189_15_3|       pointer|
|v189_15_3_write           |  out|    1|     ap_fifo|     v189_15_3|       pointer|
|v180_address0             |  out|   17|   ap_memory|          v180|         array|
|v180_ce0                  |  out|    1|   ap_memory|          v180|         array|
|v180_q0                   |   in|   32|   ap_memory|          v180|         array|
|v180_address1             |  out|   17|   ap_memory|          v180|         array|
|v180_ce1                  |  out|    1|   ap_memory|          v180|         array|
|v180_q1                   |   in|   32|   ap_memory|          v180|         array|
+--------------------------+-----+-----+------------+--------------+--------------+

