

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Sat Jan 25 16:34:09 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           5349
LUT:          21515
FF:           15338
DSP:             12
BRAM:           802
SRL:             74
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    3.707
CP achieved post-implementation:    5.750
Timing not met
