-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Multirate_v4_FIR_filter_transposed_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    FIR_delays_read : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_14 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_15 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_16 : IN STD_LOGIC_VECTOR (31 downto 0);
    FIR_delays_read_17 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_n : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of Multirate_v4_FIR_filter_transposed_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv29_1FFFF7FA : STD_LOGIC_VECTOR (28 downto 0) := "11111111111111111011111111010";
    constant ap_const_lv31_2684 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000010011010000100";
    constant ap_const_lv26_1B4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000110110100";
    constant ap_const_lv25_1B4 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000110110100";

attribute shreg_extract : string;
    signal x_n_read_reg_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal x_n_read_reg_192_pp0_iter1_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal x_n_read_reg_192_pp0_iter2_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal FIR_delays_read_1_reg_199 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_1_reg_199_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_1_reg_199_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_2_reg_204 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_2_reg_204_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_2_reg_204_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_3_reg_209 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_3_reg_209_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_3_reg_209_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_4_reg_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_4_reg_214_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_4_reg_214_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_9_reg_219 : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_9_reg_219_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln84_3_fu_76_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_fu_184_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_fu_98_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln87_fu_98_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln87_fu_104_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln87_1_fu_113_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal mul_ln87_1_fu_113_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln87_2_fu_123_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln87_2_fu_123_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal sext_ln87_1_fu_119_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_fu_108_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_1_fu_133_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_2_fu_138_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_3_fu_143_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln87_2_fu_129_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_184_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_184_ce : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;
    signal FIR_delays_read_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_14_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_15_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_16_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal FIR_delays_read_17_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal x_n_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_2_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_3_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_4_int_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_5_int_reg : STD_LOGIC_VECTOR (31 downto 0);

    component Multirate_v4_mul_16s_13s_29_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component Multirate_v4_mul_16s_15ns_31_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component Multirate_v4_mul_16s_10ns_26_1_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component Multirate_v4_mac_muladd_16s_9ns_32s_32_4_0 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    mul_16s_13s_29_1_1_U20 : component Multirate_v4_mul_16s_13s_29_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 13,
        dout_WIDTH => 29)
    port map (
        din0 => x_n_read_reg_192_pp0_iter2_reg,
        din1 => mul_ln87_fu_98_p1,
        dout => mul_ln87_fu_98_p2);

    mul_16s_15ns_31_1_0_U21 : component Multirate_v4_mul_16s_15ns_31_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 15,
        dout_WIDTH => 31)
    port map (
        din0 => x_n_read_reg_192_pp0_iter2_reg,
        din1 => mul_ln87_1_fu_113_p1,
        dout => mul_ln87_1_fu_113_p2);

    mul_16s_10ns_26_1_0_U22 : component Multirate_v4_mul_16s_10ns_26_1_0
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 10,
        dout_WIDTH => 26)
    port map (
        din0 => x_n_read_reg_192_pp0_iter2_reg,
        din1 => mul_ln87_2_fu_123_p1,
        dout => mul_ln87_2_fu_123_p2);

    mac_muladd_16s_9ns_32s_32_4_0_U23 : component Multirate_v4_mac_muladd_16s_9ns_32s_32_4_0
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 16,
        din1_WIDTH => 9,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sext_ln84_3_fu_76_p0,
        din1 => grp_fu_184_p1,
        din2 => FIR_delays_read_9_reg_219_pp0_iter1_reg,
        ce => grp_fu_184_ce,
        dout => grp_fu_184_p3);





    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                FIR_delays_read_14_int_reg <= FIR_delays_read_14;
                FIR_delays_read_15_int_reg <= FIR_delays_read_15;
                FIR_delays_read_16_int_reg <= FIR_delays_read_16;
                FIR_delays_read_17_int_reg <= FIR_delays_read_17;
                FIR_delays_read_int_reg <= FIR_delays_read;
                x_n_int_reg <= x_n;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                FIR_delays_read_1_reg_199 <= FIR_delays_read_17_int_reg;
                FIR_delays_read_1_reg_199_pp0_iter1_reg <= FIR_delays_read_1_reg_199;
                FIR_delays_read_1_reg_199_pp0_iter2_reg <= FIR_delays_read_1_reg_199_pp0_iter1_reg;
                FIR_delays_read_2_reg_204 <= FIR_delays_read_16_int_reg;
                FIR_delays_read_2_reg_204_pp0_iter1_reg <= FIR_delays_read_2_reg_204;
                FIR_delays_read_2_reg_204_pp0_iter2_reg <= FIR_delays_read_2_reg_204_pp0_iter1_reg;
                FIR_delays_read_3_reg_209 <= FIR_delays_read_15_int_reg;
                FIR_delays_read_3_reg_209_pp0_iter1_reg <= FIR_delays_read_3_reg_209;
                FIR_delays_read_3_reg_209_pp0_iter2_reg <= FIR_delays_read_3_reg_209_pp0_iter1_reg;
                FIR_delays_read_4_reg_214 <= FIR_delays_read_14_int_reg;
                FIR_delays_read_4_reg_214_pp0_iter1_reg <= FIR_delays_read_4_reg_214;
                FIR_delays_read_4_reg_214_pp0_iter2_reg <= FIR_delays_read_4_reg_214_pp0_iter1_reg;
                FIR_delays_read_9_reg_219 <= FIR_delays_read_int_reg;
                FIR_delays_read_9_reg_219_pp0_iter1_reg <= FIR_delays_read_9_reg_219;
                x_n_read_reg_192 <= x_n_int_reg;
                x_n_read_reg_192_pp0_iter1_reg <= x_n_read_reg_192;
                x_n_read_reg_192_pp0_iter2_reg <= x_n_read_reg_192_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= grp_fu_184_p3(31 downto 16);
                ap_return_1_int_reg <= add_ln87_fu_108_p2;
                ap_return_2_int_reg <= add_ln87_1_fu_133_p2;
                ap_return_3_int_reg <= add_ln87_2_fu_138_p2;
                ap_return_4_int_reg <= add_ln87_3_fu_143_p2;
                ap_return_5_int_reg <= sext_ln87_2_fu_129_p1;
            end if;
        end if;
    end process;
    add_ln87_1_fu_133_p2 <= std_logic_vector(signed(sext_ln87_1_fu_119_p1) + signed(FIR_delays_read_3_reg_209_pp0_iter2_reg));
    add_ln87_2_fu_138_p2 <= std_logic_vector(signed(sext_ln87_1_fu_119_p1) + signed(FIR_delays_read_2_reg_204_pp0_iter2_reg));
    add_ln87_3_fu_143_p2 <= std_logic_vector(signed(sext_ln87_fu_104_p1) + signed(FIR_delays_read_1_reg_199_pp0_iter2_reg));
    add_ln87_fu_108_p2 <= std_logic_vector(signed(sext_ln87_fu_104_p1) + signed(FIR_delays_read_4_reg_214_pp0_iter2_reg));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(grp_fu_184_p3, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= grp_fu_184_p3(31 downto 16);
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(add_ln87_fu_108_p2, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= add_ln87_fu_108_p2;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_2_assign_proc : process(add_ln87_1_fu_133_p2, ap_ce_reg, ap_return_2_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_2 <= ap_return_2_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_2 <= add_ln87_1_fu_133_p2;
        else 
            ap_return_2 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_3_assign_proc : process(add_ln87_2_fu_138_p2, ap_ce_reg, ap_return_3_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_3 <= ap_return_3_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_3 <= add_ln87_2_fu_138_p2;
        else 
            ap_return_3 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_4_assign_proc : process(add_ln87_3_fu_143_p2, ap_ce_reg, ap_return_4_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_4 <= ap_return_4_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_4 <= add_ln87_3_fu_143_p2;
        else 
            ap_return_4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_5_assign_proc : process(sext_ln87_2_fu_129_p1, ap_ce_reg, ap_return_5_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_5 <= ap_return_5_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_5 <= sext_ln87_2_fu_129_p1;
        else 
            ap_return_5 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_184_ce_assign_proc : process(ap_block_pp0_stage0_11001, ap_ce_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then 
            grp_fu_184_ce <= ap_const_logic_1;
        else 
            grp_fu_184_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_184_p1 <= ap_const_lv25_1B4(9 - 1 downto 0);
    mul_ln87_1_fu_113_p1 <= ap_const_lv31_2684(15 - 1 downto 0);
    mul_ln87_2_fu_123_p1 <= ap_const_lv26_1B4(10 - 1 downto 0);
    mul_ln87_fu_98_p1 <= ap_const_lv29_1FFFF7FA(13 - 1 downto 0);
    sext_ln84_3_fu_76_p0 <= x_n_int_reg;
        sext_ln87_1_fu_119_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_1_fu_113_p2),32));

        sext_ln87_2_fu_129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_2_fu_123_p2),32));

        sext_ln87_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(mul_ln87_fu_98_p2),32));

end behav;
