{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570042459119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570042459119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  2 15:54:18 2019 " "Processing started: Wed Oct  2 15:54:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570042459119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042459119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Register4 -c Register4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Register4 -c Register4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042459120 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570042459329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570042459329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/mux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/mux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4-arch " "Found design unit 1: Mux4-arch" {  } { { "../bcdAdder/mux4.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/mux4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469259 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4 " "Found entity 1: Mux4" {  } { { "../bcdAdder/mux4.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/mux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-rtl " "Found design unit 1: FullAdder-rtl" {  } { { "../bcdAdder/FullAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/FullAdder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469261 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "../bcdAdder/FullAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/FullAdder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/detectGt9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/detectGt9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 detectGt9-rtl " "Found design unit 1: detectGt9-rtl" {  } { { "../bcdAdder/detectGt9.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/detectGt9.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469262 ""} { "Info" "ISGN_ENTITY_NAME" "1 detectGt9 " "Found entity 1: detectGt9" {  } { { "../bcdAdder/detectGt9.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/detectGt9.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadder-rtl " "Found design unit 1: BCDadder-rtl" {  } { { "../bcdAdder/bcdAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469262 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDAdder " "Found entity 1: BCDAdder" {  } { { "../bcdAdder/bcdAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/4BitAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/4BitAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder4-rtl " "Found design unit 1: bitAdder4-rtl" {  } { { "../bcdAdder/4BitAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/4BitAdder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469263 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder4 " "Found entity 1: bitAdder4" {  } { { "../bcdAdder/4BitAdder.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/4BitAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-rtl " "Found design unit 1: sevenSeg-rtl" {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469264 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Questao1-rtl " "Found design unit 1: Questao1-rtl" {  } { { "../questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Questao1 " "Found entity 1: Questao1" {  } { { "../questao1.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/questao1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register4-arch " "Found design unit 1: Register4-arch" {  } { { "Register4.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/Register4.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469265 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register4 " "Found entity 1: Register4" {  } { { "Register4.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/Register4.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux2Way.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux2Way.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2Way-arch " "Found design unit 1: Mux2Way-arch" {  } { { "Mux2Way.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/Mux2Way.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469266 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2Way " "Found entity 1: Mux2Way" {  } { { "Mux2Way.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/Mux2Way.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FlipFlopD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FlipFlopD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/FlipFlopD.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469267 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "FlipFlopD.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/FlipFlopD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryDigit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryDigit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryDigit-arch " "Found design unit 1: BinaryDigit-arch" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/BinaryDigit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469268 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryDigit " "Found entity 1: BinaryDigit" {  } { { "BinaryDigit.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/BinaryDigit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-rtl " "Found design unit 1: cronometro-rtl" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469268 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570042469268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469268 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570042469327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDAdder BCDAdder:u1 " "Elaborating entity \"BCDAdder\" for hierarchy \"BCDAdder:u1\"" {  } { { "../cronometro.vhd" "u1" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder4 BCDAdder:u1\|bitAdder4:u1 " "Elaborating entity \"bitAdder4\" for hierarchy \"BCDAdder:u1\|bitAdder4:u1\"" {  } { { "../bcdAdder/bcdAdder.vhd" "u1" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder BCDAdder:u1\|bitAdder4:u1\|FullAdder:u0 " "Elaborating entity \"FullAdder\" for hierarchy \"BCDAdder:u1\|bitAdder4:u1\|FullAdder:u0\"" {  } { { "../bcdAdder/4BitAdder.vhd" "u0" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/4BitAdder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detectGt9 BCDAdder:u1\|detectGt9:u2 " "Elaborating entity \"detectGt9\" for hierarchy \"BCDAdder:u1\|detectGt9:u2\"" {  } { { "../bcdAdder/bcdAdder.vhd" "u2" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4 BCDAdder:u1\|Mux4:u3 " "Elaborating entity \"Mux4\" for hierarchy \"BCDAdder:u1\|Mux4:u3\"" {  } { { "../bcdAdder/bcdAdder.vhd" "u3" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/bcdAdder/bcdAdder.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register4 Register4:u3 " "Elaborating entity \"Register4\" for hierarchy \"Register4:u3\"" {  } { { "../cronometro.vhd" "u3" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryDigit Register4:u3\|BinaryDigit:r0 " "Elaborating entity \"BinaryDigit\" for hierarchy \"Register4:u3\|BinaryDigit:r0\"" {  } { { "Register4.vhd" "r0" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/Register4.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2Way Register4:u3\|BinaryDigit:r0\|Mux2Way:c1 " "Elaborating entity \"Mux2Way\" for hierarchy \"Register4:u3\|BinaryDigit:r0\|Mux2Way:c1\"" {  } { { "BinaryDigit.vhd" "c1" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/BinaryDigit.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlipFlopD Register4:u3\|BinaryDigit:r0\|FlipFlopD:c2 " "Elaborating entity \"FlipFlopD\" for hierarchy \"Register4:u3\|BinaryDigit:r0\|FlipFlopD:c2\"" {  } { { "BinaryDigit.vhd" "c2" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/register4/BinaryDigit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:u5 " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:u5\"" {  } { { "../cronometro.vhd" "u5" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469353 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"a\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "b sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "c sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"c\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "d sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "e sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"e\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"f\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "g sevenSeg.vhd(16) " "VHDL Signal Declaration warning at sevenSeg.vhd(16): used implicit default value for signal \"g\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../sevenSeg.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/sevenSeg.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1570042469354 "|cronometro|sevenSeg:u5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a1 GND " "Pin \"a1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|a1"} { "Warning" "WMLS_MLS_STUCK_PIN" "b1 GND " "Pin \"b1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|b1"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1 GND " "Pin \"c1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|c1"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1 GND " "Pin \"d1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|d1"} { "Warning" "WMLS_MLS_STUCK_PIN" "e1 GND " "Pin \"e1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|e1"} { "Warning" "WMLS_MLS_STUCK_PIN" "f1 GND " "Pin \"f1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|f1"} { "Warning" "WMLS_MLS_STUCK_PIN" "g1 GND " "Pin \"g1\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|g1"} { "Warning" "WMLS_MLS_STUCK_PIN" "a2 GND " "Pin \"a2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|a2"} { "Warning" "WMLS_MLS_STUCK_PIN" "b2 GND " "Pin \"b2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|b2"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2 GND " "Pin \"c2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|c2"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2 GND " "Pin \"d2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|d2"} { "Warning" "WMLS_MLS_STUCK_PIN" "e2 GND " "Pin \"e2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|e2"} { "Warning" "WMLS_MLS_STUCK_PIN" "f2 GND " "Pin \"f2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|f2"} { "Warning" "WMLS_MLS_STUCK_PIN" "g2 GND " "Pin \"g2\" is stuck at GND" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1570042469753 "|cronometro|g2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1570042469753 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570042469834 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570042469834 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "enable " "No output dependent on input pin \"enable\"" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570042469861 "|cronometro|enable"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../cronometro.vhd" "" { Text "/home/borg/elementos/Elementos-P1-pratica/src/rtl/cronometro.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1570042469861 "|cronometro|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1570042469861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570042469861 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570042469861 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570042469861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1022 " "Peak virtual memory: 1022 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570042469867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  2 15:54:29 2019 " "Processing ended: Wed Oct  2 15:54:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570042469867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570042469867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570042469867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570042469867 ""}
