#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  6 19:21:19 2023
# Process ID: 16380
# Current directory: C:/Users/blessing software/Desktop/single_cycle/single_cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12328 C:\Users\blessing software\Desktop\single_cycle\single_cycle\single_cycle.xpr
# Log file: C:/Users/blessing software/Desktop/single_cycle/single_cycle/vivado.log
# Journal file: C:/Users/blessing software/Desktop/single_cycle/single_cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'E:/ZZZ/lab3/single_cycle/single_cycle.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
reset_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset inst_rom] {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
INFO: [Project 1-386] Moving file 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci' from fileset 'inst_rom' to fileset 'sources_1'.
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
generate_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
export_ip_user_files -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -directory {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files} -ipstatic_source_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset data_ram] {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
INFO: [Project 1-386] Moving file 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci' from fileset 'data_ram' to fileset 'sources_1'.
update_compile_order -fileset sources_1
reset_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -sync -no_script -force -quiet
set_property generate_synth_checkpoint false [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
generate_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
export_ip_user_files -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -no_script -sync -force -quiet
export_simulation -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -directory {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files} -ipstatic_source_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 6
[Wed Sep  6 19:30:32 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Sep  6 19:41:34 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Wed Sep  6 19:43:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/test1.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port '_reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:261]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pipeline_reg_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_reg_E
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline_reg_M
Compiling module xil_defaultlib.pipeline_reg_W
Compiling module xil_defaultlib.pred_pc
Compiling module xil_defaultlib.flag_gen
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/blessing -notrace
couldn't read file "C:/Users/blessing": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  6 19:45:58 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1199.668 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1212.656 ; gain = 10.797
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1212.656 ; gain = 12.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -sync -no_script -force -quiet
set_property generate_synth_checkpoint true [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
generate_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_rom'...
catch { config_ip_cache -export [get_ips -all inst_rom] }
export_ip_user_files -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}]
launch_runs -jobs 6 inst_rom_synth_1
[Wed Sep  6 19:53:55 2023] Launched inst_rom_synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/inst_rom_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.xci}}] -directory {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files} -ipstatic_source_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
export_ip_user_files -of_objects  [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -sync -no_script -force -quiet
set_property generate_synth_checkpoint true [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
generate_target all [get_files  {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'data_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'data_ram'...
catch { config_ip_cache -export [get_ips -all data_ram] }
export_ip_user_files -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}]
launch_runs -jobs 6 data_ram_synth_1
[Wed Sep  6 19:54:11 2023] Launched data_ram_synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/data_ram_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.xci}}] -directory {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files} -ipstatic_source_dir {C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/modelsim} {questa=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/questa} {riviera=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/test1.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port '_reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:261]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pipeline_reg_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_reg_E
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline_reg_M
Compiling module xil_defaultlib.pipeline_reg_W
Compiling module xil_defaultlib.pred_pc
Compiling module xil_defaultlib.flag_gen
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1525.453 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:00:23 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcsg324-1
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.dcp' for cell 'data_ram_4k'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.dcp' for cell 'inst_rom_4k'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1525.453 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Finished Parsing XDC File [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1525.453 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

open_run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1551.145 ; gain = 25.691
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/test1.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port '_reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:240]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'reg_wa' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:261]
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pipeline_reg_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_reg_E
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline_reg_M
Compiling module xil_defaultlib.pipeline_reg_W
Compiling module xil_defaultlib.pred_pc
Compiling module xil_defaultlib.flag_gen
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1989.207 ; gain = 9.934
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep  6 20:05:10 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
[Wed Sep  6 20:05:10 2023] Launched impl_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:16:50 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:20:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:21:22 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:24:47 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/test1.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/inst_rom.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/cpu_test.hex.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim/led_test.hex.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module confreg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flag_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_D
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_E
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_M
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline_reg_W
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pred_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
"xelab -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 21844a1d0b9347799920aee397ed6ba5 --incr --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_13 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'switch' is not connected on this instance [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sim_1/new/testbench.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.pipeline_reg_D
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.pipeline_reg_E
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.pipeline_reg_M
Compiling module xil_defaultlib.pipeline_reg_W
Compiling module xil_defaultlib.pred_pc
Compiling module xil_defaultlib.flag_gen
Compiling module xil_defaultlib.mycpu
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.inst_rom
Compiling module dist_mem_gen_v8_0_13.dist_mem_gen_v8_0_13(C_FAMILY="a...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.confreg
Compiling module xil_defaultlib.single_cycle
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {{C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config {C:/Users/blessing software/Desktop/single_cycle/single_cycle/testbench_behav.wcfg}
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2756.367 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1

launch_runs synth_1 -jobs 6
[Wed Sep  6 20:41:46 2023] Launched synth_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Sep  6 20:42:53 2023] Launched impl_1...
Run output will be captured here: C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.runs/impl_1/runme.log
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2756.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 464 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.343 . Memory (MB): peak = 2756.367 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2756.367 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2756.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-1
Top: single_cycle
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2756.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'single_cycle' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'mycpu' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (1#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_D' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:23]
WARNING: [Synth 8-5788] Register opcode_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:71]
WARNING: [Synth 8-5788] Register funct3_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:72]
WARNING: [Synth 8-5788] Register funct7_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:73]
WARNING: [Synth 8-5788] Register reg_ra1_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:74]
WARNING: [Synth 8-5788] Register reg_ra2_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:75]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:76]
WARNING: [Synth 8-5788] Register imm12_s_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:77]
WARNING: [Synth 8-5788] Register imm12_i_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:78]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_D is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:79]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_D' (2#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_D.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:105]
WARNING: [Synth 8-151] case item 32'b00000000000000000000000000010000 is unreachable [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:137]
INFO: [Synth 8-6155] done synthesizing module 'control' (3#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/control.v:24]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_E' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:23]
WARNING: [Synth 8-5788] Register alu_in1_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:71]
WARNING: [Synth 8-5788] Register alu_in2_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:72]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:74]
WARNING: [Synth 8-5788] Register alu_op_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:75]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:76]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:77]
WARNING: [Synth 8-5788] Register dmem_we_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:78]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:79]
WARNING: [Synth 8-5788] Register reg_rd2_reg_reg in module pipeline_reg_E is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:80]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_E' (5#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_E.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6155] done synthesizing module 'alu' (6#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/alu.v:24]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_M' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:23]
WARNING: [Synth 8-5788] Register alu_out_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:60]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:61]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:62]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:63]
WARNING: [Synth 8-5788] Register dmem_we_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:64]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:65]
WARNING: [Synth 8-5788] Register reg_rd2_reg_reg in module pipeline_reg_M is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:66]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_M' (7#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_M.v:23]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_W' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:23]
WARNING: [Synth 8-5788] Register alu_out_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:57]
WARNING: [Synth 8-5788] Register reg_wa_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:58]
WARNING: [Synth 8-5788] Register imm20_e32_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:59]
WARNING: [Synth 8-5788] Register c3_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:60]
WARNING: [Synth 8-5788] Register reg_we_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:61]
WARNING: [Synth 8-5788] Register dmem_rd_reg_reg in module pipeline_reg_W is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:62]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_W' (8#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pipeline_reg_W.v:23]
INFO: [Synth 8-6157] synthesizing module 'pred_pc' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pred_pc' (9#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/pred_pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'flag_gen' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'flag_gen' (10#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/flag_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mycpu' (11#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/myCPU/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_rom' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/.Xil/Vivado-16380-DESKTOP8G70C2I/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_rom' (12#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/.Xil/Vivado-16380-DESKTOP8G70C2I/realtime/inst_rom_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/.Xil/Vivado-16380-DESKTOP8G70C2I/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (13#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/.Xil/Vivado-16380-DESKTOP8G70C2I/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'confreg' [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-226] default block is never used [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:282]
INFO: [Synth 8-226] default block is never used [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:313]
INFO: [Synth 8-226] default block is never used [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:333]
INFO: [Synth 8-6155] done synthesizing module 'confreg' (14#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/confreg/confreg.v:14]
INFO: [Synth 8-6155] done synthesizing module 'single_cycle' (15#1) [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/single_cycle.v:3]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[31]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[30]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[29]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[28]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[27]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[26]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[25]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[24]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[23]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[22]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[21]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[20]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[19]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[18]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[17]
WARNING: [Synth 8-3331] design confreg has unconnected port confreg_addr[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.367 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2756.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/inst_rom/inst_rom.dcp' for cell 'inst_rom_4k'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/sources_1/new/ip/data_ram/data_ram.dcp' for cell 'data_ram_4k'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 2756.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Finished Parsing XDC File [C:/Users/blessing software/Desktop/single_cycle/single_cycle/single_cycle.srcs/constrs_1/new/single_cycle.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2756.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 128 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2756.367 ; gain = 0.000
42 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2756.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  6 20:57:09 2023...
