Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\39327\Desktop\uni\MAGISTRALE\Sistemi_embedded\Progetto_3D_engine\3D_Graphic_Engine\documentazione utile\DE10_Lite_LT24_Painter\DE10_Lite_SOPC.qsys" --block-symbol-file --output-directory="C:\Users\39327\Desktop\uni\MAGISTRALE\Sistemi_embedded\Progetto_3D_engine\3D_Graphic_Engine\documentazione utile\DE10_Lite_LT24_Painter\DE10_Lite_SOPC" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10_Lite_LT24_Painter/DE10_Lite_SOPC.qsys
Progress: Reading input file
Progress: Adding LCD_RESET_N [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RESET_N
Progress: Adding LT24_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LT24_Controller
Progress: Adding SEG7 [SEG7_IF 1.0]
Progress: Parameterizing module SEG7
Progress: Adding clk_in [clock_source 18.1]
Progress: Parameterizing module clk_in
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding modular_adc [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_pll [altpll 18.1]
Progress: Parameterizing module system_pll
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 18.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 18.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 18.1]
Progress: Parameterizing module touch_panel_spi
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Lite_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Lite_SOPC.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Lite_SOPC.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Lite_SOPC.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE10_Lite_SOPC.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.video_rgb_resampler_0: RGB Resampling: 3 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: DE10_Lite_SOPC.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: DE10_Lite_SOPC.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: DE10_Lite_SOPC.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: DE10_Lite_SOPC.video_rgb_resampler_0: video_rgb_resampler_0.avalon_rgb_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\39327\Desktop\uni\MAGISTRALE\Sistemi_embedded\Progetto_3D_engine\3D_Graphic_Engine\documentazione utile\DE10_Lite_LT24_Painter\DE10_Lite_SOPC.qsys" --synthesis=VERILOG --output-directory="C:\Users\39327\Desktop\uni\MAGISTRALE\Sistemi_embedded\Progetto_3D_engine\3D_Graphic_Engine\documentazione utile\DE10_Lite_LT24_Painter\DE10_Lite_SOPC\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading DE10_Lite_LT24_Painter/DE10_Lite_SOPC.qsys
Progress: Reading input file
Progress: Adding LCD_RESET_N [altera_avalon_pio 18.1]
Progress: Parameterizing module LCD_RESET_N
Progress: Adding LT24_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LT24_Controller
Progress: Adding SEG7 [SEG7_IF 1.0]
Progress: Parameterizing module SEG7
Progress: Adding clk_in [clock_source 18.1]
Progress: Parameterizing module clk_in
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding mm_clock_crossing_bridge_0 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_0
Progress: Adding modular_adc [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory
Progress: Adding pio_key [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_key
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_sw
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding system_pll [altpll 18.1]
Progress: Parameterizing module system_pll
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 18.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 18.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 18.1]
Progress: Parameterizing module touch_panel_spi
Progress: Adding video_dual_clock_buffer_0 [altera_up_avalon_video_dual_clock_buffer 18.0]
Progress: Parameterizing module video_dual_clock_buffer_0
Progress: Adding video_pixel_buffer_dma_0 [altera_up_avalon_video_pixel_buffer_dma 18.0]
Progress: Parameterizing module video_pixel_buffer_dma_0
Progress: Adding video_rgb_resampler_0 [altera_up_avalon_video_rgb_resampler 18.0]
Progress: Parameterizing module video_rgb_resampler_0
Progress: Adding video_scaler_0 [altera_up_avalon_video_scaler 18.0]
Progress: Parameterizing module video_scaler_0
Progress: Adding video_vga_controller_0 [altera_up_avalon_video_vga_controller 18.0]
Progress: Parameterizing module video_vga_controller_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DE10_Lite_SOPC.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE10_Lite_SOPC.pio_key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE10_Lite_SOPC.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE10_Lite_SOPC.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: DE10_Lite_SOPC.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE10_Lite_SOPC.video_rgb_resampler_0: RGB Resampling: 3 (bits) x 3 (planes) -> 10 (bits) x 3 (planes)
Info: DE10_Lite_SOPC.video_scaler_0: Change in Resolution: 320 x 240 -> 640 x 480
Info: DE10_Lite_SOPC.video_vga_controller_0: Video Output Stream: Format: 640 x 480 with Color: 10 (bits) x 3 (planes) converted to 4 (bits) per color plane
Info: DE10_Lite_SOPC.video_scaler_0.avalon_scaler_source/video_dual_clock_buffer_0.avalon_dc_buffer_sink: The source has a channel signal of 2 bits, but the sink does not. Avalon-ST Adapter will be inserted.
Warning: DE10_Lite_SOPC.video_rgb_resampler_0: video_rgb_resampler_0.avalon_rgb_slave must be connected to an Avalon-MM master
Info: DE10_Lite_SOPC: Generating DE10_Lite_SOPC "DE10_Lite_SOPC" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux_001.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux_001.sink4
Info: avalon_st_adapter: Inserting channel_adapter: channel_adapter_0
Info: LCD_RESET_N: Starting RTL generation for module 'DE10_Lite_SOPC_LCD_RESET_N'
Info: LCD_RESET_N:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_LCD_RESET_N --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0002_LCD_RESET_N_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0002_LCD_RESET_N_gen//DE10_Lite_SOPC_LCD_RESET_N_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_RESET_N: Done RTL generation for module 'DE10_Lite_SOPC_LCD_RESET_N'
Info: LCD_RESET_N: "DE10_Lite_SOPC" instantiated altera_avalon_pio "LCD_RESET_N"
Info: LT24_Controller: "DE10_Lite_SOPC" instantiated LT24_Controller "LT24_Controller"
Info: SEG7: "DE10_Lite_SOPC" instantiated SEG7_IF "SEG7"
Info: jtag_uart: Starting RTL generation for module 'DE10_Lite_SOPC_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=DE10_Lite_SOPC_jtag_uart --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0005_jtag_uart_gen//DE10_Lite_SOPC_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'DE10_Lite_SOPC_jtag_uart'
Info: jtag_uart: "DE10_Lite_SOPC" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: mm_clock_crossing_bridge_0: "DE10_Lite_SOPC" instantiated altera_avalon_mm_clock_crossing_bridge "mm_clock_crossing_bridge_0"
Info: nios2_gen2: "DE10_Lite_SOPC" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory: Starting RTL generation for module 'DE10_Lite_SOPC_onchip_memory'
Info: onchip_memory:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=DE10_Lite_SOPC_onchip_memory --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0007_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0007_onchip_memory_gen//DE10_Lite_SOPC_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'DE10_Lite_SOPC_onchip_memory'
Info: onchip_memory: "DE10_Lite_SOPC" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: pio_key: Starting RTL generation for module 'DE10_Lite_SOPC_pio_key'
Info: pio_key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_pio_key --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0008_pio_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0008_pio_key_gen//DE10_Lite_SOPC_pio_key_component_configuration.pl  --do_build_sim=0  ]
Info: pio_key: Done RTL generation for module 'DE10_Lite_SOPC_pio_key'
Info: pio_key: "DE10_Lite_SOPC" instantiated altera_avalon_pio "pio_key"
Info: pio_led: Starting RTL generation for module 'DE10_Lite_SOPC_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_pio_led --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0009_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0009_pio_led_gen//DE10_Lite_SOPC_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'DE10_Lite_SOPC_pio_led'
Info: pio_led: "DE10_Lite_SOPC" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'DE10_Lite_SOPC_pio_sw'
Info: pio_sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_pio_sw --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0010_pio_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0010_pio_sw_gen//DE10_Lite_SOPC_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'DE10_Lite_SOPC_pio_sw'
Info: pio_sw: "DE10_Lite_SOPC" instantiated altera_avalon_pio "pio_sw"
Info: sdram: Starting RTL generation for module 'DE10_Lite_SOPC_sdram'
Info: sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=DE10_Lite_SOPC_sdram --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0011_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0011_sdram_gen//DE10_Lite_SOPC_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'DE10_Lite_SOPC_sdram'
Info: sdram: "DE10_Lite_SOPC" instantiated altera_avalon_new_sdram_controller "sdram"
Info: sysid_qsys: "DE10_Lite_SOPC" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: system_pll: "DE10_Lite_SOPC" instantiated altpll "system_pll"
Info: timer: Starting RTL generation for module 'DE10_Lite_SOPC_timer'
Info: timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=DE10_Lite_SOPC_timer --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0015_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0015_timer_gen//DE10_Lite_SOPC_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'DE10_Lite_SOPC_timer'
Info: timer: "DE10_Lite_SOPC" instantiated altera_avalon_timer "timer"
Info: touch_panel_busy: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_busy'
Info: touch_panel_busy:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_busy --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0016_touch_panel_busy_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0016_touch_panel_busy_gen//DE10_Lite_SOPC_touch_panel_busy_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_busy: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_busy'
Info: touch_panel_busy: "DE10_Lite_SOPC" instantiated altera_avalon_pio "touch_panel_busy"
Info: touch_panel_pen_irq_n: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_pen_irq_n --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0017_touch_panel_pen_irq_n_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0017_touch_panel_pen_irq_n_gen//DE10_Lite_SOPC_touch_panel_pen_irq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_pen_irq_n: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n: "DE10_Lite_SOPC" instantiated altera_avalon_pio "touch_panel_pen_irq_n"
Info: touch_panel_spi: Starting RTL generation for module 'DE10_Lite_SOPC_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=DE10_Lite_SOPC_touch_panel_spi --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0018_touch_panel_spi_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0018_touch_panel_spi_gen//DE10_Lite_SOPC_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'DE10_Lite_SOPC_touch_panel_spi'
Info: touch_panel_spi: "DE10_Lite_SOPC" instantiated altera_avalon_spi "touch_panel_spi"
Info: video_dual_clock_buffer_0: Starting Generation of the Dual Clock Buffer
Info: video_dual_clock_buffer_0: "DE10_Lite_SOPC" instantiated altera_up_avalon_video_dual_clock_buffer "video_dual_clock_buffer_0"
Info: video_pixel_buffer_dma_0: Starting Generation of VGA Pixel Buffer
Info: video_pixel_buffer_dma_0: "DE10_Lite_SOPC" instantiated altera_up_avalon_video_pixel_buffer_dma "video_pixel_buffer_dma_0"
Info: video_rgb_resampler_0: Starting Generation of Video RGB Resampler
Info: video_rgb_resampler_0: "DE10_Lite_SOPC" instantiated altera_up_avalon_video_rgb_resampler "video_rgb_resampler_0"
Info: video_scaler_0: Starting Generation of Video Scaler
Info: video_scaler_0: "DE10_Lite_SOPC" instantiated altera_up_avalon_video_scaler "video_scaler_0"
Info: video_vga_controller_0: Starting Generation of VGA Controller
Info: video_vga_controller_0: "DE10_Lite_SOPC" instantiated altera_up_avalon_video_vga_controller "video_vga_controller_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "DE10_Lite_SOPC" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "DE10_Lite_SOPC" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "DE10_Lite_SOPC" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "DE10_Lite_SOPC" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: avalon_st_adapter: "DE10_Lite_SOPC" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: rst_controller: "DE10_Lite_SOPC" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'DE10_Lite_SOPC_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=DE10_Lite_SOPC_nios2_gen2_cpu --dir=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0027_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/39327/AppData/Local/Temp/alt9090_2372847861272465870.dir/0027_cpu_gen//DE10_Lite_SOPC_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.04.08 18:43:54 (*) Starting Nios II generation
Info: cpu: # 2022.04.08 18:43:54 (*)   Checking for plaintext license.
Info: cpu: # 2022.04.08 18:43:55 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.04.08 18:43:55 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.08 18:43:55 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.08 18:43:55 (*)   Plaintext license not found.
Info: cpu: # 2022.04.08 18:43:55 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.04.08 18:43:56 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info: cpu: # 2022.04.08 18:43:56 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2022.04.08 18:43:56 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2022.04.08 18:43:56 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2022.04.08 18:43:56 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.04.08 18:43:56 (*)   Creating all objects for CPU
Info: cpu: # 2022.04.08 18:43:56 (*)     Testbench
Info: cpu: # 2022.04.08 18:43:56 (*)     Instruction decoding
Info: cpu: # 2022.04.08 18:43:56 (*)       Instruction fields
Info: cpu: # 2022.04.08 18:43:56 (*)       Instruction decodes
Info: cpu: # 2022.04.08 18:43:57 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.04.08 18:43:57 (*)       Instruction controls
Info: cpu: # 2022.04.08 18:43:57 (*)     Pipeline frontend
Info: cpu: # 2022.04.08 18:43:57 (*)     Pipeline backend
Info: cpu: # 2022.04.08 18:43:59 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.04.08 18:44:01 (*)   Creating encrypted RTL
Info: cpu: # 2022.04.08 18:44:02 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'DE10_Lite_SOPC_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator"
Info: video_pixel_buffer_dma_0_avalon_control_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "video_pixel_buffer_dma_0_avalon_control_slave_translator"
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "video_pixel_buffer_dma_0_avalon_control_slave_agent"
Info: video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: router_010: "mm_interconnect_0" instantiated altera_merlin_router "router_010"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_007: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_007"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info: rsp_demux_007: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_007"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "video_pixel_buffer_dma_0_avalon_pixel_dma_master_to_video_pixel_buffer_dma_0_avalon_control_slave_cmd_width_adapter"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/39327/Desktop/uni/MAGISTRALE/Sistemi_embedded/Progetto_3D_engine/3D_Graphic_Engine/documentazione utile/DE10_Lite_LT24_Painter/DE10_Lite_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv
Info: channel_adapter_0: "avalon_st_adapter" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: DE10_Lite_SOPC: Done "DE10_Lite_SOPC" with 70 modules, 108 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
