// SPDX-License-Identifier: GPL-2.0
// Copyright (c) 2015-2023, NVIDIA CORPORATION & AFFILIATES. All rights reserved.

#include "tegra234-camera-e3333-a00.dtsi"
#include <dt-bindings/gpio/tegra234-gpio.h>

#define CAM0_RST_L	TEGRA234_MAIN_GPIO(H, 3)
#define CAM0_PWDN	TEGRA234_MAIN_GPIO(H, 6)
#define CAM1_RST_L	TEGRA234_MAIN_GPIO(AC, 1)
#define CAM1_PWDN	TEGRA234_MAIN_GPIO(AC, 0)
#define CAMERA_I2C_MUX_BUS(x) (0x1E + x)

/ {
	fragment-camera-e3333@0 {
		target-path = "/";
		__overlay__ {
			bus@0 {
				gpio@2200000 {
					camera-control-output-low {
						gpio-hog;
						output-low;
						gpios = <CAM0_RST_L 0 CAM0_PWDN 0
								CAM1_RST_L 0 CAM1_PWDN 0>;
						label = "cam0-rst", "cam0-pwdn",
								"cam1-rst", "cam1-pwdn";
					};
				};

				i2c@3180000 {
					tca6408_21: tca6408@21 {
						compatible = "ti,tca6408";
						gpio-controller;
						#gpio-cells = <2>;
						reg = <0x21>;
						tca6408_21_outlow {
							gpio-hog;
							gpios = <0 0 1 0 2 0 3 0 4 0 5 0 6 0 7 0>;
							output-low;
							label = "tca6408_21_outlow_0",
								"tca6408_21_outlow_1",
								"tca6408_21_outlow_2",
								"tca6408_21_outlow_3",
								"tca6408_21_outlow_4",
								"tca6408_21_outlow_5",
								"tca6408_21_outlow_6",
								"tca6408_21_outlow_7";
							status = "okay";
						};

					};

					tca9548_77: tca9548@77 {
						compatible = "nxp,pca9548";
						reg = <0x77>;
						#address-cells = <1>;
						#size-cells = <0>;
						/* vcc-supply = <&p3737_vdd_1v8_sys>; */
						skip_mux_detect;
						force_bus_start = <CAMERA_I2C_MUX_BUS(0)>;
						i2c@0 {
							reg = <0>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_a@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH1>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								clock-frequency = <24000000>;
								reset-gpios = <&gpio CAM0_RST_L GPIO_ACTIVE_HIGH>;
								pwdn-gpios = <&gpio CAM0_PWDN GPIO_ACTIVE_HIGH>;
							};
						};
						i2c@1 {
							reg = <1>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_b@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH1>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								clock-frequency = <24000000>;
								reset-gpios = <&gpio CAM1_RST_L GPIO_ACTIVE_HIGH>;
								pwdn-gpios = <&gpio CAM1_PWDN GPIO_ACTIVE_HIGH>;
							};
						};
						i2c@2 {
							reg = <2>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_c@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH1>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph1", "pllp_grtba";
								mclk = "extperiph1";
								clock-frequency = <24000000>;
								pwdn-gpios = <&tca6408_21 0 GPIO_ACTIVE_HIGH>;
								reset-gpios = <&tca6408_21 1 GPIO_ACTIVE_HIGH>;
							};
						};
						i2c@3 {
							reg = <3>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_d@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH2>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph2", "pllp_grtba";
								mclk = "extperiph2";
								clock-frequency = <24000000>;
								pwdn-gpios = <&tca6408_21 2 GPIO_ACTIVE_HIGH>;
								reset-gpios = <&tca6408_21 3 GPIO_ACTIVE_HIGH>;
							};
						};
						i2c@4 {
							reg = <4>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_e@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH2>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph2", "pllp_grtba";
								mclk = "extperiph2";
								clock-frequency = <24000000>;
								pwdn-gpios = <&tca6408_21 4 GPIO_ACTIVE_HIGH>;
								reset-gpios = <&tca6408_21 5 GPIO_ACTIVE_HIGH>;
							};
						};
						i2c@5 {
							reg = <5>;
							i2c-mux,deselect-on-exit;
							#address-cells = <1>;
							#size-cells = <0>;
							ov5693_g@36 {
								clocks = <&bpmp TEGRA234_CLK_EXTPERIPH2>,
										<&bpmp TEGRA234_CLK_PLLP_OUT0>;
								clock-names = "extperiph2", "pllp_grtba";
								mclk = "extperiph2";
								clock-frequency = <24000000>;
								pwdn-gpios = <&tca6408_21 6 GPIO_ACTIVE_HIGH>;
								reset-gpios = <&tca6408_21 7 GPIO_ACTIVE_HIGH>;
							};
						};
					};
				};
			};
		};
	};
};