[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<321> s<320> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<22> s<3> l<1:1> el<1:7>
n<mod> u<3> t<StringConst> p<22> s<21> l<1:8> el<1:11>
n<> u<4> t<PortDir_Out> p<18> s<17> l<2:5> el<2:11>
n<> u<5> t<NetType_Wire> p<17> s<16> l<2:12> el<2:16>
n<31> u<6> t<IntConst> p<7> l<2:18> el<2:20>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:18> el<2:20>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:18> el<2:20>
n<> u<9> t<Constant_expression> p<14> c<8> s<13> l<2:18> el<2:20>
n<0> u<10> t<IntConst> p<11> l<2:21> el<2:22>
n<> u<11> t<Primary_literal> p<12> c<10> l<2:21> el<2:22>
n<> u<12> t<Constant_primary> p<13> c<11> l<2:21> el<2:22>
n<> u<13> t<Constant_expression> p<14> c<12> l<2:21> el<2:22>
n<> u<14> t<Constant_range> p<15> c<9> l<2:18> el<2:22>
n<> u<15> t<Packed_dimension> p<16> c<14> l<2:17> el<2:23>
n<> u<16> t<Data_type_or_implicit> p<17> c<15> l<2:17> el<2:23>
n<> u<17> t<Net_port_type> p<18> c<5> l<2:12> el<2:23>
n<> u<18> t<Net_port_header> p<20> c<4> s<19> l<2:5> el<2:23>
n<out> u<19> t<StringConst> p<20> l<2:24> el<2:27>
n<> u<20> t<Ansi_port_declaration> p<21> c<18> l<2:5> el<2:27>
n<> u<21> t<List_of_port_declarations> p<22> c<20> l<1:11> el<3:2>
n<> u<22> t<Module_ansi_header> p<318> c<2> s<38> l<1:1> el<3:3>
n<> u<23> t<Data_type_or_implicit> p<33> s<32> l<4:15> el<4:15>
n<P> u<24> t<StringConst> p<31> s<30> l<4:15> el<4:16>
n<0> u<25> t<IntConst> p<26> l<4:19> el<4:20>
n<> u<26> t<Primary_literal> p<27> c<25> l<4:19> el<4:20>
n<> u<27> t<Constant_primary> p<28> c<26> l<4:19> el<4:20>
n<> u<28> t<Constant_expression> p<29> c<27> l<4:19> el<4:20>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<4:19> el<4:20>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<4:19> el<4:20>
n<> u<31> t<Param_assignment> p<32> c<24> l<4:15> el<4:20>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<4:15> el<4:20>
n<> u<33> t<Parameter_declaration> p<34> c<23> l<4:5> el<4:20>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<4:5> el<4:21>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<4:5> el<4:21>
n<> u<36> t<Module_common_item> p<37> c<35> l<4:5> el<4:21>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<4:5> el<4:21>
n<> u<38> t<Non_port_module_item> p<318> c<37> s<169> l<4:5> el<4:21>
n<P> u<39> t<StringConst> p<40> l<5:9> el<5:10>
n<> u<40> t<Primary_literal> p<41> c<39> l<5:9> el<5:10>
n<> u<41> t<Constant_primary> p<42> c<40> l<5:9> el<5:10>
n<> u<42> t<Constant_expression> p<48> c<41> s<47> l<5:9> el<5:10>
n<1> u<43> t<IntConst> p<44> l<5:14> el<5:15>
n<> u<44> t<Primary_literal> p<45> c<43> l<5:14> el<5:15>
n<> u<45> t<Constant_primary> p<46> c<44> l<5:14> el<5:15>
n<> u<46> t<Constant_expression> p<48> c<45> l<5:14> el<5:15>
n<> u<47> t<BinOp_Equiv> p<48> s<46> l<5:11> el<5:13>
n<> u<48> t<Constant_expression> p<165> c<42> s<68> l<5:9> el<5:15>
n<blk1> u<49> t<StringConst> p<67> s<65> l<5:25> el<5:29>
n<> u<50> t<NetType_Wire> p<60> s<51> l<6:9> el<6:13>
n<> u<51> t<Data_type_or_implicit> p<60> s<59> l<6:14> el<6:14>
n<w> u<52> t<StringConst> p<58> s<57> l<6:14> el<6:15>
n<2> u<53> t<IntConst> p<54> l<6:17> el<6:18>
n<> u<54> t<Primary_literal> p<55> c<53> l<6:17> el<6:18>
n<> u<55> t<Constant_primary> p<56> c<54> l<6:17> el<6:18>
n<> u<56> t<Constant_expression> p<57> c<55> l<6:17> el<6:18>
n<> u<57> t<Unpacked_dimension> p<58> c<56> l<6:16> el<6:19>
n<> u<58> t<Net_decl_assignment> p<59> c<52> l<6:14> el<6:19>
n<> u<59> t<List_of_net_decl_assignments> p<60> c<58> l<6:14> el<6:19>
n<> u<60> t<Net_declaration> p<61> c<50> l<6:9> el<6:20>
n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<6:9> el<6:20>
n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<6:9> el<6:20>
n<> u<63> t<Module_common_item> p<64> c<62> l<6:9> el<6:20>
n<> u<64> t<Module_or_generate_item> p<65> c<63> l<6:9> el<6:20>
n<> u<65> t<Generate_item> p<67> c<64> s<66> l<6:9> el<6:20>
n<> u<66> t<End> p<67> l<7:5> el<7:8>
n<> u<67> t<Generate_begin_end_block> p<68> c<49> l<5:17> el<7:8>
n<> u<68> t<Generate_item> p<165> c<67> s<164> l<5:17> el<7:8>
n<P> u<69> t<StringConst> p<70> l<8:14> el<8:15>
n<> u<70> t<Primary_literal> p<71> c<69> l<8:14> el<8:15>
n<> u<71> t<Constant_primary> p<72> c<70> l<8:14> el<8:15>
n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<8:14> el<8:15>
n<2> u<73> t<IntConst> p<74> l<8:19> el<8:20>
n<> u<74> t<Primary_literal> p<75> c<73> l<8:19> el<8:20>
n<> u<75> t<Constant_primary> p<76> c<74> l<8:19> el<8:20>
n<> u<76> t<Constant_expression> p<78> c<75> l<8:19> el<8:20>
n<> u<77> t<BinOp_Equiv> p<78> s<76> l<8:16> el<8:18>
n<> u<78> t<Constant_expression> p<158> c<72> s<98> l<8:14> el<8:20>
n<blk2> u<79> t<StringConst> p<97> s<95> l<8:30> el<8:34>
n<> u<80> t<NetType_Wire> p<90> s<81> l<9:9> el<9:13>
n<> u<81> t<Data_type_or_implicit> p<90> s<89> l<9:14> el<9:14>
n<x> u<82> t<StringConst> p<88> s<87> l<9:14> el<9:15>
n<3> u<83> t<IntConst> p<84> l<9:17> el<9:18>
n<> u<84> t<Primary_literal> p<85> c<83> l<9:17> el<9:18>
n<> u<85> t<Constant_primary> p<86> c<84> l<9:17> el<9:18>
n<> u<86> t<Constant_expression> p<87> c<85> l<9:17> el<9:18>
n<> u<87> t<Unpacked_dimension> p<88> c<86> l<9:16> el<9:19>
n<> u<88> t<Net_decl_assignment> p<89> c<82> l<9:14> el<9:19>
n<> u<89> t<List_of_net_decl_assignments> p<90> c<88> l<9:14> el<9:19>
n<> u<90> t<Net_declaration> p<91> c<80> l<9:9> el<9:20>
n<> u<91> t<Package_or_generate_item_declaration> p<92> c<90> l<9:9> el<9:20>
n<> u<92> t<Module_or_generate_item_declaration> p<93> c<91> l<9:9> el<9:20>
n<> u<93> t<Module_common_item> p<94> c<92> l<9:9> el<9:20>
n<> u<94> t<Module_or_generate_item> p<95> c<93> l<9:9> el<9:20>
n<> u<95> t<Generate_item> p<97> c<94> s<96> l<9:9> el<9:20>
n<> u<96> t<End> p<97> l<10:5> el<10:8>
n<> u<97> t<Generate_begin_end_block> p<98> c<79> l<8:22> el<10:8>
n<> u<98> t<Generate_item> p<158> c<97> s<157> l<8:22> el<10:8>
n<P> u<99> t<StringConst> p<100> l<11:14> el<11:15>
n<> u<100> t<Primary_literal> p<101> c<99> l<11:14> el<11:15>
n<> u<101> t<Constant_primary> p<102> c<100> l<11:14> el<11:15>
n<> u<102> t<Constant_expression> p<108> c<101> s<107> l<11:14> el<11:15>
n<3> u<103> t<IntConst> p<104> l<11:19> el<11:20>
n<> u<104> t<Primary_literal> p<105> c<103> l<11:19> el<11:20>
n<> u<105> t<Constant_primary> p<106> c<104> l<11:19> el<11:20>
n<> u<106> t<Constant_expression> p<108> c<105> l<11:19> el<11:20>
n<> u<107> t<BinOp_Equiv> p<108> s<106> l<11:16> el<11:18>
n<> u<108> t<Constant_expression> p<151> c<102> s<128> l<11:14> el<11:20>
n<blk3> u<109> t<StringConst> p<127> s<125> l<11:30> el<11:34>
n<> u<110> t<NetType_Wire> p<120> s<111> l<12:9> el<12:13>
n<> u<111> t<Data_type_or_implicit> p<120> s<119> l<12:14> el<12:14>
n<y> u<112> t<StringConst> p<118> s<117> l<12:14> el<12:15>
n<5> u<113> t<IntConst> p<114> l<12:17> el<12:18>
n<> u<114> t<Primary_literal> p<115> c<113> l<12:17> el<12:18>
n<> u<115> t<Constant_primary> p<116> c<114> l<12:17> el<12:18>
n<> u<116> t<Constant_expression> p<117> c<115> l<12:17> el<12:18>
n<> u<117> t<Unpacked_dimension> p<118> c<116> l<12:16> el<12:19>
n<> u<118> t<Net_decl_assignment> p<119> c<112> l<12:14> el<12:19>
n<> u<119> t<List_of_net_decl_assignments> p<120> c<118> l<12:14> el<12:19>
n<> u<120> t<Net_declaration> p<121> c<110> l<12:9> el<12:20>
n<> u<121> t<Package_or_generate_item_declaration> p<122> c<120> l<12:9> el<12:20>
n<> u<122> t<Module_or_generate_item_declaration> p<123> c<121> l<12:9> el<12:20>
n<> u<123> t<Module_common_item> p<124> c<122> l<12:9> el<12:20>
n<> u<124> t<Module_or_generate_item> p<125> c<123> l<12:9> el<12:20>
n<> u<125> t<Generate_item> p<127> c<124> s<126> l<12:9> el<12:20>
n<> u<126> t<End> p<127> l<13:5> el<13:8>
n<> u<127> t<Generate_begin_end_block> p<128> c<109> l<11:22> el<13:8>
n<> u<128> t<Generate_item> p<151> c<127> s<150> l<11:22> el<13:8>
n<blk4> u<129> t<StringConst> p<147> s<145> l<14:18> el<14:22>
n<> u<130> t<NetType_Wire> p<140> s<131> l<15:9> el<15:13>
n<> u<131> t<Data_type_or_implicit> p<140> s<139> l<15:14> el<15:14>
n<z> u<132> t<StringConst> p<138> s<137> l<15:14> el<15:15>
n<7> u<133> t<IntConst> p<134> l<15:17> el<15:18>
n<> u<134> t<Primary_literal> p<135> c<133> l<15:17> el<15:18>
n<> u<135> t<Constant_primary> p<136> c<134> l<15:17> el<15:18>
n<> u<136> t<Constant_expression> p<137> c<135> l<15:17> el<15:18>
n<> u<137> t<Unpacked_dimension> p<138> c<136> l<15:16> el<15:19>
n<> u<138> t<Net_decl_assignment> p<139> c<132> l<15:14> el<15:19>
n<> u<139> t<List_of_net_decl_assignments> p<140> c<138> l<15:14> el<15:19>
n<> u<140> t<Net_declaration> p<141> c<130> l<15:9> el<15:20>
n<> u<141> t<Package_or_generate_item_declaration> p<142> c<140> l<15:9> el<15:20>
n<> u<142> t<Module_or_generate_item_declaration> p<143> c<141> l<15:9> el<15:20>
n<> u<143> t<Module_common_item> p<144> c<142> l<15:9> el<15:20>
n<> u<144> t<Module_or_generate_item> p<145> c<143> l<15:9> el<15:20>
n<> u<145> t<Generate_item> p<147> c<144> s<146> l<15:9> el<15:20>
n<> u<146> t<End> p<147> l<16:5> el<16:8>
n<> u<147> t<Generate_begin_end_block> p<148> c<129> l<14:10> el<16:8>
n<> u<148> t<Generate_item> p<151> c<147> l<14:10> el<16:8>
n<> u<149> t<IF> p<151> s<108> l<11:10> el<11:12>
n<> u<150> t<Else> p<151> s<148> l<14:5> el<14:9>
n<> u<151> t<If_generate_construct> p<152> c<149> l<11:10> el<16:8>
n<> u<152> t<Conditional_generate_construct> p<153> c<151> l<11:10> el<16:8>
n<> u<153> t<Module_common_item> p<154> c<152> l<11:10> el<16:8>
n<> u<154> t<Module_or_generate_item> p<155> c<153> l<11:10> el<16:8>
n<> u<155> t<Generate_item> p<158> c<154> l<11:10> el<16:8>
n<> u<156> t<IF> p<158> s<78> l<8:10> el<8:12>
n<> u<157> t<Else> p<158> s<155> l<11:5> el<11:9>
n<> u<158> t<If_generate_construct> p<159> c<156> l<8:10> el<16:8>
n<> u<159> t<Conditional_generate_construct> p<160> c<158> l<8:10> el<16:8>
n<> u<160> t<Module_common_item> p<161> c<159> l<8:10> el<16:8>
n<> u<161> t<Module_or_generate_item> p<162> c<160> l<8:10> el<16:8>
n<> u<162> t<Generate_item> p<165> c<161> l<8:10> el<16:8>
n<> u<163> t<IF> p<165> s<48> l<5:5> el<5:7>
n<> u<164> t<Else> p<165> s<162> l<8:5> el<8:9>
n<> u<165> t<If_generate_construct> p<166> c<163> l<5:5> el<16:8>
n<> u<166> t<Conditional_generate_construct> p<167> c<165> l<5:5> el<16:8>
n<> u<167> t<Module_common_item> p<168> c<166> l<5:5> el<16:8>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<5:5> el<16:8>
n<> u<169> t<Non_port_module_item> p<318> c<168> s<316> l<5:5> el<16:8>
n<P> u<170> t<StringConst> p<171> l<17:9> el<17:10>
n<> u<171> t<Primary_literal> p<172> c<170> l<17:9> el<17:10>
n<> u<172> t<Constant_primary> p<173> c<171> l<17:9> el<17:10>
n<> u<173> t<Constant_expression> p<179> c<172> s<178> l<17:9> el<17:10>
n<1> u<174> t<IntConst> p<175> l<17:14> el<17:15>
n<> u<175> t<Primary_literal> p<176> c<174> l<17:14> el<17:15>
n<> u<176> t<Constant_primary> p<177> c<175> l<17:14> el<17:15>
n<> u<177> t<Constant_expression> p<179> c<176> l<17:14> el<17:15>
n<> u<178> t<BinOp_Equiv> p<179> s<177> l<17:11> el<17:13>
n<> u<179> t<Constant_expression> p<312> c<173> s<203> l<17:9> el<17:15>
n<out> u<180> t<StringConst> p<181> l<18:16> el<18:19>
n<> u<181> t<Ps_or_hierarchical_identifier> p<184> c<180> s<183> l<18:16> el<18:19>
n<> u<182> t<Constant_bit_select> p<183> l<18:20> el<18:20>
n<> u<183> t<Constant_select> p<184> c<182> l<18:20> el<18:20>
n<> u<184> t<Net_lvalue> p<198> c<181> s<197> l<18:16> el<18:19>
n<> u<185> t<Dollar_keyword> p<195> s<186> l<18:22> el<18:23>
n<bits> u<186> t<StringConst> p<195> s<194> l<18:23> el<18:27>
n<blk1> u<187> t<StringConst> p<191> s<188> l<18:28> el<18:32>
n<w> u<188> t<StringConst> p<191> s<190> l<18:33> el<18:34>
n<> u<189> t<Bit_select> p<190> l<18:34> el<18:34>
n<> u<190> t<Select> p<191> c<189> l<18:34> el<18:34>
n<> u<191> t<Complex_func_call> p<192> c<187> l<18:28> el<18:34>
n<> u<192> t<Primary> p<193> c<191> l<18:28> el<18:34>
n<> u<193> t<Expression> p<194> c<192> l<18:28> el<18:34>
n<> u<194> t<List_of_arguments> p<195> c<193> l<18:28> el<18:34>
n<> u<195> t<Complex_func_call> p<196> c<185> l<18:22> el<18:35>
n<> u<196> t<Primary> p<197> c<195> l<18:22> el<18:35>
n<> u<197> t<Expression> p<198> c<196> l<18:22> el<18:35>
n<> u<198> t<Net_assignment> p<199> c<184> l<18:16> el<18:35>
n<> u<199> t<List_of_net_assignments> p<200> c<198> l<18:16> el<18:35>
n<> u<200> t<Continuous_assign> p<201> c<199> l<18:9> el<18:36>
n<> u<201> t<Module_common_item> p<202> c<200> l<18:9> el<18:36>
n<> u<202> t<Module_or_generate_item> p<203> c<201> l<18:9> el<18:36>
n<> u<203> t<Generate_item> p<312> c<202> s<311> l<18:9> el<18:36>
n<P> u<204> t<StringConst> p<205> l<19:14> el<19:15>
n<> u<205> t<Primary_literal> p<206> c<204> l<19:14> el<19:15>
n<> u<206> t<Constant_primary> p<207> c<205> l<19:14> el<19:15>
n<> u<207> t<Constant_expression> p<213> c<206> s<212> l<19:14> el<19:15>
n<2> u<208> t<IntConst> p<209> l<19:19> el<19:20>
n<> u<209> t<Primary_literal> p<210> c<208> l<19:19> el<19:20>
n<> u<210> t<Constant_primary> p<211> c<209> l<19:19> el<19:20>
n<> u<211> t<Constant_expression> p<213> c<210> l<19:19> el<19:20>
n<> u<212> t<BinOp_Equiv> p<213> s<211> l<19:16> el<19:18>
n<> u<213> t<Constant_expression> p<305> c<207> s<237> l<19:14> el<19:20>
n<out> u<214> t<StringConst> p<215> l<20:16> el<20:19>
n<> u<215> t<Ps_or_hierarchical_identifier> p<218> c<214> s<217> l<20:16> el<20:19>
n<> u<216> t<Constant_bit_select> p<217> l<20:20> el<20:20>
n<> u<217> t<Constant_select> p<218> c<216> l<20:20> el<20:20>
n<> u<218> t<Net_lvalue> p<232> c<215> s<231> l<20:16> el<20:19>
n<> u<219> t<Dollar_keyword> p<229> s<220> l<20:22> el<20:23>
n<bits> u<220> t<StringConst> p<229> s<228> l<20:23> el<20:27>
n<blk2> u<221> t<StringConst> p<225> s<222> l<20:28> el<20:32>
n<x> u<222> t<StringConst> p<225> s<224> l<20:33> el<20:34>
n<> u<223> t<Bit_select> p<224> l<20:34> el<20:34>
n<> u<224> t<Select> p<225> c<223> l<20:34> el<20:34>
n<> u<225> t<Complex_func_call> p<226> c<221> l<20:28> el<20:34>
n<> u<226> t<Primary> p<227> c<225> l<20:28> el<20:34>
n<> u<227> t<Expression> p<228> c<226> l<20:28> el<20:34>
n<> u<228> t<List_of_arguments> p<229> c<227> l<20:28> el<20:34>
n<> u<229> t<Complex_func_call> p<230> c<219> l<20:22> el<20:35>
n<> u<230> t<Primary> p<231> c<229> l<20:22> el<20:35>
n<> u<231> t<Expression> p<232> c<230> l<20:22> el<20:35>
n<> u<232> t<Net_assignment> p<233> c<218> l<20:16> el<20:35>
n<> u<233> t<List_of_net_assignments> p<234> c<232> l<20:16> el<20:35>
n<> u<234> t<Continuous_assign> p<235> c<233> l<20:9> el<20:36>
n<> u<235> t<Module_common_item> p<236> c<234> l<20:9> el<20:36>
n<> u<236> t<Module_or_generate_item> p<237> c<235> l<20:9> el<20:36>
n<> u<237> t<Generate_item> p<305> c<236> s<304> l<20:9> el<20:36>
n<P> u<238> t<StringConst> p<239> l<21:14> el<21:15>
n<> u<239> t<Primary_literal> p<240> c<238> l<21:14> el<21:15>
n<> u<240> t<Constant_primary> p<241> c<239> l<21:14> el<21:15>
n<> u<241> t<Constant_expression> p<247> c<240> s<246> l<21:14> el<21:15>
n<3> u<242> t<IntConst> p<243> l<21:19> el<21:20>
n<> u<243> t<Primary_literal> p<244> c<242> l<21:19> el<21:20>
n<> u<244> t<Constant_primary> p<245> c<243> l<21:19> el<21:20>
n<> u<245> t<Constant_expression> p<247> c<244> l<21:19> el<21:20>
n<> u<246> t<BinOp_Equiv> p<247> s<245> l<21:16> el<21:18>
n<> u<247> t<Constant_expression> p<298> c<241> s<271> l<21:14> el<21:20>
n<out> u<248> t<StringConst> p<249> l<22:16> el<22:19>
n<> u<249> t<Ps_or_hierarchical_identifier> p<252> c<248> s<251> l<22:16> el<22:19>
n<> u<250> t<Constant_bit_select> p<251> l<22:20> el<22:20>
n<> u<251> t<Constant_select> p<252> c<250> l<22:20> el<22:20>
n<> u<252> t<Net_lvalue> p<266> c<249> s<265> l<22:16> el<22:19>
n<> u<253> t<Dollar_keyword> p<263> s<254> l<22:22> el<22:23>
n<bits> u<254> t<StringConst> p<263> s<262> l<22:23> el<22:27>
n<blk3> u<255> t<StringConst> p<259> s<256> l<22:28> el<22:32>
n<y> u<256> t<StringConst> p<259> s<258> l<22:33> el<22:34>
n<> u<257> t<Bit_select> p<258> l<22:34> el<22:34>
n<> u<258> t<Select> p<259> c<257> l<22:34> el<22:34>
n<> u<259> t<Complex_func_call> p<260> c<255> l<22:28> el<22:34>
n<> u<260> t<Primary> p<261> c<259> l<22:28> el<22:34>
n<> u<261> t<Expression> p<262> c<260> l<22:28> el<22:34>
n<> u<262> t<List_of_arguments> p<263> c<261> l<22:28> el<22:34>
n<> u<263> t<Complex_func_call> p<264> c<253> l<22:22> el<22:35>
n<> u<264> t<Primary> p<265> c<263> l<22:22> el<22:35>
n<> u<265> t<Expression> p<266> c<264> l<22:22> el<22:35>
n<> u<266> t<Net_assignment> p<267> c<252> l<22:16> el<22:35>
n<> u<267> t<List_of_net_assignments> p<268> c<266> l<22:16> el<22:35>
n<> u<268> t<Continuous_assign> p<269> c<267> l<22:9> el<22:36>
n<> u<269> t<Module_common_item> p<270> c<268> l<22:9> el<22:36>
n<> u<270> t<Module_or_generate_item> p<271> c<269> l<22:9> el<22:36>
n<> u<271> t<Generate_item> p<298> c<270> s<297> l<22:9> el<22:36>
n<out> u<272> t<StringConst> p<273> l<24:16> el<24:19>
n<> u<273> t<Ps_or_hierarchical_identifier> p<276> c<272> s<275> l<24:16> el<24:19>
n<> u<274> t<Constant_bit_select> p<275> l<24:20> el<24:20>
n<> u<275> t<Constant_select> p<276> c<274> l<24:20> el<24:20>
n<> u<276> t<Net_lvalue> p<290> c<273> s<289> l<24:16> el<24:19>
n<> u<277> t<Dollar_keyword> p<287> s<278> l<24:22> el<24:23>
n<bits> u<278> t<StringConst> p<287> s<286> l<24:23> el<24:27>
n<blk4> u<279> t<StringConst> p<283> s<280> l<24:28> el<24:32>
n<z> u<280> t<StringConst> p<283> s<282> l<24:33> el<24:34>
n<> u<281> t<Bit_select> p<282> l<24:34> el<24:34>
n<> u<282> t<Select> p<283> c<281> l<24:34> el<24:34>
n<> u<283> t<Complex_func_call> p<284> c<279> l<24:28> el<24:34>
n<> u<284> t<Primary> p<285> c<283> l<24:28> el<24:34>
n<> u<285> t<Expression> p<286> c<284> l<24:28> el<24:34>
n<> u<286> t<List_of_arguments> p<287> c<285> l<24:28> el<24:34>
n<> u<287> t<Complex_func_call> p<288> c<277> l<24:22> el<24:35>
n<> u<288> t<Primary> p<289> c<287> l<24:22> el<24:35>
n<> u<289> t<Expression> p<290> c<288> l<24:22> el<24:35>
n<> u<290> t<Net_assignment> p<291> c<276> l<24:16> el<24:35>
n<> u<291> t<List_of_net_assignments> p<292> c<290> l<24:16> el<24:35>
n<> u<292> t<Continuous_assign> p<293> c<291> l<24:9> el<24:36>
n<> u<293> t<Module_common_item> p<294> c<292> l<24:9> el<24:36>
n<> u<294> t<Module_or_generate_item> p<295> c<293> l<24:9> el<24:36>
n<> u<295> t<Generate_item> p<298> c<294> l<24:9> el<24:36>
n<> u<296> t<IF> p<298> s<247> l<21:10> el<21:12>
n<> u<297> t<Else> p<298> s<295> l<23:5> el<23:9>
n<> u<298> t<If_generate_construct> p<299> c<296> l<21:10> el<24:36>
n<> u<299> t<Conditional_generate_construct> p<300> c<298> l<21:10> el<24:36>
n<> u<300> t<Module_common_item> p<301> c<299> l<21:10> el<24:36>
n<> u<301> t<Module_or_generate_item> p<302> c<300> l<21:10> el<24:36>
n<> u<302> t<Generate_item> p<305> c<301> l<21:10> el<24:36>
n<> u<303> t<IF> p<305> s<213> l<19:10> el<19:12>
n<> u<304> t<Else> p<305> s<302> l<21:5> el<21:9>
n<> u<305> t<If_generate_construct> p<306> c<303> l<19:10> el<24:36>
n<> u<306> t<Conditional_generate_construct> p<307> c<305> l<19:10> el<24:36>
n<> u<307> t<Module_common_item> p<308> c<306> l<19:10> el<24:36>
n<> u<308> t<Module_or_generate_item> p<309> c<307> l<19:10> el<24:36>
n<> u<309> t<Generate_item> p<312> c<308> l<19:10> el<24:36>
n<> u<310> t<IF> p<312> s<179> l<17:5> el<17:7>
n<> u<311> t<Else> p<312> s<309> l<19:5> el<19:9>
n<> u<312> t<If_generate_construct> p<313> c<310> l<17:5> el<24:36>
n<> u<313> t<Conditional_generate_construct> p<314> c<312> l<17:5> el<24:36>
n<> u<314> t<Module_common_item> p<315> c<313> l<17:5> el<24:36>
n<> u<315> t<Module_or_generate_item> p<316> c<314> l<17:5> el<24:36>
n<> u<316> t<Non_port_module_item> p<318> c<315> s<317> l<17:5> el<24:36>
n<> u<317> t<Endmodule> p<318> l<25:1> el<25:10>
n<> u<318> t<Module_declaration> p<319> c<22> l<1:1> el<25:10>
n<> u<319> t<Description> p<320> c<318> l<1:1> el<25:10>
n<> u<320> t<Source_text> p<321> c<319> l<1:1> el<25:10>
n<> u<321> t<Top_level_rule> c<1> l<1:1> el<26:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: No timescale set for "mod".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: Compile module "work@mod".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:14:10: Compile generate block "work@mod.blk4".

[INF:CP0335] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:24:9: Compile generate block "work@mod.genblk2".

Instance tree:
[TOP] work@mod work@mod
[SCO] work@mod.blk4 work@mod.blk4
[SCO] work@mod.genblk2 work@mod.genblk2

[NTE:EL0503] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: Top level module "work@mod".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[NTE:EL0523] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:1:1: Instance "work@mod".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:14:10: Scope "work@mod.blk4".

[NTE:EL0522] ${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv:24:9: Scope "work@mod.genblk2".

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
array_net                                              1
begin                                                  8
constant                                              38
cont_assign                                            5
design                                                 1
gen_if_else                                            6
gen_scope                                              4
gen_scope_array                                        4
hier_path                                             10
int_typespec                                           1
logic_net                                              3
logic_typespec                                         4
module_inst                                            8
named_begin                                            4
operation                                             13
param_assign                                           2
parameter                                              2
port                                                   2
range                                                  5
ref_obj                                               33
ref_typespec                                          11
sys_func_call                                          5
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
array_net                                              1
begin                                                  8
constant                                              38
cont_assign                                            6
design                                                 1
gen_if_else                                            6
gen_scope                                              6
gen_scope_array                                        6
hier_path                                             11
int_typespec                                           1
logic_net                                              3
logic_typespec                                         4
module_inst                                            8
named_begin                                            4
operation                                             13
param_assign                                           2
parameter                                              2
port                                                   3
range                                                  5
ref_obj                                               37
ref_typespec                                          13
sys_func_call                                          6
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenScopeHierPath2/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@mod)
|vpiElaborated:1
|vpiName:work@mod
|uhdmallModules:
\_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
  |vpiParent:
  \_design: (work@mod)
  |vpiFullName:work@mod
  |vpiParameter:
  \_parameter: (work@mod.P), line:4:15, endln:4:16
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@mod.P)
      |vpiParent:
      \_parameter: (work@mod.P), line:4:15, endln:4:16
      |vpiFullName:work@mod.P
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:20
    |vpiName:P
    |vpiFullName:work@mod.P
  |vpiParamAssign:
  \_param_assign: , line:4:15, endln:4:20
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_constant: , line:4:19, endln:4:20
      |vpiParent:
      \_param_assign: , line:4:15, endln:4:20
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@mod)
        |vpiParent:
        \_constant: , line:4:19, endln:4:20
        |vpiFullName:work@mod
        |vpiActual:
        \_int_typespec: , line:4:5, endln:4:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@mod.P), line:4:15, endln:4:16
  |vpiDefName:work@mod
  |vpiNet:
  \_logic_net: (work@mod.out), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:out
    |vpiFullName:work@mod.out
    |vpiNetType:1
  |vpiPort:
  \_port: (out), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@mod.out.out), line:2:24, endln:2:27
      |vpiParent:
      \_port: (out), line:2:24, endln:2:27
      |vpiName:out
      |vpiFullName:work@mod.out.out
      |vpiActual:
      \_logic_net: (work@mod.out), line:2:24, endln:2:27
    |vpiTypedef:
    \_ref_typespec: (work@mod.out)
      |vpiParent:
      \_port: (out), line:2:24, endln:2:27
      |vpiFullName:work@mod.out
      |vpiActual:
      \_logic_typespec: , line:2:12, endln:2:23
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiCondition:
    \_operation: , line:5:9, endln:5:15
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@mod.P), line:5:9, endln:5:10
        |vpiParent:
        \_operation: , line:5:9, endln:5:15
        |vpiName:P
        |vpiFullName:work@mod.P
      |vpiOperand:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_operation: , line:5:9, endln:5:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_named_begin: (work@mod.blk1)
      |vpiParent:
      \_gen_if_else: 
      |vpiName:blk1
      |vpiFullName:work@mod.blk1
    |vpiElseStmt:
    \_begin: (work@mod)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@mod
      |vpiStmt:
      \_gen_if_else: , line:8:10, endln:16:8
        |vpiParent:
        \_begin: (work@mod)
        |vpiCondition:
        \_operation: , line:8:14, endln:8:20
          |vpiParent:
          \_gen_if_else: , line:8:10, endln:16:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@mod.P), line:8:14, endln:8:15
            |vpiParent:
            \_operation: , line:8:14, endln:8:20
            |vpiName:P
            |vpiFullName:work@mod.P
          |vpiOperand:
          \_constant: , line:8:19, endln:8:20
            |vpiParent:
            \_operation: , line:8:14, endln:8:20
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@mod.blk2)
          |vpiParent:
          \_gen_if_else: , line:8:10, endln:16:8
          |vpiName:blk2
          |vpiFullName:work@mod.blk2
        |vpiElseStmt:
        \_begin: (work@mod)
          |vpiParent:
          \_gen_if_else: , line:8:10, endln:16:8
          |vpiFullName:work@mod
          |vpiStmt:
          \_gen_if_else: , line:11:10, endln:16:8
            |vpiParent:
            \_begin: (work@mod)
            |vpiCondition:
            \_operation: , line:11:14, endln:11:20
              |vpiParent:
              \_gen_if_else: , line:11:10, endln:16:8
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@mod.P), line:11:14, endln:11:15
                |vpiParent:
                \_operation: , line:11:14, endln:11:20
                |vpiName:P
                |vpiFullName:work@mod.P
              |vpiOperand:
              \_constant: , line:11:19, endln:11:20
                |vpiParent:
                \_operation: , line:11:14, endln:11:20
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@mod.blk3)
              |vpiParent:
              \_gen_if_else: , line:11:10, endln:16:8
              |vpiName:blk3
              |vpiFullName:work@mod.blk3
            |vpiElseStmt:
            \_named_begin: (work@mod.blk4)
              |vpiParent:
              \_gen_if_else: , line:11:10, endln:16:8
              |vpiName:blk4
              |vpiFullName:work@mod.blk4
  |vpiGenStmt:
  \_gen_if_else: 
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiCondition:
    \_operation: , line:17:9, endln:17:15
      |vpiParent:
      \_gen_if_else: 
      |vpiOpType:14
      |vpiOperand:
      \_ref_obj: (work@mod.P), line:17:9, endln:17:10
        |vpiParent:
        \_operation: , line:17:9, endln:17:15
        |vpiName:P
        |vpiFullName:work@mod.P
      |vpiOperand:
      \_constant: , line:17:14, endln:17:15
        |vpiParent:
        \_operation: , line:17:9, endln:17:15
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiStmt:
    \_begin: (work@mod)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@mod
      |vpiStmt:
      \_cont_assign: , line:18:16, endln:18:35
        |vpiParent:
        \_begin: (work@mod)
        |vpiRhs:
        \_sys_func_call: ($bits), line:18:22, endln:18:35
          |vpiParent:
          \_cont_assign: , line:18:16, endln:18:35
          |vpiArgument:
          \_hier_path: (blk1.w), line:18:28, endln:18:34
            |vpiParent:
            \_sys_func_call: ($bits), line:18:22, endln:18:35
            |vpiName:blk1.w
            |vpiActual:
            \_ref_obj: (blk1), line:18:28, endln:18:32
              |vpiParent:
              \_hier_path: (blk1.w), line:18:28, endln:18:34
              |vpiName:blk1
            |vpiActual:
            \_ref_obj: (work@mod.w), line:18:33, endln:18:34
              |vpiParent:
              \_hier_path: (blk1.w), line:18:28, endln:18:34
              |vpiName:w
              |vpiFullName:work@mod.w
          |vpiName:$bits
        |vpiLhs:
        \_ref_obj: (work@mod.out), line:18:16, endln:18:19
          |vpiParent:
          \_cont_assign: , line:18:16, endln:18:35
          |vpiName:out
          |vpiFullName:work@mod.out
    |vpiElseStmt:
    \_begin: (work@mod)
      |vpiParent:
      \_gen_if_else: 
      |vpiFullName:work@mod
      |vpiStmt:
      \_gen_if_else: , line:19:10, endln:24:36
        |vpiParent:
        \_begin: (work@mod)
        |vpiCondition:
        \_operation: , line:19:14, endln:19:20
          |vpiParent:
          \_gen_if_else: , line:19:10, endln:24:36
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@mod.P), line:19:14, endln:19:15
            |vpiParent:
            \_operation: , line:19:14, endln:19:20
            |vpiName:P
            |vpiFullName:work@mod.P
          |vpiOperand:
          \_constant: , line:19:19, endln:19:20
            |vpiParent:
            \_operation: , line:19:14, endln:19:20
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@mod)
          |vpiParent:
          \_gen_if_else: , line:19:10, endln:24:36
          |vpiFullName:work@mod
          |vpiStmt:
          \_cont_assign: , line:20:16, endln:20:35
            |vpiParent:
            \_begin: (work@mod)
            |vpiRhs:
            \_sys_func_call: ($bits), line:20:22, endln:20:35
              |vpiParent:
              \_cont_assign: , line:20:16, endln:20:35
              |vpiArgument:
              \_hier_path: (blk2.x), line:20:28, endln:20:34
                |vpiParent:
                \_sys_func_call: ($bits), line:20:22, endln:20:35
                |vpiName:blk2.x
                |vpiActual:
                \_ref_obj: (blk2), line:20:28, endln:20:32
                  |vpiParent:
                  \_hier_path: (blk2.x), line:20:28, endln:20:34
                  |vpiName:blk2
                |vpiActual:
                \_ref_obj: (work@mod.x), line:20:33, endln:20:34
                  |vpiParent:
                  \_hier_path: (blk2.x), line:20:28, endln:20:34
                  |vpiName:x
                  |vpiFullName:work@mod.x
              |vpiName:$bits
            |vpiLhs:
            \_ref_obj: (work@mod.out), line:20:16, endln:20:19
              |vpiParent:
              \_cont_assign: , line:20:16, endln:20:35
              |vpiName:out
              |vpiFullName:work@mod.out
        |vpiElseStmt:
        \_begin: (work@mod)
          |vpiParent:
          \_gen_if_else: , line:19:10, endln:24:36
          |vpiFullName:work@mod
          |vpiStmt:
          \_gen_if_else: , line:21:10, endln:24:36
            |vpiParent:
            \_begin: (work@mod)
            |vpiCondition:
            \_operation: , line:21:14, endln:21:20
              |vpiParent:
              \_gen_if_else: , line:21:10, endln:24:36
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@mod.P), line:21:14, endln:21:15
                |vpiParent:
                \_operation: , line:21:14, endln:21:20
                |vpiName:P
                |vpiFullName:work@mod.P
              |vpiOperand:
              \_constant: , line:21:19, endln:21:20
                |vpiParent:
                \_operation: , line:21:14, endln:21:20
                |vpiDecompile:3
                |vpiSize:64
                |UINT:3
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@mod)
              |vpiParent:
              \_gen_if_else: , line:21:10, endln:24:36
              |vpiFullName:work@mod
              |vpiStmt:
              \_cont_assign: , line:22:16, endln:22:35
                |vpiParent:
                \_begin: (work@mod)
                |vpiRhs:
                \_sys_func_call: ($bits), line:22:22, endln:22:35
                  |vpiParent:
                  \_cont_assign: , line:22:16, endln:22:35
                  |vpiArgument:
                  \_hier_path: (blk3.y), line:22:28, endln:22:34
                    |vpiParent:
                    \_sys_func_call: ($bits), line:22:22, endln:22:35
                    |vpiName:blk3.y
                    |vpiActual:
                    \_ref_obj: (blk3), line:22:28, endln:22:32
                      |vpiParent:
                      \_hier_path: (blk3.y), line:22:28, endln:22:34
                      |vpiName:blk3
                    |vpiActual:
                    \_ref_obj: (work@mod.y), line:22:33, endln:22:34
                      |vpiParent:
                      \_hier_path: (blk3.y), line:22:28, endln:22:34
                      |vpiName:y
                      |vpiFullName:work@mod.y
                  |vpiName:$bits
                |vpiLhs:
                \_ref_obj: (work@mod.out), line:22:16, endln:22:19
                  |vpiParent:
                  \_cont_assign: , line:22:16, endln:22:35
                  |vpiName:out
                  |vpiFullName:work@mod.out
            |vpiElseStmt:
            \_begin: (work@mod)
              |vpiParent:
              \_gen_if_else: , line:21:10, endln:24:36
              |vpiFullName:work@mod
              |vpiStmt:
              \_cont_assign: , line:24:16, endln:24:35
                |vpiParent:
                \_begin: (work@mod)
                |vpiRhs:
                \_sys_func_call: ($bits), line:24:22, endln:24:35
                  |vpiParent:
                  \_cont_assign: , line:24:16, endln:24:35
                  |vpiArgument:
                  \_hier_path: (blk4.z), line:24:28, endln:24:34
                    |vpiParent:
                    \_sys_func_call: ($bits), line:24:22, endln:24:35
                    |vpiName:blk4.z
                    |vpiActual:
                    \_ref_obj: (blk4), line:24:28, endln:24:32
                      |vpiParent:
                      \_hier_path: (blk4.z), line:24:28, endln:24:34
                      |vpiName:blk4
                    |vpiActual:
                    \_ref_obj: (work@mod.z), line:24:33, endln:24:34
                      |vpiParent:
                      \_hier_path: (blk4.z), line:24:28, endln:24:34
                      |vpiName:z
                      |vpiFullName:work@mod.z
                  |vpiName:$bits
                |vpiLhs:
                \_ref_obj: (work@mod.out), line:24:16, endln:24:19
                  |vpiParent:
                  \_cont_assign: , line:24:16, endln:24:35
                  |vpiName:out
                  |vpiFullName:work@mod.out
|uhdmtopModules:
\_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
  |vpiName:work@mod
  |vpiParameter:
  \_parameter: (work@mod.P), line:4:15, endln:4:16
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@mod.P)
      |vpiParent:
      \_parameter: (work@mod.P), line:4:15, endln:4:16
      |vpiFullName:work@mod.P
      |vpiActual:
      \_int_typespec: , line:4:5, endln:4:20
    |vpiName:P
    |vpiFullName:work@mod.P
  |vpiParamAssign:
  \_param_assign: , line:4:15, endln:4:20
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiRhs:
    \_constant: , line:4:19, endln:4:20
      |vpiParent:
      \_param_assign: , line:4:15, endln:4:20
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@mod)
        |vpiParent:
        \_constant: , line:4:19, endln:4:20
        |vpiFullName:work@mod
        |vpiActual:
        \_int_typespec: , line:4:5, endln:4:20
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@mod.P), line:4:15, endln:4:16
  |vpiDefName:work@mod
  |vpiTop:1
  |vpiNet:
  \_logic_net: (work@mod.out), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiTypespec:
    \_ref_typespec: (work@mod.out)
      |vpiParent:
      \_logic_net: (work@mod.out), line:2:24, endln:2:27
      |vpiFullName:work@mod.out
      |vpiActual:
      \_logic_typespec: , line:2:12, endln:2:23
    |vpiName:out
    |vpiFullName:work@mod.out
    |vpiNetType:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (out), line:2:24, endln:2:27
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:out
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@mod.out), line:2:24, endln:2:27
      |vpiParent:
      \_port: (out), line:2:24, endln:2:27
      |vpiName:out
      |vpiFullName:work@mod.out
      |vpiActual:
      \_logic_net: (work@mod.out), line:2:24, endln:2:27
    |vpiTypedef:
    \_ref_typespec: (work@mod.out)
      |vpiParent:
      \_port: (out), line:2:24, endln:2:27
      |vpiFullName:work@mod.out
      |vpiActual:
      \_logic_typespec: , line:2:12, endln:2:23
    |vpiInstance:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
  |vpiGenScopeArray:
  \_gen_scope_array: (work@mod.blk4), line:14:10, endln:16:8
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:blk4
    |vpiFullName:work@mod.blk4
    |vpiGenScope:
    \_gen_scope: (work@mod.blk4), line:14:10, endln:16:8
      |vpiParent:
      \_gen_scope_array: (work@mod.blk4), line:14:10, endln:16:8
      |vpiFullName:work@mod.blk4
      |vpiArrayNet:
      \_array_net: (work@mod.blk4.z), line:15:14, endln:15:15
        |vpiParent:
        \_gen_scope: (work@mod.blk4), line:14:10, endln:16:8
        |vpiSize:7
        |vpiName:z
        |vpiFullName:work@mod.blk4.z
        |vpiRange:
        \_range: , line:15:17, endln:15:18
          |vpiParent:
          \_array_net: (work@mod.blk4.z), line:15:14, endln:15:15
          |vpiLeftRange:
          \_constant: 
            |vpiParent:
            \_range: , line:15:17, endln:15:18
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiRightRange:
          \_operation: , line:15:17, endln:15:18
            |vpiParent:
            \_range: , line:15:17, endln:15:18
            |vpiOpType:11
            |vpiOperand:
            \_constant: , line:15:17, endln:15:18
              |vpiParent:
              \_operation: , line:15:17, endln:15:18
              |vpiDecompile:7
              |vpiSize:64
              |UINT:7
              |vpiConstType:9
            |vpiOperand:
            \_constant: 
              |vpiSize:64
              |INT:1
              |vpiConstType:7
        |vpiNet:
        \_logic_net: (work@mod.blk4.z), line:15:14, endln:15:15
          |vpiParent:
          \_array_net: (work@mod.blk4.z), line:15:14, endln:15:15
          |vpiTypespec:
          \_ref_typespec: (work@mod.blk4.z)
            |vpiParent:
            \_logic_net: (work@mod.blk4.z), line:15:14, endln:15:15
            |vpiFullName:work@mod.blk4.z
            |vpiActual:
            \_logic_typespec: , line:15:9, endln:15:13
          |vpiFullName:work@mod.blk4.z
          |vpiNetType:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@mod.genblk2), line:24:9, endln:24:36
    |vpiParent:
    \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
    |vpiName:genblk2
    |vpiFullName:work@mod.genblk2
    |vpiGenScope:
    \_gen_scope: (work@mod.genblk2), line:24:9, endln:24:36
      |vpiParent:
      \_gen_scope_array: (work@mod.genblk2), line:24:9, endln:24:36
      |vpiFullName:work@mod.genblk2
      |vpiContAssign:
      \_cont_assign: , line:24:16, endln:24:35
        |vpiParent:
        \_gen_scope: (work@mod.genblk2), line:24:9, endln:24:36
        |vpiRhs:
        \_sys_func_call: ($bits), line:24:22, endln:24:35
          |vpiParent:
          \_cont_assign: , line:24:16, endln:24:35
          |vpiTypespec:
          \_ref_typespec: (work@mod.genblk2)
            |vpiParent:
            \_sys_func_call: ($bits), line:24:22, endln:24:35
            |vpiFullName:work@mod.genblk2
            |vpiActual:
            \_logic_typespec: , line:2:12, endln:2:23
          |vpiArgument:
          \_hier_path: (blk4.z), line:24:28, endln:24:34
            |vpiParent:
            \_sys_func_call: ($bits), line:24:22, endln:24:35
            |vpiName:blk4.z
            |vpiActual:
            \_ref_obj: (blk4), line:24:28, endln:24:32
              |vpiParent:
              \_hier_path: (blk4.z), line:24:28, endln:24:34
              |vpiName:blk4
              |vpiActual:
              \_gen_scope: (work@mod.blk4), line:14:10, endln:16:8
            |vpiActual:
            \_ref_obj: (work@mod.genblk2.z), line:24:33, endln:24:34
              |vpiParent:
              \_hier_path: (blk4.z), line:24:28, endln:24:34
              |vpiName:z
              |vpiFullName:work@mod.genblk2.z
              |vpiActual:
              \_array_net: (work@mod.blk4.z), line:15:14, endln:15:15
          |vpiName:$bits
        |vpiLhs:
        \_ref_obj: (work@mod.genblk2.out), line:24:16, endln:24:19
          |vpiParent:
          \_cont_assign: , line:24:16, endln:24:35
          |vpiName:out
          |vpiFullName:work@mod.genblk2.out
          |vpiActual:
          \_logic_net: (work@mod.out), line:2:24, endln:2:27
\_weaklyReferenced:
\_int_typespec: , line:4:5, endln:4:20
\_logic_typespec: , line:2:12, endln:2:23
  |vpiRange:
  \_range: , line:2:17, endln:2:23
    |vpiParent:
    \_logic_typespec: , line:2:12, endln:2:23
    |vpiLeftRange:
    \_constant: , line:2:18, endln:2:20
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:2:12, endln:2:23
  |vpiRange:
  \_range: , line:2:17, endln:2:23
    |vpiParent:
    \_logic_typespec: , line:2:12, endln:2:23
    |vpiLeftRange:
    \_constant: , line:2:18, endln:2:20
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:13
  |vpiParent:
  \_logic_net: (work@mod.blk4.z), line:15:14, endln:15:15
\_logic_typespec: , line:2:12, endln:2:23
  |vpiRange:
  \_range: , line:2:17, endln:2:23
    |vpiParent:
    \_logic_typespec: , line:2:12, endln:2:23
    |vpiLeftRange:
    \_constant: , line:2:18, endln:2:20
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:21, endln:2:22
      |vpiParent:
      \_range: , line:2:17, endln:2:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_gen_scope: (work@mod.blk4), line:14:10, endln:16:8
  |vpiParent:
  \_gen_scope_array: (work@mod.blk4), line:14:10, endln:16:8
  |vpiFullName:work@mod.blk4
  |vpiArrayNet:
  \_array_net: (work@mod.blk4.z), line:15:14, endln:15:15
\_gen_scope_array: (work@mod.blk4), line:14:10, endln:16:8
  |vpiParent:
  \_module_inst: work@mod (work@mod), file:${SURELOG_DIR}/tests/GenScopeHierPath2/dut.sv, line:1:1, endln:25:10
  |vpiName:blk4
  |vpiFullName:work@mod.blk4
  |vpiGenScope:
  \_gen_scope: (work@mod.blk4), line:14:10, endln:16:8
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 8
