Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 8e1c86eaa2d34702a3b97416ae67f6b9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot oneHot_sim_behav xil_defaultlib.oneHot_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture boolean_function of entity xil_defaultlib.FrequencyDivider [frequencydivider_default]
Compiling architecture behavioral of entity xil_defaultlib.oneHot [onehot_default]
Compiling architecture bench of entity xil_defaultlib.onehot_sim
Built simulation snapshot oneHot_sim_behav
