// Seed: 3799651245
module module_0 #(
    parameter id_11 = 32'd81,
    parameter id_3  = 32'd30,
    parameter id_4  = 32'd33,
    parameter id_7  = 32'd94,
    parameter id_9  = 32'd60
) (
    output id_1,
    output id_2,
    output logic id_5,
    input logic id_6,
    output logic _id_7
);
  assign id_1 = 1'b0 ? id_5 & 1 | id_7 : 'b0;
  reg id_8;
  assign id_6[(1)] = 1;
  assign id_8 = id_8;
  logic _id_9;
  reg   id_10 = id_3;
  logic _id_11 (
      1,
      id_7,
      1'b0
  );
  initial begin
    id_11[id_3 : 1'b0] = 1;
    if (id_1[id_4]) id_4 = 1'd0;
    else begin
      id_10 <= 1;
    end
    id_4 <= 1;
    if (id_9) id_2 <= id_9;
    else begin
      id_5 <= 1;
    end
    id_9 = 1'd0;
    if (id_7) begin
      id_10 <= 1;
      if (1) begin
        if (id_6 && id_4) begin
          if (1) SystemTFIdentifier(1, 1);
          else if (1 && 1 && id_3 == 1) id_1[id_7-id_3 : 1] <= id_8;
        end
      end
    end
    id_5 = 1;
    id_9  <= 1'b0;
    id_10 <= 1;
    #1;
    id_1 = 1;
    id_8  <= 1;
    id_11 <= 1'h0;
    #1
    if (1) begin
      case (id_1)
        1: begin
          id_11 <= 1;
        end
        id_10: begin
          id_10 = 1;
        end
        id_10:
        id_4#(
            .id_11(id_3),
            .id_8 (1'd0)
        ) = id_10;
        1 < 1: id_9 = id_7;
        1: id_3 <= 1;
        default: id_7 = id_1;
      endcase
    end
    id_2 = 1'b0;
    #1 SystemTFIdentifier;
    id_3 = id_2;
    id_8 = new(1, 1 - id_9);
    id_5[1] <= 1 & 1'd0;
    id_11 <= {id_6[~id_9] == 1{1}};
    id_7[id_11[id_7]] <= id_8;
    id_3 <= 1;
  end
  logic id_12;
  assign id_1 = id_9;
  logic id_13, id_14;
  logic id_15;
  logic id_16 = 1;
  logic id_17;
  assign id_2 = (id_5);
  type_30 id_18 (
      .id_0(1),
      .id_1(1),
      .id_2(1'd0 & ""),
      .id_3(id_3),
      .id_4(),
      .id_5(id_1)
  );
endmodule
module module_1 #(
    parameter id_16 = 32'd84
) (
    output logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input id_6,
    input id_7,
    input id_8,
    output id_9,
    input id_10,
    input id_11,
    output logic id_12,
    input logic id_13,
    input logic id_14,
    output id_15
);
  logic _id_16;
  assign id_10[1] = id_9;
  logic id_17, id_18 = 1'h0;
  assign id_16[id_16] = 1;
endmodule
