{
    "DESIGN_NAME": "osiris_i_wrapper",
    "VERILOG_FILES": "dir::../../verilog/rtl/osiris_i_wrapper/*.v",
    "CLOCK_PORT": "wb_clk_i",
    "CLOCK_NET": ["uart_wbs_bridge.clk","mem_byte.clk","core.clk"],
    "CLOCK_PERIOD": 25,
    "RT_MIN_LAYER": "met1",
    "RT_MAX_LAYER": "met4",
    "RT_CLOCK_MAX_LAYER": "met4",
    "FP_PDN_VERTICAL_LAYER": "met4",
    "FP_PDN_HORIZONTAL_LAYER": "met5",
    "FP_PDN_MULTILAYER": true,
    "FP_PDN_CORE_RING": true,
    "FP_PDN_CHECK_NODES": false,
    "RUN_IRDROP_REPORT": true,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2200 3200",
    "MACRO_PLACEMENT_CFG": "dir::macro_placement.cfg",
    "PL_TARGET_DENSITY": 0.75,
    "LEFT_MARGIN_MULT": 80,
    "RIGHT_MARGIN_MULT": 50,
    "BOTTOM_MARGIN_MULT": 5,
    "EXTRA_LEFS":      ["dir::../../lef/core.lef",
                        "dir::../../lef/uart_wbs_bridge.lef",
                        "dir::../../lef/mem_byte.lef"
    ],
    "EXTRA_GDS_FILES": ["dir::../../gds/core.gds",
                        "dir::../../gds/uart_wbs_bridge.gds",
                        "dir::../..//gds/mem_byte.gds"
    ],
    "EXTRA_LIBS":      ["dir::../../lib/core.lib",
                        "dir::../../lib/uart_wbs_bridge.lib",
                        "dir::../../lib/mem_byte.lib"
    ],
    "FP_PDN_MACRO_HOOKS": "U_UART_WB_BRIDGE vccd1 vssd1 vccd1 vssd1, U_INST_MEM vccd1 vssd1 vccd1 vssd1, U_DATA_MEM vccd1 vssd1 vccd1 vssd1, U_CORE vccd1 vssd1 vccd1 vssd1",
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/rtl/osiris_i_wrapper/bb/*.v"
    ],
    "SYNTH_USE_PG_PINS_DEFINES": "USE_POWER_PINS",
    "MAX_TRANSITION_CONSTRAINT": 1.0,
    "MAX_FANOUT_CONSTRAINT": 16,
    "PL_TARGET_DENSITY": 0.55,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "MAGIC_DEF_LABELS": 0,
    "SYNTH_BUFFERING": 0,
    "RUN_HEURISTIC_DIODE_INSERTION": 1,
    "HEURISTIC_ANTENNA_THRESHOLD": 110,
    "GRT_REPAIR_ANTENNAS": 1,
    "VDD_NETS": [
        "vccd1"
    ],
    "GND_NETS": [
        "vssd1"
    ],
    "IO_SYNC": 0,
    "BASE_SDC_FILE": "dir::osiris_i_wrapper.sdc",
    "RUN_CVC": 1,
    "pdk::sky130*": {
        "FP_CORE_UTIL": 45,
        "RT_MAX_LAYER": "met4",
        "scl::sky130_fd_sc_hd": {
            "CLOCK_PERIOD": 25
        },
        "scl::sky130_fd_sc_hdll": {
            "CLOCK_PERIOD": 10
        },
        "scl::sky130_fd_sc_hs": {
            "CLOCK_PERIOD": 8
        },
        "scl::sky130_fd_sc_ls": {
            "CLOCK_PERIOD": 10,
            "SYNTH_MAX_FANOUT": 5
        },
        "scl::sky130_fd_sc_ms": {
            "CLOCK_PERIOD": 10
        }
    },
    "pdk::gf180mcuC": {
        "STD_CELL_LIBRARY": "gf180mcu_fd_sc_mcu7t5v0",
        "CLOCK_PERIOD": 24.0,
        "FP_CORE_UTIL": 40,
        "RT_MAX_LAYER": "Metal4",
        "SYNTH_MAX_FANOUT": 4,
        "PL_TARGET_DENSITY": 0.45
    }
}
