
---------- Begin Simulation Statistics ----------
final_tick                               1904247544700                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 595416                       # Simulator instruction rate (inst/s)
host_mem_usage                               17321760                       # Number of bytes of host memory used
host_op_rate                                   695247                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2143.97                       # Real time elapsed on the host
host_tick_rate                              888187889                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1276554566                       # Number of instructions simulated
sim_ops                                    1490588034                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.904248                       # Number of seconds simulated
sim_ticks                                1904247544700                       # Number of ticks simulated
system.cpu0.Branches                        163091989                       # Number of branches fetched
system.cpu0.committedInsts                  705059550                       # Number of instructions committed
system.cpu0.committedOps                    815128792                       # Number of ops (including micro ops) committed
system.cpu0.dtb.accesses                    260537108                       # DTB accesses
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.flush_entries                   10458                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.hits                        260318365                       # DTB hits
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.misses                         218743                       # DTB misses
system.cpu0.dtb.perms_faults                     4480                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.prefetch_faults                 43095                       # Number of TLB faults due to prefetch
system.cpu0.dtb.read_accesses               131065829                       # DTB read accesses
system.cpu0.dtb.read_hits                   130875320                       # DTB read hits
system.cpu0.dtb.read_misses                    190509                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dtb.walker.walkPageSizes::4K       206329     97.32%     97.32% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M         3725      1.76%     99.08% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::1G         1960      0.92%    100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total       212014                       # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data       218743                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total       218743                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data       212014                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total       212014                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total       430757                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkWaitTime::samples       218743                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0         218743    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total       218743                       # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walks                   218743                       # Table walker walks requested
system.cpu0.dtb.walker.walksLong               218743                       # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksPending::samples     13866080                       # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0       13866080    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total     13866080                       # Table walker pending requests distribution
system.cpu0.dtb.write_accesses              129471279                       # DTB write accesses
system.cpu0.dtb.write_hits                  129443045                       # DTB write hits
system.cpu0.dtb.write_misses                    28234                       # DTB write misses
system.cpu0.idle_fraction                    0.323642                       # Percentage of idle cycles
system.cpu0.itb.accesses                    705026628                       # DTB accesses
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.flush_entries                    4362                       # Number of entries that have been flushed from TLB
system.cpu0.itb.flush_tlb                          16                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.hits                        704429323                       # DTB hits
system.cpu0.itb.inst_accesses               705026628                       # ITB inst accesses
system.cpu0.itb.inst_hits                   704429323                       # ITB inst hits
system.cpu0.itb.inst_misses                    597305                       # ITB inst misses
system.cpu0.itb.misses                         597305                       # DTB misses
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.itb.walker.walkPageSizes::4K       589214     99.00%     99.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M         5929      1.00%    100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total       595143                       # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst       597305                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total       597305                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst       595143                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total       595143                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total      1192448                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkWaitTime::samples       597305                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0         597305    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total       597305                       # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walks                   597305                       # Table walker walks requested
system.cpu0.itb.walker.walksLong               597305                       # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksPending::samples     13858180                       # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0       13858180    100.00%    100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total     13858180                       # Table walker pending requests distribution
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    3104                       # number of quiesce instructions executed
system.cpu0.not_idle_fraction                0.676358                       # Percentage of non-idle cycles
system.cpu0.numCycles                      1205223070                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles              815162414.664965                       # Number of busy cycles
system.cpu0.num_cc_register_reads           193208680                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          191170213                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts    102839871                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                   38585607                       # number of times a function call or return occured
system.cpu0.num_idle_cycles              390060655.335035                       # Number of idle cycles
system.cpu0.num_int_alu_accesses            733023197                       # Number of integer alu accesses
system.cpu0.num_int_insts                   733023197                       # number of integer instructions
system.cpu0.num_int_register_reads          996285930                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         559591435                       # number of times the integer registers were written
system.cpu0.num_load_insts                  130931726                       # Number of load instructions
system.cpu0.num_mem_refs                    260403807                       # number of memory refs
system.cpu0.num_store_insts                 129472081                       # Number of store instructions
system.cpu0.num_vec_alu_accesses               758669                       # Number of vector alu accesses
system.cpu0.num_vec_insts                      758669                       # number of vector instructions
system.cpu0.num_vec_register_reads             544069                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes            254754                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass               104601      0.01%      0.01% # Class of executed instruction
system.cpu0.op_class::IntAlu                549475445     67.41%     67.42% # Class of executed instruction
system.cpu0.op_class::IntMult                 4948868      0.61%     68.03% # Class of executed instruction
system.cpu0.op_class::IntDiv                    71950      0.01%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatCmp                     16      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      7      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     68.04% # Class of executed instruction
system.cpu0.op_class::FloatMisc                154902      0.02%     68.05% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       5      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       4      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       4      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      4      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     68.05% # Class of executed instruction
system.cpu0.op_class::MemRead               130931726     16.06%     84.12% # Class of executed instruction
system.cpu0.op_class::MemWrite              129472081     15.88%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 815159617                       # Class of executed instruction
system.cpu1.Branches                         60841788                       # Number of branches fetched
system.cpu1.committedInsts                  274100357                       # Number of instructions committed
system.cpu1.committedOps                    323328263                       # Number of ops (including micro ops) committed
system.cpu1.dtb.accesses                    108283948                       # DTB accesses
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.flush_entries                   12844                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.hits                        108095466                       # DTB hits
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.misses                         188482                       # DTB misses
system.cpu1.dtb.perms_faults                     4543                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.prefetch_faults                 41936                       # Number of TLB faults due to prefetch
system.cpu1.dtb.read_accesses                61468836                       # DTB read accesses
system.cpu1.dtb.read_hits                    61304706                       # DTB read hits
system.cpu1.dtb.read_misses                    164130                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dtb.walker.walkPageSizes::4K       177151     97.67%     97.67% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M         2746      1.51%     99.18% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::1G         1488      0.82%    100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total       181385                       # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data       188482                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total       188482                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data       181385                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total       181385                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total       369867                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkWaitTime::samples       188482                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0         188482    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total       188482                       # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walks                   188482                       # Table walker walks requested
system.cpu1.dtb.walker.walksLong               188482                       # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksPending::samples  -1966745100                       # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0    -1966745100    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total  -1966745100                       # Table walker pending requests distribution
system.cpu1.dtb.write_accesses               46815112                       # DTB write accesses
system.cpu1.dtb.write_hits                   46790760                       # DTB write hits
system.cpu1.dtb.write_misses                    24352                       # DTB write misses
system.cpu1.idle_fraction                    0.731699                       # Percentage of idle cycles
system.cpu1.itb.accesses                    274134610                       # DTB accesses
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.flush_entries                    6833                       # Number of entries that have been flushed from TLB
system.cpu1.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.hits                        273579516                       # DTB hits
system.cpu1.itb.inst_accesses               274134610                       # ITB inst accesses
system.cpu1.itb.inst_hits                   273579516                       # ITB inst hits
system.cpu1.itb.inst_misses                    555094                       # ITB inst misses
system.cpu1.itb.misses                         555094                       # DTB misses
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.itb.walker.walkPageSizes::4K       548554     99.23%     99.23% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M         4235      0.77%    100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total       552789                       # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst       555094                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total       555094                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst       552789                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total       552789                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total      1107883                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkWaitTime::samples       555094                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0         555094    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total       555094                       # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walks                   555094                       # Table walker walks requested
system.cpu1.itb.walker.walksLong               555094                       # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksPending::samples  -1966753000                       # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0    -1966753000    100.00%    100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total  -1966753000                       # Table walker pending requests distribution
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2005                       # number of quiesce instructions executed
system.cpu1.not_idle_fraction                0.268301                       # Percentage of non-idle cycles
system.cpu1.numCycles                      1204979814                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles              323297380.199737                       # Number of busy cycles
system.cpu1.num_cc_register_reads            69297210                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           66681047                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts     40732954                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                   16593054                       # number of times a function call or return occured
system.cpu1.num_idle_cycles              881682433.800263                       # Number of idle cycles
system.cpu1.num_int_alu_accesses            299379399                       # Number of integer alu accesses
system.cpu1.num_int_insts                   299379399                       # number of integer instructions
system.cpu1.num_int_register_reads          399062013                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         237012027                       # number of times the integer registers were written
system.cpu1.num_load_insts                   61349861                       # Number of load instructions
system.cpu1.num_mem_refs                    108156637                       # number of memory refs
system.cpu1.num_store_insts                  46806776                       # Number of store instructions
system.cpu1.num_vec_alu_accesses               481760                       # Number of vector alu accesses
system.cpu1.num_vec_insts                      481760                       # number of vector instructions
system.cpu1.num_vec_register_reads             380252                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes            114075                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                94106      0.03%      0.03% # Class of executed instruction
system.cpu1.op_class::IntAlu                214384921     66.30%     66.33% # Class of executed instruction
system.cpu1.op_class::IntMult                  599045      0.19%     66.51% # Class of executed instruction
system.cpu1.op_class::IntDiv                    76197      0.02%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatAdd                     30      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatCmp                    227      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatCvt                     26      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatMult                    84      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      5      0.00%     66.54% # Class of executed instruction
system.cpu1.op_class::FloatMisc                 49006      0.02%     66.55% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdAdd                      12      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu                      20      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       8      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      9      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     66.55% # Class of executed instruction
system.cpu1.op_class::MemRead                61349861     18.97%     85.52% # Class of executed instruction
system.cpu1.op_class::MemWrite               46806776     14.48%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 323360333                       # Class of executed instruction
system.cpu2.Branches                         66691129                       # Number of branches fetched
system.cpu2.committedInsts                  297394659                       # Number of instructions committed
system.cpu2.committedOps                    352130979                       # Number of ops (including micro ops) committed
system.cpu2.dtb.accesses                    121316221                       # DTB accesses
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.flush_entries                   10549                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.hits                        121096159                       # DTB hits
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.misses                         220062                       # DTB misses
system.cpu2.dtb.perms_faults                     4482                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.prefetch_faults                 36497                       # Number of TLB faults due to prefetch
system.cpu2.dtb.read_accesses                68266683                       # DTB read accesses
system.cpu2.dtb.read_hits                    68074503                       # DTB read hits
system.cpu2.dtb.read_misses                    192180                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dtb.walker.walkPageSizes::4K       210443     97.65%     97.65% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M         3300      1.53%     99.18% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::1G         1766      0.82%    100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total       215509                       # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data       220062                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total       220062                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data       215509                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total       215509                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total       435571                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkWaitTime::samples       220062                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0         220062    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total       220062                       # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walks                   220062                       # Table walker walks requested
system.cpu2.dtb.walker.walksLong               220062                       # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksPending::samples     39902108                       # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0       39902108    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total     39902108                       # Table walker pending requests distribution
system.cpu2.dtb.write_accesses               53049538                       # DTB write accesses
system.cpu2.dtb.write_hits                   53021656                       # DTB write hits
system.cpu2.dtb.write_misses                    27882                       # DTB write misses
system.cpu2.idle_fraction                    0.707804                       # Percentage of idle cycles
system.cpu2.itb.accesses                    297424867                       # DTB accesses
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.flush_entries                    5481                       # Number of entries that have been flushed from TLB
system.cpu2.itb.flush_tlb                          11                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_asid                    498                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_tlb_mva                    1467                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid              57538                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.hits                        296824316                       # DTB hits
system.cpu2.itb.inst_accesses               297424867                       # ITB inst accesses
system.cpu2.itb.inst_hits                   296824316                       # ITB inst hits
system.cpu2.itb.inst_misses                    600551                       # ITB inst misses
system.cpu2.itb.misses                         600551                       # DTB misses
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.itb.walker.walkPageSizes::4K       593836     99.14%     99.14% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M         5163      0.86%    100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total       598999                       # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst       600551                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total       600551                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst       598999                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total       598999                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total      1199550                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkWaitTime::samples       600551                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0         600551    100.00%    100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total       600551                       # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walks                   600551                       # Table walker walks requested
system.cpu2.itb.walker.walksLong               600551                       # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksPending::samples     39894208                       # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0       39894208    100.00%    100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total     39894208                       # Table walker pending requests distribution
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1711                       # number of quiesce instructions executed
system.cpu2.not_idle_fraction                0.292196                       # Percentage of non-idle cycles
system.cpu2.numCycles                      1205221677                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles              352161133.826966                       # Number of busy cycles
system.cpu2.num_cc_register_reads            72409258                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           69702916                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts     42522502                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                   19531378                       # number of times a function call or return occured
system.cpu2.num_idle_cycles              853060543.173034                       # Number of idle cycles
system.cpu2.num_int_alu_accesses            327022421                       # Number of integer alu accesses
system.cpu2.num_int_insts                   327022421                       # number of integer instructions
system.cpu2.num_int_register_reads          431699162                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         256943734                       # number of times the integer registers were written
system.cpu2.num_load_insts                   68166476                       # Number of load instructions
system.cpu2.num_mem_refs                    121201819                       # number of memory refs
system.cpu2.num_store_insts                  53035343                       # Number of store instructions
system.cpu2.num_vec_alu_accesses               502775                       # Number of vector alu accesses
system.cpu2.num_vec_insts                      502775                       # number of vector instructions
system.cpu2.num_vec_register_reads             364606                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes            159949                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass               102852      0.03%      0.03% # Class of executed instruction
system.cpu2.op_class::IntAlu                230223625     65.37%     65.40% # Class of executed instruction
system.cpu2.op_class::IntMult                  494033      0.14%     65.54% # Class of executed instruction
system.cpu2.op_class::IntDiv                    71907      0.02%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      1      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      2      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      1      0.00%     65.56% # Class of executed instruction
system.cpu2.op_class::FloatMisc                 65510      0.02%     65.58% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       5      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       4      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       4      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      4      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     65.58% # Class of executed instruction
system.cpu2.op_class::MemRead                68166476     19.36%     84.94% # Class of executed instruction
system.cpu2.op_class::MemWrite               53035343     15.06%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 352159767                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests        26661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     14328933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      28266394                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.pci_ide.disks0.dma_read_bytes             4096                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks0.dma_read_full_pages            1                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks0.dma_read_txs                  1                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks0.dma_write_bytes        15989248                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks0.dma_write_full_pages         3903                       # Number of full page size DMA writes.
system.pci_ide.disks0.dma_write_txs              3906                       # Number of DMA write transactions.
system.pci_ide.disks1.dma_read_bytes                0                       # Number of bytes transfered via DMA reads (not PRD).
system.pci_ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pci_ide.disks1.dma_read_txs                  0                       # Number of DMA read transactions (not PRD).
system.pci_ide.disks1.dma_write_bytes          709120                       # Number of bytes transfered via DMA writes.
system.pci_ide.disks1.dma_write_full_pages          173                       # Number of full page size DMA writes.
system.pci_ide.disks1.dma_write_txs               174                       # Number of DMA write transactions.
system.tol2bus.snoop_filter.hit_multi_requests      6672533                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         3295                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38718995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        81744                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     78042579                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          85039                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            7224313                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          31825533                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             51334                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            51334                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     15156110                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18316437                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean          891773                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4120575                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          395346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4058                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         399404                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10591926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10591926                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      18318019                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6283201                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedReq      1032008                       # Transaction distribution
system.tol2bus.trans_dist::CleanSharedResp      1032008                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidReq        11583                       # Transaction distribution
system.tol2bus.trans_dist::CleanInvalidResp        11583                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq      2730676                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp      2730676                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     20202669                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     43209742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side      3571858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1296212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     17111681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10511505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side      3322004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1118298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side     17770451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      8756555                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side      3592898                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side      1305950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             131769823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    856608532                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1563605871                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side     14287432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      5184848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    730077288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    292508553                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side     13288016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      4473192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    758184016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    251260286                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side     14371592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side      5223800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4509073426                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        13664959                       # Total snoops (count)
system.tol2bus.snoopTraffic                 763480384                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         60305758                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.134575                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.402051                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               53540754     88.78%     88.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5426019      9.00%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1327331      2.20%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  11648      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           60305758                       # Request fanout histogram
system.bridge.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.pci_ide         263427                       # number of demand (read+write) misses
system.iocache.demand_misses::total            263427                       # number of demand (read+write) misses
system.iocache.overall_misses::.pci_ide        263427                       # number of overall misses
system.iocache.overall_misses::total           263427                       # number of overall misses
system.iocache.demand_accesses::.pci_ide       263427                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          263427                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pci_ide       263427                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         263427                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.pci_ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pci_ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         260896                       # number of writebacks
system.iocache.writebacks::total               260896                       # number of writebacks
system.iocache.replacements                    263409                       # number of replacements
system.iocache.ReadReq_misses::.pci_ide          2515                       # number of ReadReq misses
system.iocache.ReadReq_misses::total             2515                       # number of ReadReq misses
system.iocache.ReadReq_accesses::.pci_ide         2515                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total           2515                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.pci_ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_misses::.pci_ide       260912                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       260912                       # number of WriteLineReq misses
system.iocache.WriteLineReq_accesses::.pci_ide       260912                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       260912                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.pci_ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                6.041388                       # Cycle average of tags in use
system.iocache.tags.total_refs                 263427                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               263427                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         1185227589521                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pci_ide     6.041388                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pci_ide     0.377587                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.377587                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              2370843                       # Number of tag accesses
system.iocache.tags.data_accesses             2370843                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              120703                       # Transaction distribution
system.membus.trans_dist::ReadResp            2221220                       # Transaction distribution
system.membus.trans_dist::WriteReq              51334                       # Transaction distribution
system.membus.trans_dist::WriteResp             51334                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12187176                       # Transaction distribution
system.membus.trans_dist::WriteClean             8304                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1701118                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           305976                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3080                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          159565                       # Transaction distribution
system.membus.trans_dist::ReadExReq           9390713                       # Transaction distribution
system.membus.trans_dist::ReadExResp          9388586                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2100517                       # Transaction distribution
system.membus.trans_dist::CleanSharedReq         6144                       # Transaction distribution
system.membus.trans_dist::CleanSharedResp         6144                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        11583                       # Transaction distribution
system.membus.trans_dist::CleanInvalidResp        11583                       # Transaction distribution
system.membus.trans_dist::InvalidateReq       2521836                       # Transaction distribution
system.membus.trans_dist::InvalidateResp      2521043                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       790263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       790263                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       138298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port          158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        48358                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     41790882                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41977696                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               42767959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     16858304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     16858304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       105002                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port          360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        96716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1499319652                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1499521730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1516380034                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          14511886                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001837                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042823                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                14485225     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                   26661      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            14511886                       # Request fanout histogram
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.system_watchdog.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.watchdog.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu0.inst          100                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu0.data           44                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu1.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu1.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu2.inst           84                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu2.data           24                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total          360                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu0.inst          100                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu1.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu2.inst           84                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total          268                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu0.inst           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu1.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu1.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu2.inst           21                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu2.data            3                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total           79                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu0.inst           53                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu0.data           23                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu1.inst           44                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu1.data           13                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu2.inst           44                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu2.data           13                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total            189                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu0.inst           53                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu1.inst           44                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu2.inst           44                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total          141                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu0.inst           53                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu0.data           23                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu1.inst           44                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu1.data           13                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu2.inst           44                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu2.data           13                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total           189                       # Total bandwidth to/from this memory (bytes/s)
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.numPwrStateTransitions               3422                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1710                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    788206867.621637                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   16121048099.584921                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1705     99.71%     99.71% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            4      0.23%     99.94% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::6e+11-6.5e+11            1      0.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 648908223060                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1710                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   556413801067                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 1347833743633                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst    291499745                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       291499745                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst    291499745                       # number of overall hits
system.cpu2.icache.overall_hits::total      291499745                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst      5923570                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       5923570                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst      5923570                       # number of overall misses
system.cpu2.icache.overall_misses::total      5923570                       # number of overall misses
system.cpu2.icache.demand_accesses::.cpu2.inst    297423315                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    297423315                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst    297423315                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    297423315                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.019916                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.019916                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.019916                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.019916                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      5923047                       # number of writebacks
system.cpu2.icache.writebacks::total          5923047                       # number of writebacks
system.cpu2.icache.replacements               5923047                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst    291499745                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      291499745                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst      5923570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      5923570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_accesses::.cpu2.inst    297423315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    297423315                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.019916                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.019916                       # miss rate for ReadReq accesses
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          307.206117                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          297423315                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          5923570                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            50.210146                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     760249105600                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   307.206117                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.600012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.600012                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          349                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        600770200                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       600770200                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data    115100672                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       115100672                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data    115860025                       # number of overall hits
system.cpu2.dcache.overall_hits::total      115860025                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2623967                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2623967                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2723930                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2723930                       # number of overall misses
system.cpu2.dcache.demand_accesses::.cpu2.data    117724639                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    117724639                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    118583955                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    118583955                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.022289                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022289                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.022970                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022970                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1424092                       # number of writebacks
system.cpu2.dcache.writebacks::total          1424092                       # number of writebacks
system.cpu2.dcache.replacements               2522561                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     64452581                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       64452581                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1715674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1715674                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     66168255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     66168255                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.025929                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025929                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_hits::.cpu2.data     50513492                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      50513492                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       565308                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       565308                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_accesses::.cpu2.data     51078800                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     51078800                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.011067                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.011067                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_hits::.cpu2.data         7734                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         7734                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.cpu2.data        21955                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total        21955                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.cpu2.data        29689                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total        29689                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.cpu2.data     0.739499                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.739499                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFExReq_hits::.cpu2.data       751619                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_hits::total       751619                       # number of SoftPFExReq hits
system.cpu2.dcache.SoftPFExReq_misses::.cpu2.data        78008                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_misses::total        78008                       # number of SoftPFExReq misses
system.cpu2.dcache.SoftPFExReq_accesses::.cpu2.data       829627                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_accesses::total       829627                       # number of SoftPFExReq accesses(hits+misses)
system.cpu2.dcache.SoftPFExReq_miss_rate::.cpu2.data     0.094028                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.SoftPFExReq_miss_rate::total     0.094028                       # miss rate for SoftPFExReq accesses
system.cpu2.dcache.WriteLineReq_hits::.cpu2.data       134599                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_hits::total       134599                       # number of WriteLineReq hits
system.cpu2.dcache.WriteLineReq_misses::.cpu2.data       342985                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_misses::total       342985                       # number of WriteLineReq misses
system.cpu2.dcache.WriteLineReq_accesses::.cpu2.data       477584                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_accesses::total       477584                       # number of WriteLineReq accesses(hits+misses)
system.cpu2.dcache.WriteLineReq_miss_rate::.cpu2.data     0.718167                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.WriteLineReq_miss_rate::total     0.718167                       # miss rate for WriteLineReq accesses
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1215977                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1215977                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data        11559                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11559                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1227536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1227536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.009416                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.009416                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1224344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1224344                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1119                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1119                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1225463                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1225463                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.000913                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000913                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          575.446760                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          121257656                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2612143                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.420757                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     760249113500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data   575.446760                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.561960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.561960                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          259                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        245191027                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       245191027                       # Number of data accesses
system.clk_domain.clock                          2000                       # Clock period in ticks
system.cpu0.numPwrStateTransitions               6209                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         3104                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    198548404.534472                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   3864078591.935627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         3103     99.97%     99.97% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::2e+11-2.5e+11            1      0.03%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 212644741340                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           3104                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1287953297025                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 616294247675                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    698334004                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       698334004                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    698334004                       # number of overall hits
system.cpu0.icache.overall_hits::total      698334004                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      6690462                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       6690462                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      6690462                       # number of overall misses
system.cpu0.icache.overall_misses::total      6690462                       # number of overall misses
system.cpu0.icache.demand_accesses::.cpu0.inst    705024466                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    705024466                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    705024466                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    705024466                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.009490                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.009490                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.009490                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.009490                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      6689927                       # number of writebacks
system.cpu0.icache.writebacks::total          6689927                       # number of writebacks
system.cpu0.icache.replacements               6689926                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    698334004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      698334004                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      6690462                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      6690462                       # number of ReadReq misses
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    705024466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    705024466                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.009490                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          501.779332                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          705024466                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          6690462                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           105.377546                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle         13858180                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   501.779332                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.980038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.980038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1416739394                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1416739394                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    241575938                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       241575938                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    242723377                       # number of overall hits
system.cpu0.dcache.overall_hits::total      242723377                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      9815729                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9815729                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     14042046                       # number of overall misses
system.cpu0.dcache.overall_misses::total     14042046                       # number of overall misses
system.cpu0.dcache.demand_accesses::.cpu0.data    251391667                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    251391667                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    256765423                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    256765423                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.039046                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.039046                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.054688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.054688                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12135940                       # number of writebacks
system.cpu0.dcache.writebacks::total         12135940                       # number of writebacks
system.cpu0.dcache.replacements              13801082                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    121501797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      121501797                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      2500588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2500588                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    124002385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    124002385                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020166                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_hits::.cpu0.data    119967610                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     119967610                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      5363082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      5363082                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    125330692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    125330692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.042791                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042791                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data        18558                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total        18558                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data        26695                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total        26695                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data        45253                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total        45253                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.589906                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.589906                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFExReq_hits::.cpu0.data      1128881                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_hits::total      1128881                       # number of SoftPFExReq hits
system.cpu0.dcache.SoftPFExReq_misses::.cpu0.data      4199622                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_misses::total      4199622                       # number of SoftPFExReq misses
system.cpu0.dcache.SoftPFExReq_accesses::.cpu0.data      5328503                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_accesses::total      5328503                       # number of SoftPFExReq accesses(hits+misses)
system.cpu0.dcache.SoftPFExReq_miss_rate::.cpu0.data     0.788143                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.SoftPFExReq_miss_rate::total     0.788143                       # miss rate for SoftPFExReq accesses
system.cpu0.dcache.WriteLineReq_hits::.cpu0.data       106531                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_hits::total       106531                       # number of WriteLineReq hits
system.cpu0.dcache.WriteLineReq_misses::.cpu0.data      1952059                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_misses::total      1952059                       # number of WriteLineReq misses
system.cpu0.dcache.WriteLineReq_accesses::.cpu0.data      2058590                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_accesses::total      2058590                       # number of WriteLineReq accesses(hits+misses)
system.cpu0.dcache.WriteLineReq_miss_rate::.cpu0.data     0.948251                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.WriteLineReq_miss_rate::total     0.948251                       # miss rate for WriteLineReq accesses
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1637653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1637653                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        14839                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14839                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1652492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1652492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.008980                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.008980                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1647795                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1647795                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1696                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1696                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1649491                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1649491                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001028                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse         1001.038655                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          260389027                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         13899157                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            18.734160                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         13866080                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data  1001.038655                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.977577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.977577                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1015                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          470                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          524                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.991211                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        534844985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       534844985                       # Number of data accesses
system.cpu1.numPwrStateTransitions               4009                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         2004                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    695277385.331836                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   14959521139.491770                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         2000     99.80%     99.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      0.10%     99.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.05%     99.95% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      0.05%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         1580                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 648908223060                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           2004                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   510911664495                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1393335880205                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    268428318                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       268428318                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    268428318                       # number of overall hits
system.cpu1.icache.overall_hits::total      268428318                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      5703987                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5703987                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      5703987                       # number of overall misses
system.cpu1.icache.overall_misses::total      5703987                       # number of overall misses
system.cpu1.icache.demand_accesses::.cpu1.inst    274132305                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    274132305                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    274132305                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    274132305                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.020807                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.020807                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.020807                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.020807                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      5703463                       # number of writebacks
system.cpu1.icache.writebacks::total          5703463                       # number of writebacks
system.cpu1.icache.replacements               5703463                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    268428318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      268428318                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      5703987                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5703987                       # number of ReadReq misses
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    274132305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    274132305                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.020807                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.020807                       # miss rate for ReadReq accesses
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          315.749991                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274132305                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5703987                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            48.059770                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     728177687320                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   315.749991                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.616699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.616699                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          423                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        553968597                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       553968597                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    100863015                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       100863015                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    101897595                       # number of overall hits
system.cpu1.dcache.overall_hits::total      101897595                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3080407                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3080407                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3195139                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3195139                       # number of overall misses
system.cpu1.dcache.demand_accesses::.cpu1.data    103943422                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    103943422                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    105092734                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    105092734                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.029635                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.029635                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.030403                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.030403                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1596078                       # number of writebacks
system.cpu1.dcache.writebacks::total          1596078                       # number of writebacks
system.cpu1.dcache.replacements               2953040                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     56963392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       56963392                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1952615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1952615                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     58916007                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     58916007                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.033142                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.033142                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43825701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43825701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       692935                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       692935                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     44518636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     44518636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.015565                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.015565                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data        11429                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        11429                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data        26415                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        26415                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data        37844                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        37844                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.697997                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.697997                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFExReq_hits::.cpu1.data      1023151                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_hits::total      1023151                       # number of SoftPFExReq hits
system.cpu1.dcache.SoftPFExReq_misses::.cpu1.data        88317                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_misses::total        88317                       # number of SoftPFExReq misses
system.cpu1.dcache.SoftPFExReq_accesses::.cpu1.data      1111468                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_accesses::total      1111468                       # number of SoftPFExReq accesses(hits+misses)
system.cpu1.dcache.SoftPFExReq_miss_rate::.cpu1.data     0.079460                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.SoftPFExReq_miss_rate::total     0.079460                       # miss rate for SoftPFExReq accesses
system.cpu1.dcache.WriteLineReq_hits::.cpu1.data        73922                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_hits::total        73922                       # number of WriteLineReq hits
system.cpu1.dcache.WriteLineReq_misses::.cpu1.data       434857                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_misses::total       434857                       # number of WriteLineReq misses
system.cpu1.dcache.WriteLineReq_accesses::.cpu1.data       508779                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_accesses::total       508779                       # number of WriteLineReq accesses(hits+misses)
system.cpu1.dcache.WriteLineReq_miss_rate::.cpu1.data     0.854707                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.WriteLineReq_miss_rate::total     0.854707                       # miss rate for WriteLineReq accesses
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1379970                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1379970                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        12861                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        12861                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1392831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1392831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.009234                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.009234                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1386106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1386106                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1243                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1243                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1387349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1387349                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          592.686847                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          108214512                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3047771                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            35.506116                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     728177695220                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data   592.686847                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.578796                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.578796                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          756                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.738281                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        219566339                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       219566339                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             6478635                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2208468                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.dtb.walker        555865                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.itb.walker       1719874                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             5478281                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1796567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.dtb.walker        477486                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.itb.walker       1592326                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst             5722440                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1620452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.dtb.walker        587567                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.itb.walker       1747081                       # number of demand (read+write) hits
system.l2.demand_hits::total                 29985042                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            6478635                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2208468                       # number of overall hits
system.l2.overall_hits::.cpu0.dtb.walker       555865                       # number of overall hits
system.l2.overall_hits::.cpu0.itb.walker      1719874                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            5478281                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1796567                       # number of overall hits
system.l2.overall_hits::.cpu1.dtb.walker       477486                       # number of overall hits
system.l2.overall_hits::.cpu1.itb.walker      1592326                       # number of overall hits
system.l2.overall_hits::.cpu2.inst            5722440                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1620452                       # number of overall hits
system.l2.overall_hits::.cpu2.dtb.walker       587567                       # number of overall hits
system.l2.overall_hits::.cpu2.itb.walker      1747081                       # number of overall hits
system.l2.overall_hits::total                29985042                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            211804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           9633989                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.dtb.walker         4816                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.itb.walker         3620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst            225679                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            714329                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.dtb.walker         5849                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.itb.walker         5774                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst            201119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            552091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.dtb.walker         3929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.itb.walker         3578                       # number of demand (read+write) misses
system.l2.demand_misses::total               11566577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           211804                       # number of overall misses
system.l2.overall_misses::.cpu0.data          9633989                       # number of overall misses
system.l2.overall_misses::.cpu0.dtb.walker         4816                       # number of overall misses
system.l2.overall_misses::.cpu0.itb.walker         3620                       # number of overall misses
system.l2.overall_misses::.cpu1.inst           225679                       # number of overall misses
system.l2.overall_misses::.cpu1.data           714329                       # number of overall misses
system.l2.overall_misses::.cpu1.dtb.walker         5849                       # number of overall misses
system.l2.overall_misses::.cpu1.itb.walker         5774                       # number of overall misses
system.l2.overall_misses::.cpu2.inst           201119                       # number of overall misses
system.l2.overall_misses::.cpu2.data           552091                       # number of overall misses
system.l2.overall_misses::.cpu2.dtb.walker         3929                       # number of overall misses
system.l2.overall_misses::.cpu2.itb.walker         3578                       # number of overall misses
system.l2.overall_misses::total              11566577                       # number of overall misses
system.l2.demand_accesses::.cpu0.inst         6690439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11842457                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.dtb.walker       560681                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.itb.walker      1723494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         5703960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2510896                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.dtb.walker       483335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.itb.walker      1598100                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst         5923559                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         2172543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.dtb.walker       591496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.itb.walker      1750659                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             41551619                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        6690439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11842457                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.dtb.walker       560681                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.itb.walker      1723494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        5703960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2510896                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.dtb.walker       483335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.itb.walker      1598100                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst        5923559                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        2172543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.dtb.walker       591496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.itb.walker      1750659                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            41551619                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.031658                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.813513                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.dtb.walker     0.008590                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.itb.walker     0.002100                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.039565                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.284492                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.dtb.walker     0.012101                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.itb.walker     0.003613                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.033952                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.254122                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.dtb.walker     0.006642                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.itb.walker     0.002044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.278366                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.031658                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.813513                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.dtb.walker     0.008590                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.itb.walker     0.002100                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.039565                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.284492                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.dtb.walker     0.012101                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.itb.walker     0.003613                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.033952                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.254122                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.dtb.walker     0.006642                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.itb.walker     0.002044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.278366                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            11926280                       # number of writebacks
system.l2.writebacks::total                  11926280                       # number of writebacks
system.l2.replacements                       13657526                       # number of replacements
system.l2.ReadReq_hits::.cpu0.dtb.walker       555865                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu0.itb.walker      1719874                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.dtb.walker       477486                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu1.itb.walker      1592326                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.dtb.walker       587567                       # number of ReadReq hits
system.l2.ReadReq_hits::.cpu2.itb.walker      1747081                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 6680199                       # number of ReadReq hits
system.l2.ReadReq_misses::.cpu0.dtb.walker         4816                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu0.itb.walker         3620                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.dtb.walker         5849                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu1.itb.walker         5774                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.dtb.walker         3929                       # number of ReadReq misses
system.l2.ReadReq_misses::.cpu2.itb.walker         3578                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 27566                       # number of ReadReq misses
system.l2.ReadReq_accesses::.cpu0.dtb.walker       560681                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu0.itb.walker      1723494                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.dtb.walker       483335                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu1.itb.walker      1598100                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.dtb.walker       591496                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::.cpu2.itb.walker      1750659                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             6707765                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.cpu0.dtb.walker     0.008590                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu0.itb.walker     0.002100                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.dtb.walker     0.012101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu1.itb.walker     0.003613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.dtb.walker     0.006642                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::.cpu2.itb.walker     0.002044                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004110                       # miss rate for ReadReq accesses
system.l2.WritebackDirty_hits::.writebacks     15156110                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         15156110                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     15156110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     15156110                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     13847053                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         13847053                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     13847053                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     13847053                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_hits::.writebacks         890749                       # number of WriteClean hits
system.l2.WriteClean_hits::total               890749                       # number of WriteClean hits
system.l2.WriteClean_accesses::.writebacks       890749                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total           890749                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data           57671                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           64021                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data           47667                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               169359                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         27510                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data         18663                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              79159                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu0.data        90657                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        91531                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data        66330                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           248518                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.363855                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.300554                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.281366                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.318524                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_hits::.cpu0.data           423                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           296                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           259                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                978                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          161                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              417                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          457                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          369                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1395                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.256591                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.352298                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.298103                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.298925                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_hits::.cpu0.data           437237                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           321025                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           292426                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1050688                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        8961793                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         291051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         215731                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             9468575                       # number of ReadExReq misses
system.l2.ReadExReq_accesses::.cpu0.data      9399030                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       612076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       508157                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10519263                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.953481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.475514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.424536                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.900118                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_hits::.cpu0.inst       6478635                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       5478281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst       5722440                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           17679356                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       211804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst       225679                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst       201119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           638602                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_accesses::.cpu0.inst      6690439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      5703960                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst      5923559                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       18317958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.031658                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.039565                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.033952                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034862                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_hits::.cpu0.data      1771231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1475542                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1328026                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4574799                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       672196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       423278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       336360                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1431834                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_accesses::.cpu0.data      2443427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1898820                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      1664386                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6006633                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.275104                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.222916                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.202093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.238375                       # miss rate for ReadSharedReq accesses
system.l2.InvalidateReq_hits::.cpu0.data       139958                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data       185089                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data       139632                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total            464679                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data      1810146                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data       247493                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data       201717                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total         2259356                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data      1950104                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data       432582                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data       341349                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total       2724035                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.928230                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.572130                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.590941                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.829415                       # miss rate for InvalidateReq accesses
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32685.123190                       # Cycle average of tags in use
system.l2.tags.total_refs                    75849587                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14239836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.326577                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  13858180                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    6606.501446                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst     2118.468566                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data    16920.746710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.dtb.walker    45.977653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.itb.walker    44.563634                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst     1107.590683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data     2576.616885                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.dtb.walker    19.435021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.itb.walker    20.440501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst     1036.463235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data     2154.439715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.dtb.walker    17.761146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.itb.walker    16.117996                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.201614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064651                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.516380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.dtb.walker     0.001403                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.itb.walker     0.001360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.033801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.078632                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.dtb.walker     0.000593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.itb.walker     0.000624                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.031630                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.065748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.dtb.walker     0.000542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.itb.walker     0.000492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997471                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           341                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1868                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        18730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11152                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.010406                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.981903                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 638735100                       # Number of tag accesses
system.l2.tags.data_accesses                638735100                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      13818992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     613079008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.dtb.walker       308224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.itb.walker       231680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst      14443860                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      43831248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.dtb.walker       374336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.itb.walker       369536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst      12872060                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      34100768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.dtb.walker       251456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.itb.walker       228992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          733910160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     13818992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst     14443860                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst     12872060                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41134912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    780510720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu0.data        50876                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu1.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu2.data           12                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       780561620                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         277688                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9584739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.dtb.walker         4816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.itb.walker         3620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst         225780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         684872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.dtb.walker         5849                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.itb.walker         5774                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst         201230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         532835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.dtb.walker         3929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.itb.walker         3578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11534710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12195480                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu0.data          6360                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu1.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu2.data             2                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12201844                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7256930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        321953419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.dtb.walker       161861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.itb.walker       121665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7585075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         23017621                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.dtb.walker       196579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.itb.walker       194059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          6759657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         17907739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.dtb.walker       132050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.itb.walker       120253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             385406909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7256930                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7585075                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      6759657                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         21601662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      409878811                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu0.data           26717                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu1.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu2.data               6                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            409905541                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      409878811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7256930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       321980136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.dtb.walker       161861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.itb.walker       121665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7585075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        23017627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.dtb.walker       196579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.itb.walker       194059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         6759657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        17907745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.dtb.walker       132050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.itb.walker       120253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            795312450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.priorityMinLatency      0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                   0                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     731231057280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       731231057280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1904247544700                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     731231057280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       731231057280                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        384.000000                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 1904247544700                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                37546                       # Transaction distribution
system.iobus.trans_dist::ReadResp               37546                       # Transaction distribution
system.iobus.trans_dist::WriteReq              295030                       # Transaction distribution
system.iobus.trans_dist::WriteResp             295030                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio          146                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio        56992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio          302                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.energy_ctrl.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio0.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.vio1.pio            6                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pci_ide.pio        80844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       138298                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::system.iocache.cpu_side       526854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pci_ide.dma::total       526854                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  665152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio          292                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio        57012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio          411                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.energy_ctrl.pio            4                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio0.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.vio1.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pci_ide.pio        47259                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       105002                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::system.iocache.cpu_side     16722072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pci_ide.dma::total     16722072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 16827074                       # Cumulative packet size per connected master and slave (bytes)
system.cpu_clk_domain.clock                      1580                       # Clock period in ticks
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 1904247544700                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
