{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698094638526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698094638526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 23 14:57:18 2023 " "Processing started: Mon Oct 23 14:57:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698094638526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094638526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094638526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698094638649 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698094638650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ArchALU " "Found design unit 1: ALU-ArchALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644417 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LeftShifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file LeftShifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LeftShifter-ArchLeftShifter " "Found design unit 1: LeftShifter-ArchLeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""} { "Info" "ISGN_ENTITY_NAME" "1 LeftShifter " "Found entity 1: LeftShifter" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ArithmeticShiftRight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ArithmeticShiftRight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ArithmeticShiftRight-ArchArithmeticShiftRight " "Found design unit 1: ArithmeticShiftRight-ArchArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""} { "Info" "ISGN_ENTITY_NAME" "1 ArithmeticShiftRight " "Found entity 1: ArithmeticShiftRight" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Complement2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Complement2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Complement2-ArchComplement2 " "Found design unit 1: Complement2-ArchComplement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""} { "Info" "ISGN_ENTITY_NAME" "1 Complement2 " "Found entity 1: Complement2" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BinaryToBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BinaryToBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryToBCD-Behavioral " "Found design unit 1: BinaryToBCD-Behavioral" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display-ArchShifterDisplay " "Found design unit 1: Display-ArchShifterDisplay" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""} { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecoderBCD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecoderBCD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderBCD-ArchDecoder " "Found design unit 1: DecoderBCD-ArchDecoder" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderBCD " "Found entity 1: DecoderBCD" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder3-ArchFullAdder " "Found design unit 1: FullAdder3-ArchFullAdder" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644420 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder3 " "Found entity 1: FullAdder3" {  } { { "FullAdder3.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/FullAdder3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644420 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698094644447 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "B ALU.vhd(15) " "VHDL Signal Declaration warning at ALU.vhd(15): used explicit default value for signal \"B\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 15 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "cons ALU.vhd(22) " "VHDL Signal Declaration warning at ALU.vhd(22): used explicit default value for signal \"cons\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leftShifterOutput ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"leftShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "asrShifterOutput ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"asrShifterOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(98) " "VHDL Process Statement warning at ALU.vhd(98): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complementOutput ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"complementOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(99) " "VHDL Process Statement warning at ALU.vhd(99): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(100) " "VHDL Process Statement warning at ALU.vhd(100): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput2 ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"digitsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput2 ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"segmentsOutput2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(104) " "VHDL Process Statement warning at ALU.vhd(104): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(105) " "VHDL Process Statement warning at ALU.vhd(105): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(106) " "VHDL Process Statement warning at ALU.vhd(106): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cons ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"cons\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSumABLSB ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"partialSumABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644448 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(115) " "VHDL Process Statement warning at ALU.vhd(115): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(116) " "VHDL Process Statement warning at ALU.vhd(116): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(121) " "VHDL Process Statement warning at ALU.vhd(121): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(121) " "VHDL Process Statement warning at ALU.vhd(121): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B ALU.vhd(122) " "VHDL Process Statement warning at ALU.vhd(122): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "partialSubABLSB ALU.vhd(123) " "VHDL Process Statement warning at ALU.vhd(123): signal \"partialSubABLSB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitsOutput ALU.vhd(124) " "VHDL Process Statement warning at ALU.vhd(124): signal \"digitsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentsOutput ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"segmentsOutput\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displayMessage2 ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"displayMessage2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "auxAdderCarryOut ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"auxAdderCarryOut\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "arithResult ALU.vhd(89) " "VHDL Process Statement warning at ALU.vhd(89): inferring latch(es) for signal or variable \"arithResult\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[0\] ALU.vhd(89) " "Inferred latch for \"arithResult\[0\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[1\] ALU.vhd(89) " "Inferred latch for \"arithResult\[1\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[2\] ALU.vhd(89) " "Inferred latch for \"arithResult\[2\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[3\] ALU.vhd(89) " "Inferred latch for \"arithResult\[3\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[4\] ALU.vhd(89) " "Inferred latch for \"arithResult\[4\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[5\] ALU.vhd(89) " "Inferred latch for \"arithResult\[5\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[6\] ALU.vhd(89) " "Inferred latch for \"arithResult\[6\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[7\] ALU.vhd(89) " "Inferred latch for \"arithResult\[7\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[8\] ALU.vhd(89) " "Inferred latch for \"arithResult\[8\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "arithResult\[9\] ALU.vhd(89) " "Inferred latch for \"arithResult\[9\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[0\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[0\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[1\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[1\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[2\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[2\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[3\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[3\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[4\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[4\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[5\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[5\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[6\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[6\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[7\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[7\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[8\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[8\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[9\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[9\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[10\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[10\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[11\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[11\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[12\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[12\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[13\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[13\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[14\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[14\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[15\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[15\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[16\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[16\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[17\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[17\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[18\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[18\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[19\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[19\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[20\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[20\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[21\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[21\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[22\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[22\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[23\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[23\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[24\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[24\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[25\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[25\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[26\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[26\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displayMessage2\[27\] ALU.vhd(89) " "Inferred latch for \"displayMessage2\[27\]\" at ALU.vhd(89)" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644449 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LeftShifter LeftShifter:LfShift " "Elaborating entity \"LeftShifter\" for hierarchy \"LeftShifter:LfShift\"" {  } { { "ALU.vhd" "LfShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644450 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A LeftShifter.vhd(19) " "VHDL Process Statement warning at LeftShifter.vhd(19): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644450 "|ALU|LeftShifter:LfShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ArithmeticShiftRight ArithmeticShiftRight:ASRShift " "Elaborating entity \"ArithmeticShiftRight\" for hierarchy \"ArithmeticShiftRight:ASRShift\"" {  } { { "ALU.vhd" "ASRShift" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A ArithmeticShiftRight.vhd(20) " "VHDL Process Statement warning at ArithmeticShiftRight.vhd(20): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644451 "|ALU|ArithmeticShiftRight:ASRShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Complement2 Complement2:Comp2 " "Elaborating entity \"Complement2\" for hierarchy \"Complement2:Comp2\"" {  } { { "ALU.vhd" "Comp2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644451 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A Complement2.vhd(17) " "VHDL Process Statement warning at Complement2.vhd(17): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644452 "|ALU|Complement2:Comp2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "output Complement2.vhd(30) " "VHDL Process Statement warning at Complement2.vhd(30): signal \"output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644452 "|ALU|Complement2:Comp2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder3 FullAdder3:\\adder:0:FullAdder " "Elaborating entity \"FullAdder3\" for hierarchy \"FullAdder3:\\adder:0:FullAdder\"" {  } { { "ALU.vhd" "\\adder:0:FullAdder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinaryToBCD BinaryToBCD:BCD " "Elaborating entity \"BinaryToBCD\" for hierarchy \"BinaryToBCD:BCD\"" {  } { { "ALU.vhd" "BCD" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecoderBCD DecoderBCD:Decoder " "Elaborating entity \"DecoderBCD\" for hierarchy \"DecoderBCD:Decoder\"" {  } { { "ALU.vhd" "Decoder" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter DecoderBCD.vhd(11) " "Verilog HDL or VHDL warning at DecoderBCD.vhd(11): object \"counter\" assigned a value but never read" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698094644454 "|ALU|DecoderBCD:Decoder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "decodedMessage DecoderBCD.vhd(39) " "VHDL Process Statement warning at DecoderBCD.vhd(39): signal \"decodedMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DecoderBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/DecoderBCD.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644454 "|ALU|DecoderBCD:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:PrintArithResult " "Elaborating entity \"Display\" for hierarchy \"Display:PrintArithResult\"" {  } { { "ALU.vhd" "PrintArithResult" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644455 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aux Display.vhd(32) " "Verilog HDL or VHDL warning at Display.vhd(32): object \"aux\" assigned a value but never read" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inputMessage Display.vhd(35) " "VHDL Process Statement warning at Display.vhd(35): signal \"inputMessage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "message Display.vhd(26) " "VHDL Process Statement warning at Display.vhd(26): inferring latch(es) for signal or variable \"message\", which holds its previous value in one or more paths through the process" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[0\] Display.vhd(26) " "Inferred latch for \"message\[0\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[1\] Display.vhd(26) " "Inferred latch for \"message\[1\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[2\] Display.vhd(26) " "Inferred latch for \"message\[2\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[3\] Display.vhd(26) " "Inferred latch for \"message\[3\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[4\] Display.vhd(26) " "Inferred latch for \"message\[4\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[5\] Display.vhd(26) " "Inferred latch for \"message\[5\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[6\] Display.vhd(26) " "Inferred latch for \"message\[6\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[7\] Display.vhd(26) " "Inferred latch for \"message\[7\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[8\] Display.vhd(26) " "Inferred latch for \"message\[8\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[9\] Display.vhd(26) " "Inferred latch for \"message\[9\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[10\] Display.vhd(26) " "Inferred latch for \"message\[10\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[11\] Display.vhd(26) " "Inferred latch for \"message\[11\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[12\] Display.vhd(26) " "Inferred latch for \"message\[12\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[13\] Display.vhd(26) " "Inferred latch for \"message\[13\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[14\] Display.vhd(26) " "Inferred latch for \"message\[14\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[15\] Display.vhd(26) " "Inferred latch for \"message\[15\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[16\] Display.vhd(26) " "Inferred latch for \"message\[16\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[17\] Display.vhd(26) " "Inferred latch for \"message\[17\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[18\] Display.vhd(26) " "Inferred latch for \"message\[18\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[19\] Display.vhd(26) " "Inferred latch for \"message\[19\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[20\] Display.vhd(26) " "Inferred latch for \"message\[20\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[21\] Display.vhd(26) " "Inferred latch for \"message\[21\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[22\] Display.vhd(26) " "Inferred latch for \"message\[22\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[23\] Display.vhd(26) " "Inferred latch for \"message\[23\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[24\] Display.vhd(26) " "Inferred latch for \"message\[24\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[25\] Display.vhd(26) " "Inferred latch for \"message\[25\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[26\] Display.vhd(26) " "Inferred latch for \"message\[26\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message\[27\] Display.vhd(26) " "Inferred latch for \"message\[27\]\" at Display.vhd(26)" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644457 "|ALU|Display:PrintArithResult"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div1\"" {  } { { "BinaryToBCD.vhd" "Div1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod0\"" {  } { { "BinaryToBCD.vhd" "Mod0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod2\"" {  } { { "BinaryToBCD.vhd" "Mod2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div0\"" {  } { { "BinaryToBCD.vhd" "Div0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Div2\"" {  } { { "BinaryToBCD.vhd" "Div2" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinaryToBCD:BCD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinaryToBCD:BCD\|Mod1\"" {  } { { "BinaryToBCD.vhd" "Mod1" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094644849 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698094644849 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div1\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div1 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644866 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094644866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Mod0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644945 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094644945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ccm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ccm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ccm " "Found entity 1: lpm_divide_ccm" {  } { { "db/lpm_divide_ccm.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_ccm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m9f " "Found entity 1: alt_u_div_m9f" {  } { { "db/alt_u_div_m9f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094644973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094644973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div0\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094644981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094644981 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094644981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9km.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9km.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9km " "Found entity 1: lpm_divide_9km" {  } { { "db/lpm_divide_9km.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_9km.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094645005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094645005 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"BinaryToBCD:BCD\|lpm_divide:Div2\"" {  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094645009 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinaryToBCD:BCD\|lpm_divide:Div2 " "Instantiated megafunction \"BinaryToBCD:BCD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645009 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645009 ""}  } { { "BinaryToBCD.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/BinaryToBCD.vhd" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698094645009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sim " "Found entity 1: lpm_divide_sim" {  } { { "db/lpm_divide_sim.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/lpm_divide_sim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094645031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094645031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094645033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094645033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s6f " "Found entity 1: alt_u_div_s6f" {  } { { "db/alt_u_div_s6f.tdf" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_s6f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698094645037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094645037 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[24\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[24\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[25\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[25\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[26\] Display:PrintArithResult\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[26\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintArithResult\|message\[23\] Display:PrintArithResult\|message\[22\] " "Duplicate LATCH primitive \"Display:PrintArithResult\|message\[23\]\" merged with LATCH primitive \"Display:PrintArithResult\|message\[22\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[19\] displayMessage2\[14\] " "Duplicate LATCH primitive \"displayMessage2\[19\]\" merged with LATCH primitive \"displayMessage2\[14\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[26\] displayMessage2\[14\] " "Duplicate LATCH primitive \"displayMessage2\[26\]\" merged with LATCH primitive \"displayMessage2\[14\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[1\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[1\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[4\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[4\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[6\] displayMessage2\[0\] " "Duplicate LATCH primitive \"displayMessage2\[6\]\" merged with LATCH primitive \"displayMessage2\[0\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[22\] displayMessage2\[21\] " "Duplicate LATCH primitive \"displayMessage2\[22\]\" merged with LATCH primitive \"displayMessage2\[21\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[3\] displayMessage2\[7\] " "Duplicate LATCH primitive \"displayMessage2\[3\]\" merged with LATCH primitive \"displayMessage2\[7\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[9\] displayMessage2\[8\] " "Duplicate LATCH primitive \"displayMessage2\[9\]\" merged with LATCH primitive \"displayMessage2\[8\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[5\] displayMessage2\[2\] " "Duplicate LATCH primitive \"displayMessage2\[5\]\" merged with LATCH primitive \"displayMessage2\[2\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[27\] displayMessage2\[23\] " "Duplicate LATCH primitive \"displayMessage2\[27\]\" merged with LATCH primitive \"displayMessage2\[23\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "displayMessage2\[20\] displayMessage2\[17\] " "Duplicate LATCH primitive \"displayMessage2\[20\]\" merged with LATCH primitive \"displayMessage2\[17\]\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[19\] Display:PrintMessage\|message\[14\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[19\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[14\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[26\] Display:PrintMessage\|message\[14\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[26\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[14\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[1\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[1\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[4\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[4\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[6\] Display:PrintMessage\|message\[0\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[6\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[0\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[22\] Display:PrintMessage\|message\[21\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[22\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[21\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[3\] Display:PrintMessage\|message\[7\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[3\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[7\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[9\] Display:PrintMessage\|message\[8\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[9\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[8\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[5\] Display:PrintMessage\|message\[2\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[5\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[2\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[27\] Display:PrintMessage\|message\[23\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[27\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[23\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Display:PrintMessage\|message\[20\] Display:PrintMessage\|message\[17\] " "Duplicate LATCH primitive \"Display:PrintMessage\|message\[20\]\" merged with LATCH primitive \"Display:PrintMessage\|message\[17\]\"" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 26 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1698094645198 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1698094645198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[14\] " "Latch displayMessage2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645198 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645198 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[0\] " "Latch displayMessage2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[21\] " "Latch displayMessage2\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[7\] " "Latch displayMessage2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[15\] " "Latch displayMessage2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[8\] " "Latch displayMessage2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[16\] " "Latch displayMessage2\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[2\] " "Latch displayMessage2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[23\] " "Latch displayMessage2\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[17\] " "Latch displayMessage2\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[24\] " "Latch displayMessage2\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[10\] " "Latch displayMessage2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[18\] " "Latch displayMessage2\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[25\] " "Latch displayMessage2\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[11\] " "Latch displayMessage2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[1\] " "Ports D and ENA on the latch are fed by the same signal selector\[1\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[12\] " "Latch displayMessage2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "displayMessage2\[13\] " "Latch displayMessage2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA selector\[2\] " "Ports D and ENA on the latch are fed by the same signal selector\[2\]" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698094645199 ""}  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 89 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698094645199 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Display.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Display.vhd" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698094645201 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698094645201 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[0\] Complement2:Comp2\|output\[0\]~_emulated Complement2:Comp2\|output\[0\]~1 " "Register \"Complement2:Comp2\|output\[0\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[0\]~_emulated\" and latch \"Complement2:Comp2\|output\[0\]~1\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[1\] Complement2:Comp2\|output\[1\]~_emulated Complement2:Comp2\|output\[1\]~5 " "Register \"Complement2:Comp2\|output\[1\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[1\]~_emulated\" and latch \"Complement2:Comp2\|output\[1\]~5\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[2\] Complement2:Comp2\|output\[2\]~_emulated Complement2:Comp2\|output\[2\]~9 " "Register \"Complement2:Comp2\|output\[2\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[2\]~_emulated\" and latch \"Complement2:Comp2\|output\[2\]~9\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[3\] Complement2:Comp2\|output\[3\]~_emulated Complement2:Comp2\|output\[3\]~13 " "Register \"Complement2:Comp2\|output\[3\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[3\]~_emulated\" and latch \"Complement2:Comp2\|output\[3\]~13\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[4\] Complement2:Comp2\|output\[4\]~_emulated Complement2:Comp2\|output\[4\]~17 " "Register \"Complement2:Comp2\|output\[4\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[4\]~_emulated\" and latch \"Complement2:Comp2\|output\[4\]~17\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[5\] Complement2:Comp2\|output\[5\]~_emulated Complement2:Comp2\|output\[5\]~21 " "Register \"Complement2:Comp2\|output\[5\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[5\]~_emulated\" and latch \"Complement2:Comp2\|output\[5\]~21\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[6\] Complement2:Comp2\|output\[6\]~_emulated Complement2:Comp2\|output\[6\]~25 " "Register \"Complement2:Comp2\|output\[6\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[6\]~_emulated\" and latch \"Complement2:Comp2\|output\[6\]~25\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[7\] Complement2:Comp2\|output\[7\]~_emulated Complement2:Comp2\|output\[7\]~29 " "Register \"Complement2:Comp2\|output\[7\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[7\]~_emulated\" and latch \"Complement2:Comp2\|output\[7\]~29\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[8\] Complement2:Comp2\|output\[8\]~_emulated Complement2:Comp2\|output\[8\]~33 " "Register \"Complement2:Comp2\|output\[8\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[8\]~_emulated\" and latch \"Complement2:Comp2\|output\[8\]~33\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "Complement2:Comp2\|output\[9\] Complement2:Comp2\|output\[9\]~_emulated Complement2:Comp2\|output\[9\]~37 " "Register \"Complement2:Comp2\|output\[9\]\" is converted into an equivalent circuit using register \"Complement2:Comp2\|output\[9\]~_emulated\" and latch \"Complement2:Comp2\|output\[9\]~37\"" {  } { { "Complement2.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/Complement2.vhd" 16 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|Complement2:Comp2|output[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[0\] ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[0\] LeftShifter:LfShift\|shifterOutput\[0\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1 " "Register \"LeftShifter:LfShift\|shifterOutput\[0\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[0\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[0\]~1\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[1\] ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[1\] LeftShifter:LfShift\|shifterOutput\[1\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5 " "Register \"LeftShifter:LfShift\|shifterOutput\[1\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[1\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[1\]~5\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[2\] ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[2\] LeftShifter:LfShift\|shifterOutput\[2\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9 " "Register \"LeftShifter:LfShift\|shifterOutput\[2\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[2\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[2\]~9\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[3\] ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[3\] LeftShifter:LfShift\|shifterOutput\[3\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13 " "Register \"LeftShifter:LfShift\|shifterOutput\[3\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[3\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[3\]~13\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[4\] ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[4\] LeftShifter:LfShift\|shifterOutput\[4\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17 " "Register \"LeftShifter:LfShift\|shifterOutput\[4\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[4\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[4\]~17\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[5\] ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[5\] LeftShifter:LfShift\|shifterOutput\[5\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21 " "Register \"LeftShifter:LfShift\|shifterOutput\[5\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[5\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[5\]~21\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[6\] ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[6\] LeftShifter:LfShift\|shifterOutput\[6\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25 " "Register \"LeftShifter:LfShift\|shifterOutput\[6\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[6\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[6\]~25\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[7\] ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[7\] LeftShifter:LfShift\|shifterOutput\[7\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29 " "Register \"LeftShifter:LfShift\|shifterOutput\[7\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[7\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[7\]~29\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[8\] ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[8\] LeftShifter:LfShift\|shifterOutput\[8\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33 " "Register \"LeftShifter:LfShift\|shifterOutput\[8\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[8\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[8\]~33\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ArithmeticShiftRight:ASRShift\|shifterOutput\[9\] ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "ArithmeticShiftRight.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ArithmeticShiftRight.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|ArithmeticShiftRight:ASRShift|shifterOutput[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LeftShifter:LfShift\|shifterOutput\[9\] LeftShifter:LfShift\|shifterOutput\[9\]~_emulated ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37 " "Register \"LeftShifter:LfShift\|shifterOutput\[9\]\" is converted into an equivalent circuit using register \"LeftShifter:LfShift\|shifterOutput\[9\]~_emulated\" and latch \"ArithmeticShiftRight:ASRShift\|shifterOutput\[9\]~37\"" {  } { { "LeftShifter.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/LeftShifter.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1698094645202 "|ALU|LeftShifter:LfShift|shifterOutput[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1698094645202 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698094645430 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod0\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|op_8~0\"" {  } {  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094645999 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_9_result_int\[0\]~0" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094645999 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_6_result_int\[0\]~14" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094645999 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_7_result_int\[0\]~16" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094645999 ""} { "Info" "ISCL_SCL_CELL_NAME" "BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"BinaryToBCD:BCD\|lpm_divide:Mod1\|lpm_divide_ccm:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_m9f:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_m9f.tdf" "add_sub_8_result_int\[0\]~18" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/db/alt_u_div_m9f.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094645999 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1698094645999 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698094646093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698094646093 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inputSelector " "No output dependent on input pin \"inputSelector\"" {  } { { "ALU.vhd" "" { Text "/mnt/External/Codigos/VHDL/VHDL/Projects/Practica1Arquitectura/ALU.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698094646157 "|ALU|inputSelector"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698094646157 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1157 " "Implemented 1157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698094646157 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698094646157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1119 " "Implemented 1119 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698094646157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698094646157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 126 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 126 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "438 " "Peak virtual memory: 438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698094646167 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 23 14:57:26 2023 " "Processing ended: Mon Oct 23 14:57:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698094646167 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698094646167 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698094646167 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698094646167 ""}
