Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 7AABE1CB8C0
	for <lists+amd-gfx@lfdr.de>; Fri,  8 May 2020 22:03:44 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id 1B6706EB60;
	Fri,  8 May 2020 20:03:42 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-wm1-x342.google.com (mail-wm1-x342.google.com
 [IPv6:2a00:1450:4864:20::342])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 9A8296EB5F
 for <amd-gfx@lists.freedesktop.org>; Fri,  8 May 2020 20:03:40 +0000 (UTC)
Received: by mail-wm1-x342.google.com with SMTP id k12so11430741wmj.3
 for <amd-gfx@lists.freedesktop.org>; Fri, 08 May 2020 13:03:40 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=crfovagTt36UGk6jIn5cv1+knJS7l0OO+DFWRgEgBHE=;
 b=ejd4ZsDPC7ifUEvcMnVY3ersZ76Lllz47cU8ZkTAedP+CZY8KvWXy8ev3J432iXWll
 FBToew3ja9uvxEPADmsSfMCcfPG8jYyC5nczgYMZUxN5/fgF3yTTBN7k6l1oJOgLttnq
 PEcJvaGm40i+UpOv2MeWaRln3zId37wQsYAx6KRjAyP/uH2iVGW4O4RFdt3hg3mAcWWq
 IvLvq1oVRxq/WfrW1gWwBbBHpgw6BmiB5Z84jSVNb6m66yTv8cJuBrmeVx8V0//5wtsi
 CBgbPWW9h0DJ3yWkDzUfOqQcGuqOo6hJV3YCoP6aV1GSyG0/KzAUeG+X1CxMf9IRvMc6
 m5jw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20161025;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=crfovagTt36UGk6jIn5cv1+knJS7l0OO+DFWRgEgBHE=;
 b=GEAjS14cdn8zlg+P/7tzkd6yyO1tY7piFlp/1E7sgrFdh2hX7OnVeJVvOftBbuHtV4
 8XfCj3wLMMQgnTB1553923KL6M6w3KN+azGFDt2ZwSMH1oH8rkIP0Crktulv+WRCw2ZT
 xwzXzpjnzPdkzLkwee/YF35FzEAXHGcwB1XuTf4Fy0nUpj31xdvLU1ImVNic67dTVIWH
 y7tUieoCnDTBUh+xYL6T1iWPy+tmTYai9l7gk3lgFkIHmFAyUGwpSZyF9baAvG7nhDtq
 ragDxA5ERi6tdIwxOPKPdic416/lxPoqH5PgDeEON4k006+9my+Vl63TQKZWutRJNpS3
 KRcw==
X-Gm-Message-State: AGi0PuboTod+A6ObCuKVAAHQ+7HmXL/CD6c+y/sNTuI8Iu0m30uMGRxK
 alcYiwKEfCSi/GJyYlonoSG1bel7bV3SOeJCqUI=
X-Google-Smtp-Source: APiQypI2TWkXRZ+pnwD57Q7PByQ1kxyB+MFaneKOaM6wp5FYzQxdHNdDzbHjcD8MwX0qS86KVoqT5GUN3R12E03rJDM=
X-Received: by 2002:a1c:3c08:: with SMTP id j8mr17583257wma.30.1588968219194; 
 Fri, 08 May 2020 13:03:39 -0700 (PDT)
MIME-Version: 1.0
References: <20200506194754.10780-1-nicholas.kazlauskas@amd.com>
 <33b0a4ad-496a-51f7-dbd4-ace5e807b3e9@amd.com>
 <CAEsyxyg0Vt=t=Ukt9H_6DQV_ikwqVKkkC3LtGQB3RPg8p=QUeg@mail.gmail.com>
 <3afc03fb-220f-ae9a-3849-ff429eac5607@amd.com>
In-Reply-To: <3afc03fb-220f-ae9a-3849-ff429eac5607@amd.com>
From: Mario Kleiner <mario.kleiner.de@gmail.com>
Date: Fri, 8 May 2020 22:03:27 +0200
Message-ID: <CAEsyxyjzUXx_EvrfWVrY0LRQWF4sV5+n+74LOiAOjTqDLG+UkQ@mail.gmail.com>
Subject: Re: [PATCH] drm/amd/display: Fix vblank and pageflip event handling
 for FreeSync
To: "Kazlauskas, Nicholas" <nicholas.kazlauskas@amd.com>
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Leo Li <sunpeng.li@amd.com>, amd-gfx list <amd-gfx@lists.freedesktop.org>
Content-Type: multipart/mixed; boundary="===============0353744972=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============0353744972==
Content-Type: multipart/alternative; boundary="00000000000043c42b05a5287ea9"

--00000000000043c42b05a5287ea9
Content-Type: text/plain; charset="UTF-8"

On Thu, May 7, 2020 at 7:35 PM Kazlauskas, Nicholas <
nicholas.kazlauskas@amd.com> wrote:

> It applies on top of Alex's amd-staging-drm-next-branch.
>
> It is essentially just a revert to the old behavior with
> acrtc_state->active_planes == 0 special case you added on top and some
> small refactoring.
>
> The only remaining bits that are kind of questionable is the
> VUPDATE_NO_LOCK vs VUPDATE bit again along with some of the locking around
> where we check if FreeSync is active or not.
>
> I also don't think that VSTARTUP is the correct place to be performing the
> update for the registers since the offset between VSTARTUP and VUPDATE can
> be small enough such that the programming won't finish in time for some
> timings. We should be doing it on line 0 instead.
>
> All these issues existed before this patch series at least though.
>
> Regards,
> Nicholas Kazlauskas
>
>
Ok, thanks. Tested it on a Samsung monitor with 48 Hz - 144 Hz range on a
Raven Ridge gpu. It worked with and without your patch, both with my tests,
and with the that VRRTester application from GitHub, so i guess the problem
is highly dependent on small timing differences in game execution, vblank
durations, etc.

So fwif here's my

Reviewed-and-Tested-by: Mario Kleiner <mario.kleiner.de@gmail.com>

-mario

On 2020-05-07 12:58 p.m., Mario Kleiner wrote:
>
> Looking over it now, will do some testing. Alex amdgpu-drm-next branch
> would be the best to test this?
>
> It looks like a revert of the whole vstartup series, except for that one
> if(acrtc_state->active_planes == 0)  special case, so i expect it should be
> fine?
>
> thanks,
> -mario
>
>
> On Thu, May 7, 2020 at 5:56 PM Leo Li <sunpeng.li@amd.com> wrote:
>
>>
>>
>> On 2020-05-06 3:47 p.m., Nicholas Kazlauskas wrote:
>> > [Why]
>> > We're the drm vblank event a frame too early in the case where the
>>         ^sending
>>
>> Thanks for catching this!
>>
>> Reviewed-by: Leo Li <sunpeng.li@amd.com>
>>
>> > pageflip happens close to VUPDATE and ends up blocking the signal.
>> >
>> > The implementation in DM was previously correct *before* we started
>> > sending vblank events from VSTARTUP unconditionally to handle cases
>> > where HUBP was off, OTG was ON and userspace was still requesting some
>> > DRM planes enabled. As part of that patch series we dropped VUPDATE
>> > since it was deemed close enough to VSTARTUP, but there's a key
>> > difference betweeen VSTARTUP and VUPDATE - the VUPDATE signal can be
>> > blocked if we're holding the pipe lock >
>> > There was a fix recently to revert the unconditional behavior for the
>> > DCN VSTARTUP vblank event since it was sending the pageflip event on
>> > the wrong frame - once again, due to blocking VUPDATE and having the
>> > address start scanning out two frames later.
>> >
>> > The problem with this fix is it didn't update the logic that calls
>> > drm_crtc_handle_vblank(), so the timestamps are totally bogus now.
>> >
>> > [How]
>> > Essentially reverts most of the original VSTARTUP series but retains
>> > the behavior to send back events when active planes == 0.
>> >
>> > Some refactoring/cleanup was done to not have duplicated code in both
>> > the handlers.
>> >
>> > Fixes: 16f17eda8bad ("drm/amd/display: Send vblank and user events at
>> vsartup for DCN")
>> > Fixes: 3a2ce8d66a4b ("drm/amd/display: Disable VUpdate interrupt for
>> DCN hardware")
>> > Fixes: 2b5aed9ac3f7 ("drm/amd/display: Fix pageflip event race
>> condition for DCN.")
>> >
>> > Cc: Leo Li <sunpeng.li@amd.com>
>> > Cc: Mario Kleiner <mario.kleiner.de@gmail.com>
>> > Signed-off-by: Nicholas Kazlauskas <nicholas.kazlauskas@amd.com>
>> > ---
>> >   .../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | 137 +++++++-----------
>> >   1 file changed, 55 insertions(+), 82 deletions(-)
>> >
>> > diff --git a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> > index 59f1d4a94f12..30ce28f7c444 100644
>> > --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> > +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
>> > @@ -441,7 +441,7 @@ static void dm_vupdate_high_irq(void
>> *interrupt_params)
>> >
>> >   /**
>> >    * dm_crtc_high_irq() - Handles CRTC interrupt
>> > - * @interrupt_params: ignored
>> > + * @interrupt_params: used for determining the CRTC instance
>> >    *
>> >    * Handles the CRTC/VSYNC interrupt by notfying DRM's VBLANK
>> >    * event handler.
>> > @@ -455,70 +455,6 @@ static void dm_crtc_high_irq(void
>> *interrupt_params)
>> >       unsigned long flags;
>> >
>> >       acrtc = get_crtc_by_otg_inst(adev, irq_params->irq_src -
>> IRQ_TYPE_VBLANK);
>> > -
>> > -     if (acrtc) {
>> > -             acrtc_state = to_dm_crtc_state(acrtc->base.state);
>> > -
>> > -             DRM_DEBUG_VBL("crtc:%d, vupdate-vrr:%d\n",
>> > -                           acrtc->crtc_id,
>> > -                           amdgpu_dm_vrr_active(acrtc_state));
>> > -
>> > -             /* Core vblank handling at start of front-porch is only
>> possible
>> > -              * in non-vrr mode, as only there vblank timestamping
>> will give
>> > -              * valid results while done in front-porch. Otherwise
>> defer it
>> > -              * to dm_vupdate_high_irq after end of front-porch.
>> > -              */
>> > -             if (!amdgpu_dm_vrr_active(acrtc_state))
>> > -                     drm_crtc_handle_vblank(&acrtc->base);
>> > -
>> > -             /* Following stuff must happen at start of vblank, for crc
>> > -              * computation and below-the-range btr support in vrr
>> mode.
>> > -              */
>> > -             amdgpu_dm_crtc_handle_crc_irq(&acrtc->base);
>> > -
>> > -             if (acrtc_state->stream && adev->family >=
>> AMDGPU_FAMILY_AI &&
>> > -                 acrtc_state->vrr_params.supported &&
>> > -                 acrtc_state->freesync_config.state ==
>> VRR_STATE_ACTIVE_VARIABLE) {
>> > -                     spin_lock_irqsave(&adev->ddev->event_lock, flags);
>> > -                     mod_freesync_handle_v_update(
>> > -                             adev->dm.freesync_module,
>> > -                             acrtc_state->stream,
>> > -                             &acrtc_state->vrr_params);
>> > -
>> > -                     dc_stream_adjust_vmin_vmax(
>> > -                             adev->dm.dc,
>> > -                             acrtc_state->stream,
>> > -                             &acrtc_state->vrr_params.adjust);
>> > -                     spin_unlock_irqrestore(&adev->ddev->event_lock,
>> flags);
>> > -             }
>> > -     }
>> > -}
>> > -
>> > -#if defined(CONFIG_DRM_AMD_DC_DCN)
>> > -/**
>> > - * dm_dcn_crtc_high_irq() - Handles VStartup interrupt for DCN
>> generation ASICs
>> > - * @interrupt params - interrupt parameters
>> > - *
>> > - * Notify DRM's vblank event handler at VSTARTUP
>> > - *
>> > - * Unlike DCE hardware, we trigger the handler at VSTARTUP. at which:
>> > - * * We are close enough to VUPDATE - the point of no return for hw
>> > - * * We are in the fixed portion of variable front porch when vrr is
>> enabled
>> > - * * We are before VUPDATE, where double-buffered vrr registers are
>> swapped
>> > - *
>> > - * It is therefore the correct place to signal vblank, send user flip
>> events,
>> > - * and update VRR.
>> > - */
>> > -static void dm_dcn_crtc_high_irq(void *interrupt_params)
>> > -{
>> > -     struct common_irq_params *irq_params = interrupt_params;
>> > -     struct amdgpu_device *adev = irq_params->adev;
>> > -     struct amdgpu_crtc *acrtc;
>> > -     struct dm_crtc_state *acrtc_state;
>> > -     unsigned long flags;
>> > -
>> > -     acrtc = get_crtc_by_otg_inst(adev, irq_params->irq_src -
>> IRQ_TYPE_VBLANK);
>> > -
>> >       if (!acrtc)
>> >               return;
>> >
>> > @@ -528,22 +464,35 @@ static void dm_dcn_crtc_high_irq(void
>> *interrupt_params)
>> >                        amdgpu_dm_vrr_active(acrtc_state),
>> >                        acrtc_state->active_planes);
>> >
>> > +     /**
>> > +      * Core vblank handling at start of front-porch is only possible
>> > +      * in non-vrr mode, as only there vblank timestamping will give
>> > +      * valid results while done in front-porch. Otherwise defer it
>> > +      * to dm_vupdate_high_irq after end of front-porch.
>> > +      */
>> > +     if (!amdgpu_dm_vrr_active(acrtc_state))
>> > +             drm_crtc_handle_vblank(&acrtc->base);
>> > +
>> > +     /**
>> > +      * Following stuff must happen at start of vblank, for crc
>> > +      * computation and below-the-range btr support in vrr mode.
>> > +      */
>> >       amdgpu_dm_crtc_handle_crc_irq(&acrtc->base);
>> > -     drm_crtc_handle_vblank(&acrtc->base);
>> > +
>> > +     /* BTR updates need to happen before VUPDATE on Vega and above. */
>> > +     if (adev->family < AMDGPU_FAMILY_AI)
>> > +             return;
>> >
>> >       spin_lock_irqsave(&adev->ddev->event_lock, flags);
>> >
>> > -     if (acrtc_state->vrr_params.supported &&
>> > +     if (acrtc_state->stream && acrtc_state->vrr_params.supported &&
>> >           acrtc_state->freesync_config.state ==
>> VRR_STATE_ACTIVE_VARIABLE) {
>> > -             mod_freesync_handle_v_update(
>> > -             adev->dm.freesync_module,
>> > -             acrtc_state->stream,
>> > -             &acrtc_state->vrr_params);
>> > +             mod_freesync_handle_v_update(adev->dm.freesync_module,
>> > +                                          acrtc_state->stream,
>> > +                                          &acrtc_state->vrr_params);
>> >
>> > -             dc_stream_adjust_vmin_vmax(
>> > -                     adev->dm.dc,
>> > -                     acrtc_state->stream,
>> > -                     &acrtc_state->vrr_params.adjust);
>> > +             dc_stream_adjust_vmin_vmax(adev->dm.dc,
>> acrtc_state->stream,
>> > +
>> &acrtc_state->vrr_params.adjust);
>> >       }
>> >
>> >       /*
>> > @@ -556,7 +505,8 @@ static void dm_dcn_crtc_high_irq(void
>> *interrupt_params)
>> >        * avoid race conditions between flip programming and completion,
>> >        * which could cause too early flip completion events.
>> >        */
>> > -     if (acrtc->pflip_status == AMDGPU_FLIP_SUBMITTED &&
>> > +     if (adev->family >= AMDGPU_FAMILY_RV &&
>> > +         acrtc->pflip_status == AMDGPU_FLIP_SUBMITTED &&
>> >           acrtc_state->active_planes == 0) {
>> >               if (acrtc->event) {
>> >                       drm_crtc_send_vblank_event(&acrtc->base,
>> acrtc->event);
>> > @@ -568,7 +518,6 @@ static void dm_dcn_crtc_high_irq(void
>> *interrupt_params)
>> >
>> >       spin_unlock_irqrestore(&adev->ddev->event_lock, flags);
>> >   }
>> > -#endif
>> >
>> >   static int dm_set_clockgating_state(void *handle,
>> >                 enum amd_clockgating_state state)
>> > @@ -2454,8 +2403,36 @@ static int dcn10_register_irq_handlers(struct
>> amdgpu_device *adev)
>> >               c_irq_params->adev = adev;
>> >               c_irq_params->irq_src = int_params.irq_source;
>> >
>> > +             amdgpu_dm_irq_register_interrupt(
>> > +                     adev, &int_params, dm_crtc_high_irq,
>> c_irq_params);
>> > +     }
>> > +
>> > +     /* Use VUPDATE_NO_LOCK interrupt on DCN, which seems to
>> correspond to
>> > +      * the regular VUPDATE interrupt on DCE. We want
>> DC_IRQ_SOURCE_VUPDATEx
>> > +      * to trigger at end of each vblank, regardless of state of the
>> lock,
>> > +      * matching DCE behaviour.
>> > +      */
>> > +     for (i = DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT;
>> > +          i <= DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT +
>> adev->mode_info.num_crtc - 1;
>> > +          i++) {
>> > +             r = amdgpu_irq_add_id(adev, SOC15_IH_CLIENTID_DCE, i,
>> &adev->vupdate_irq);
>> > +
>> > +             if (r) {
>> > +                     DRM_ERROR("Failed to add vupdate irq id!\n");
>> > +                     return r;
>> > +             }
>> > +
>> > +             int_params.int_context = INTERRUPT_HIGH_IRQ_CONTEXT;
>> > +             int_params.irq_source =
>> > +                     dc_interrupt_to_irq_source(dc, i, 0);
>> > +
>> > +             c_irq_params =
>> &adev->dm.vupdate_params[int_params.irq_source - DC_IRQ_SOURCE_VUPDATE1];
>> > +
>> > +             c_irq_params->adev = adev;
>> > +             c_irq_params->irq_src = int_params.irq_source;
>> > +
>> >               amdgpu_dm_irq_register_interrupt(adev, &int_params,
>> > -                             dm_dcn_crtc_high_irq, c_irq_params);
>> > +                             dm_vupdate_high_irq, c_irq_params);
>> >       }
>> >
>> >       /* Use GRPH_PFLIP interrupt */
>> > @@ -4544,10 +4521,6 @@ static inline int dm_set_vupdate_irq(struct
>> drm_crtc *crtc, bool enable)
>> >       struct amdgpu_device *adev = crtc->dev->dev_private;
>> >       int rc;
>> >
>> > -     /* Do not set vupdate for DCN hardware */
>> > -     if (adev->family > AMDGPU_FAMILY_AI)
>> > -             return 0;
>> > -
>> >       irq_source = IRQ_TYPE_VUPDATE + acrtc->otg_inst;
>> >
>> >       rc = dc_interrupt_set(adev->dm.dc, irq_source, enable) ? 0 :
>> -EBUSY;
>> >
>>
>
>

--00000000000043c42b05a5287ea9
Content-Type: text/html; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable

<div dir=3D"ltr"><div dir=3D"ltr"><br></div><br><div class=3D"gmail_quote">=
<div dir=3D"ltr" class=3D"gmail_attr">On Thu, May 7, 2020 at 7:35 PM Kazlau=
skas, Nicholas &lt;<a href=3D"mailto:nicholas.kazlauskas@amd.com">nicholas.=
kazlauskas@amd.com</a>&gt; wrote:<br></div><blockquote class=3D"gmail_quote=
" style=3D"margin:0px 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);=
padding-left:1ex">

 =20
  <div>
    <div>It applies on top of Alex&#39;s
      amd-staging-drm-next-branch.</div>
    <div><br>
    </div>
    <div>It is essentially just a revert to the
      old behavior with acrtc_state-&gt;active_planes =3D=3D 0 special case
      you added on top and some small refactoring.</div>
    <div><br>
    </div>
    <div>The only remaining bits that are kind
      of questionable is the VUPDATE_NO_LOCK vs VUPDATE bit again along
      with some of the locking around where we check if FreeSync is
      active or not.</div>
    <div><br>
    </div>
    <div>I also don&#39;t think that VSTARTUP is the
      correct place to be performing the update for the registers since
      the offset between VSTARTUP and VUPDATE can be small enough such
      that the programming won&#39;t finish in time for some timings. We
      should be doing it on line 0 instead.<br>
    </div>
    <div><br>
    </div>
    <div>All these issues existed before this
      patch series at least though.<br>
    </div>
    <div><br>
    </div>
    <div>Regards,</div>
    <div>Nicholas Kazlauskas<br>
    </div>
    <div><br></div></div></blockquote><div><br></div><div>Ok, thanks. Teste=
d it on a Samsung monitor with 48 Hz - 144 Hz range on a Raven Ridge gpu. I=
t worked with and without your patch, both with my tests, and with the that=
 VRRTester application from GitHub, so i guess the problem is highly depend=
ent on small timing differences in game execution, vblank durations, etc.</=
div><div><br></div><div>So fwif here&#39;s my</div><div><br></div><div>Revi=
ewed-and-Tested-by: Mario Kleiner &lt;<a href=3D"mailto:mario.kleiner.de@gm=
ail.com">mario.kleiner.de@gmail.com</a>&gt;</div><div>=C2=A0</div><div>-mar=
io</div><div><br></div><blockquote class=3D"gmail_quote" style=3D"margin:0p=
x 0px 0px 0.8ex;border-left:1px solid rgb(204,204,204);padding-left:1ex"><d=
iv><div>
    </div>
    <div>On 2020-05-07 12:58 p.m., Mario Kleiner
      wrote:<br>
    </div>
    <blockquote type=3D"cite">
     =20
      <div dir=3D"ltr">
        <div>Looking over it now, will do some testing. Alex
          amdgpu-drm-next branch would be the best to test this?</div>
        <div><br>
        </div>
        <div>It looks like a revert of the whole vstartup series, except
          for that one=C2=A0 if(acrtc_state-&gt;active_planes =3D=3D 0)=C2=
=A0 special
          case, so i expect it should be fine?</div>
        <div><br>
        </div>
        <div>thanks,<br>
        </div>
        <div>-mario</div>
        <div><br>
        </div>
      </div>
      <br>
      <div class=3D"gmail_quote">
        <div dir=3D"ltr" class=3D"gmail_attr">On Thu, May 7, 2020 at 5:56 P=
M
          Leo Li &lt;<a href=3D"mailto:sunpeng.li@amd.com" target=3D"_blank=
">sunpeng.li@amd.com</a>&gt; wrote:<br>
        </div>
        <blockquote class=3D"gmail_quote" style=3D"margin:0px 0px 0px 0.8ex=
;border-left:1px solid rgb(204,204,204);padding-left:1ex"><br>
          <br>
          On 2020-05-06 3:47 p.m., Nicholas Kazlauskas wrote:<br>
          &gt; [Why]<br>
          &gt; We&#39;re the drm vblank event a frame too early in the case
          where the<br>
          =C2=A0 =C2=A0 =C2=A0 =C2=A0 ^sending<br>
          <br>
          Thanks for catching this!<br>
          <br>
          Reviewed-by: Leo Li &lt;<a href=3D"mailto:sunpeng.li@amd.com" tar=
get=3D"_blank">sunpeng.li@amd.com</a>&gt;<br>
          <br>
          &gt; pageflip happens close to VUPDATE and ends up blocking
          the signal.<br>
          &gt; <br>
          &gt; The implementation in DM was previously correct *before*
          we started<br>
          &gt; sending vblank events from VSTARTUP unconditionally to
          handle cases<br>
          &gt; where HUBP was off, OTG was ON and userspace was still
          requesting some<br>
          &gt; DRM planes enabled. As part of that patch series we
          dropped VUPDATE<br>
          &gt; since it was deemed close enough to VSTARTUP, but there&#39;=
s
          a key<br>
          &gt; difference betweeen VSTARTUP and VUPDATE - the VUPDATE
          signal can be<br>
          &gt; blocked if we&#39;re holding the pipe lock &gt;<br>
          &gt; There was a fix recently to revert the unconditional
          behavior for the<br>
          &gt; DCN VSTARTUP vblank event since it was sending the
          pageflip event on<br>
          &gt; the wrong frame - once again, due to blocking VUPDATE and
          having the<br>
          &gt; address start scanning out two frames later.<br>
          &gt; <br>
          &gt; The problem with this fix is it didn&#39;t update the logic
          that calls<br>
          &gt; drm_crtc_handle_vblank(), so the timestamps are totally
          bogus now.<br>
          &gt; <br>
          &gt; [How]<br>
          &gt; Essentially reverts most of the original VSTARTUP series
          but retains<br>
          &gt; the behavior to send back events when active planes =3D=3D 0=
.<br>
          &gt; <br>
          &gt; Some refactoring/cleanup was done to not have duplicated
          code in both<br>
          &gt; the handlers.<br>
          &gt; <br>
          &gt; Fixes: 16f17eda8bad (&quot;drm/amd/display: Send vblank and
          user events at vsartup for DCN&quot;)<br>
          &gt; Fixes: 3a2ce8d66a4b (&quot;drm/amd/display: Disable VUpdate
          interrupt for DCN hardware&quot;)<br>
          &gt; Fixes: 2b5aed9ac3f7 (&quot;drm/amd/display: Fix pageflip eve=
nt
          race condition for DCN.&quot;)<br>
          &gt; <br>
          &gt; Cc: Leo Li &lt;<a href=3D"mailto:sunpeng.li@amd.com" target=
=3D"_blank">sunpeng.li@amd.com</a>&gt;<br>
          &gt; Cc: Mario Kleiner &lt;<a href=3D"mailto:mario.kleiner.de@gma=
il.com" target=3D"_blank">mario.kleiner.de@gmail.com</a>&gt;<br>
          &gt; Signed-off-by: Nicholas Kazlauskas &lt;<a href=3D"mailto:nic=
holas.kazlauskas@amd.com" target=3D"_blank">nicholas.kazlauskas@amd.com</a>=
&gt;<br>
          &gt; ---<br>
          &gt;=C2=A0 =C2=A0.../gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c | =
137
          +++++++-----------<br>
          &gt;=C2=A0 =C2=A01 file changed, 55 insertions(+), 82 deletions(-=
)<br>
          &gt; <br>
          &gt; diff --git
          a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c
          b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c<br>
          &gt; index 59f1d4a94f12..30ce28f7c444 100644<br>
          &gt; --- a/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c<br>
          &gt; +++ b/drivers/gpu/drm/amd/display/amdgpu_dm/amdgpu_dm.c<br>
          &gt; @@ -441,7 +441,7 @@ static void dm_vupdate_high_irq(void
          *interrupt_params)<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0/**<br>
          &gt;=C2=A0 =C2=A0 * dm_crtc_high_irq() - Handles CRTC interrupt<b=
r>
          &gt; - * @interrupt_params: ignored<br>
          &gt; + * @interrupt_params: used for determining the CRTC
          instance<br>
          &gt;=C2=A0 =C2=A0 *<br>
          &gt;=C2=A0 =C2=A0 * Handles the CRTC/VSYNC interrupt by notfying =
DRM&#39;s
          VBLANK<br>
          &gt;=C2=A0 =C2=A0 * event handler.<br>
          &gt; @@ -455,70 +455,6 @@ static void dm_crtc_high_irq(void
          *interrupt_params)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0unsigned long flags;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc =3D get_crtc_by_otg_inst(ade=
v,
          irq_params-&gt;irq_src - IRQ_TYPE_VBLANK);<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0if (acrtc) {<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state=
 =3D
          to_dm_crtc_state(acrtc-&gt;base.state);<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0DRM_DEBUG_V=
BL(&quot;crtc:%d, vupdate-vrr:%d\n&quot;,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc-&gt;crtc_id,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0amdgpu_dm_vrr_active(acrtc_state));<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0/* Core vbl=
ank handling at start of
          front-porch is only possible<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 * in non-v=
rr mode, as only there vblank
          timestamping will give<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 * valid re=
sults while done in front-porch.
          Otherwise defer it<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 * to dm_vu=
pdate_high_irq after end of
          front-porch.<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 */<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (!amdgpu=
_dm_vrr_active(acrtc_state))<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0
          =C2=A0drm_crtc_handle_vblank(&amp;acrtc-&gt;base);<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0/* Followin=
g stuff must happen at start of
          vblank, for crc<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 * computat=
ion and below-the-range btr
          support in vrr mode.<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 */<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0amdgpu_dm_crtc_handle_crc_irq(&amp;acrtc-&gt;base);<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (acrtc_s=
tate-&gt;stream &amp;&amp;
          adev-&gt;family &gt;=3D AMDGPU_FAMILY_AI &amp;&amp;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0acrtc_state-&gt;vrr_params.supported
          &amp;&amp;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0acrtc_state-&gt;freesync_config.state
          =3D=3D VRR_STATE_ACTIVE_VARIABLE) {<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0
          =C2=A0spin_lock_irqsave(&amp;adev-&gt;ddev-&gt;event_lock, flags)=
;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0mod_freesync_handle_v_update(<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0adev-&gt;dm.freesync_module,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state-&gt;stream,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0&amp;acrtc_state-&gt;vrr_params);<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0dc_stream_adjust_vmin_vmax(<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0adev-&gt;dm.dc,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state-&gt;stream,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0&amp;acrtc_state-&gt;vrr_params.adjust);<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0
          =C2=A0spin_unlock_irqrestore(&amp;adev-&gt;ddev-&gt;event_lock,
          flags);<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0}<br>
          &gt; -}<br>
          &gt; -<br>
          &gt; -#if defined(CONFIG_DRM_AMD_DC_DCN)<br>
          &gt; -/**<br>
          &gt; - * dm_dcn_crtc_high_irq() - Handles VStartup interrupt
          for DCN generation ASICs<br>
          &gt; - * @interrupt params - interrupt parameters<br>
          &gt; - *<br>
          &gt; - * Notify DRM&#39;s vblank event handler at VSTARTUP<br>
          &gt; - *<br>
          &gt; - * Unlike DCE hardware, we trigger the handler at
          VSTARTUP. at which:<br>
          &gt; - * * We are close enough to VUPDATE - the point of no
          return for hw<br>
          &gt; - * * We are in the fixed portion of variable front porch
          when vrr is enabled<br>
          &gt; - * * We are before VUPDATE, where double-buffered vrr
          registers are swapped<br>
          &gt; - *<br>
          &gt; - * It is therefore the correct place to signal vblank,
          send user flip events,<br>
          &gt; - * and update VRR.<br>
          &gt; - */<br>
          &gt; -static void dm_dcn_crtc_high_irq(void *interrupt_params)<br=
>
          &gt; -{<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0struct common_irq_params *irq_params =
=3D
          interrupt_params;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0struct amdgpu_device *adev =3D irq_para=
ms-&gt;adev;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0struct amdgpu_crtc *acrtc;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0struct dm_crtc_state *acrtc_state;<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0unsigned long flags;<br>
          &gt; -<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0acrtc =3D get_crtc_by_otg_inst(adev,
          irq_params-&gt;irq_src - IRQ_TYPE_VBLANK);<br>
          &gt; -<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0if (!acrtc)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0return=
;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; @@ -528,22 +464,35 @@ static void
          dm_dcn_crtc_high_irq(void *interrupt_params)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 amdgpu_dm_vrr_active(acrtc_state),<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 acrtc_state-&gt;active_planes);<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0/**<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * Core vblank handling at start of fro=
nt-porch is
          only possible<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * in non-vrr mode, as only there vblan=
k
          timestamping will give<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * valid results while done in front-po=
rch.
          Otherwise defer it<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * to dm_vupdate_high_irq after end of =
front-porch.<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 */<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0if (!amdgpu_dm_vrr_active(acrtc_state))=
<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0drm_crtc_handle_vblank(&amp;acrtc-&gt;base);<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0/**<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * Following stuff must happen at start=
 of vblank,
          for crc<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * computation and below-the-range btr =
support in
          vrr mode.<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 */<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0amdgpu_dm_crtc_handle_crc_irq(&amp=
;acrtc-&gt;base);<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0drm_crtc_handle_vblank(&amp;acrtc-&gt;b=
ase);<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0/* BTR updates need to happen before VU=
PDATE on
          Vega and above. */<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0if (adev-&gt;family &lt; AMDGPU_FAMILY_=
AI)<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0return;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0
          =C2=A0spin_lock_irqsave(&amp;adev-&gt;ddev-&gt;event_lock, flags)=
;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0if (acrtc_state-&gt;vrr_params.supporte=
d &amp;&amp;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0if (acrtc_state-&gt;stream &amp;&amp;
          acrtc_state-&gt;vrr_params.supported &amp;&amp;<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state-&gt;free=
sync_config.state =3D=3D
          VRR_STATE_ACTIVE_VARIABLE) {<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0mod_freesyn=
c_handle_v_update(<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0adev-&gt;dm=
.freesync_module,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state=
-&gt;stream,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0&amp;acrtc_=
state-&gt;vrr_params);<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0
          =C2=A0mod_freesync_handle_v_update(adev-&gt;dm.freesync_module,<b=
r>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0
          acrtc_state-&gt;stream,<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0 =C2=A0
          &amp;acrtc_state-&gt;vrr_params);<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0dc_stream_a=
djust_vmin_vmax(<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0adev-&gt;dm.dc,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0acrtc_state-&gt;stream,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0
          =C2=A0&amp;acrtc_state-&gt;vrr_params.adjust);<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0dc_stream_a=
djust_vmin_vmax(adev-&gt;dm.dc,
          acrtc_state-&gt;stream,<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =
=C2=A0
          &amp;acrtc_state-&gt;vrr_params.adjust);<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0/*<br>
          &gt; @@ -556,7 +505,8 @@ static void dm_dcn_crtc_high_irq(void
          *interrupt_params)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 * avoid race conditions between f=
lip programming
          and completion,<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 * which could cause too early fli=
p completion
          events.<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 */<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0if (acrtc-&gt;pflip_status =3D=3D AMDGP=
U_FLIP_SUBMITTED
          &amp;&amp;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0if (adev-&gt;family &gt;=3D AMDGPU_FAMI=
LY_RV
          &amp;&amp;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc-&gt;pflip_status =
=3D=3D AMDGPU_FLIP_SUBMITTED
          &amp;&amp;<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0acrtc_state-&gt;acti=
ve_planes =3D=3D 0) {<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (ac=
rtc-&gt;event) {<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0
          =C2=A0drm_crtc_send_vblank_event(&amp;acrtc-&gt;base,
          acrtc-&gt;event);<br>
          &gt; @@ -568,7 +518,6 @@ static void dm_dcn_crtc_high_irq(void
          *interrupt_params)<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0
          =C2=A0spin_unlock_irqrestore(&amp;adev-&gt;ddev-&gt;event_lock,
          flags);<br>
          &gt;=C2=A0 =C2=A0}<br>
          &gt; -#endif<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0static int dm_set_clockgating_state(void *handle=
,<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0enum amd_clockgating_state state)<br>
          &gt; @@ -2454,8 +2403,36 @@ static int
          dcn10_register_irq_handlers(struct amdgpu_device *adev)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0c_irq_=
params-&gt;adev =3D adev;<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0c_irq_=
params-&gt;irq_src =3D
          int_params.irq_source;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0amdgpu_dm_i=
rq_register_interrupt(<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0adev, &amp;int_params,
          dm_crtc_high_irq, c_irq_params);<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0}<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0/* Use VUPDATE_NO_LOCK interrupt on DCN=
, which
          seems to correspond to<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * the regular VUPDATE interrupt on DCE=
. We want
          DC_IRQ_SOURCE_VUPDATEx<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * to trigger at end of each vblank, re=
gardless of
          state of the lock,<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 * matching DCE behaviour.<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 */<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0for (i =3D
          DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 i &lt;=3D
          DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT +
          adev-&gt;mode_info.num_crtc - 1;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 i++) {<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0r =3D amdgp=
u_irq_add_id(adev,
          SOC15_IH_CLIENTID_DCE, i, &amp;adev-&gt;vupdate_irq);<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0if (r) {<br=
>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0DRM_ERROR(&quot;Failed to add vupdate
          irq id!\n&quot;);<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0return r;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0int_params.=
int_context =3D
          INTERRUPT_HIGH_IRQ_CONTEXT;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0int_params.=
irq_source =3D<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0dc_interrupt_to_irq_source(dc, i,
          0);<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0c_irq_param=
s =3D
          &amp;adev-&gt;dm.vupdate_params[int_params.irq_source -
          DC_IRQ_SOURCE_VUPDATE1];<br>
          &gt; +<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0c_irq_param=
s-&gt;adev =3D adev;<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0c_irq_param=
s-&gt;irq_src =3D
          int_params.irq_source;<br>
          &gt; +<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0amdgpu=
_dm_irq_register_interrupt(adev,
          &amp;int_params,<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0dm_dcn_crtc_high_irq,
          c_irq_params);<br>
          &gt; +=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=
=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0dm_vupdate_high_irq,
          c_irq_params);<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0}<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0/* Use GRPH_PFLIP interrupt */<br>
          &gt; @@ -4544,10 +4521,6 @@ static inline int
          dm_set_vupdate_irq(struct drm_crtc *crtc, bool enable)<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0struct amdgpu_device *adev =3D
          crtc-&gt;dev-&gt;dev_private;<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0int rc;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0/* Do not set vupdate for DCN hardware =
*/<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0if (adev-&gt;family &gt; AMDGPU_FAMILY_=
AI)<br>
          &gt; -=C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0 =C2=A0return 0;<b=
r>
          &gt; -<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0irq_source =3D IRQ_TYPE_VUPDATE + =
acrtc-&gt;otg_inst;<br>
          &gt;=C2=A0 =C2=A0<br>
          &gt;=C2=A0 =C2=A0 =C2=A0 =C2=A0rc =3D dc_interrupt_set(adev-&gt;d=
m.dc, irq_source,
          enable) ? 0 : -EBUSY;<br>
          &gt; <br>
        </blockquote>
      </div>
    </blockquote>
    <p><br>
    </p>
  </div>

</blockquote></div></div>

--00000000000043c42b05a5287ea9--

--===============0353744972==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============0353744972==--
