








<!DOCTYPE HTML>


<html id="intel_fpga" class="en_us" data-region="en_us">
<head>
  
<title>Intel Arria 10 Transceiver PHY User Guide</title>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8">
  <meta http-equiv="X-UA-Compatible" content="IE=8; IE=9; IE=10; IE=11">
  <meta name="description" content="">
  <meta name="date" content="2018-11-01">
  <meta name="viewport" content="width=device-width, initial-scale=1">
   <meta name='keywords' content='user-guide'>
<title>Intel Arria 10 Transceiver PHY User Guide</title>

  <link rel="stylesheet" href="/etc/clientlibs/psg/core/granite/jquery-ui.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/global/custom-bootstrap.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/global.min.css" type="text/css">
<script type="text/javascript" src="/etc/clientlibs/psg/core/granite/jquery.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/psg/core/granite/utils.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/psg/core/granite/jquery/granite.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/psg/core/foundation/jquery.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/psg/core/granite/jquery-ui.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/psg/core/foundation/jquery-ui.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/altera-www/global/custom-bootstrap.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/altera-www/global.min.js"></script>
<link rel="stylesheet" href="/etc/clientlibs/altera-www/fonts/default.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/components.min.css" type="text/css">
<link rel="stylesheet" href="/etc/clientlibs/altera-www/comps.min.css" type="text/css">
<!-- Tealium Tagging + target -->
    <script type="text/javascript">
      var wapLocalCode = 'us-en';
      var wapSection = "altera";
    </script>
    <script type="text/javascript" src="https://www.intel.com/content/dam/www/global/wap/wap-altera.js"></script>
<!--IGHF (Performance tweaks for Mobile and Slow connections)-->  
<meta http-equiv="x-dns-prefetch-control" content="on">
<link rel="dns-prefetch" href="https://www.intel.com" pr="1.0">
<link rel="dns-prefetch" href="https://www.google-analytics.com" pr="1.0">
<link rel="preconnect" href="https://www.intel.com" crossorigin="anonymous" pr="1.0">
<link rel="preconnect" href="https://www.google-analytics.com" crossorigin="anonymous" pr="1.0"> 
<!--/IGHF-->
	
    <!--IGHF Loader-->
<!--[if le IE 9]>
<script type="text/javascript" src="https://www.intel.com/ighf/50recode.2/js/headerchooser.js" ASYNC DEFER></script>
<![endif]-->
<!--[if gt IE 9]><!-->
<script type="text/javascript" src="https://www.intel.com/ighf/50recode.2/js/headerchooser.js" ASYNC></script>
<!--<![endif]-->
<script>INTELNAV = window.INTELNAV || {};INTELNAV.renderSettings={version:"2.0 - 03/12/2017 08:00:00",textDirection:"--",culture:"--",OutputId:"--"};</script>
<!--/IGHF Loader--></head>

<body>
<script type="text/javascript" src="/content/dam/altera-www/global/en_US/scripts/js/survey/onsite.js"></script>
<!--googleoff:all-->
    <!--IGHF Header-->
<!--GAATversion='50recode.2' date='10/02/2017 08:00:00' Version='2.0':CharacterEncoding:utf8--> 
<div id="recode50header"></div>
<script type="text/javascript">
/*<![CDATA[*/
INTELNAV = window.INTELNAV || {};INTELNAV.renderSettings={version:"2.0 - 10/02/2017 08:00:00",textDirection:"ltr",culture:"en_US",OutputId:"default"};
/*]]>*/</script>
<noscript><link rel="stylesheet" href="https://www.intel.com/ighf/50recode.2/css/ltr_nojsheader.css" type="text/css"><div id="smallfootprint-header"><a href="https://www.intel.com/content/www/us/en/homepage.html" class="gaat40-logo" title="Logo - Intel"></a><form method="get" id="user-bar-searchbox-form" name="user-bar-searchbox-form" action="https://www.intel.com/content/www/us/en/search.html"><input id="toplevelcategory" name="toplevelcategory" type="hidden" value="none" tabindex="0"><input id="query" name="query" type="hidden" value="" tabindex="0"><fieldset><legend></legend><label for="input-search">Search</label><input type="text" id="input-search" name="keyword" tabindex="0" autocomplete="off" /><input type="submit" id="input-submit" name="input-submit" value="Search" /></fieldset></form></div></noscript>
<!--/IGHF Header-->
    <!--googleon:all--><div class="main-wrapper" id="page_document_publication">
  
  <!--MathJax reference-->
<script async src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-MML-AM_CHTML"></script>

<nav class="breadcrumbs-container">
  <div class="breadcrumbs container breadcrumb"><a class="breadcrumb-links" href="/content/altera-www/global/en_us/index.html" onclick="CQ_Analytics.record({event:'followBreadcrumb',values: { breadcrumbPath: '/content/altera-www/global/en_us/index.html' },collect: false,options: { obj: this },componentPath: 'altera-www/components/included/breadcrumb'})">IntelÂ® FPGAs and Programmable Devices</a>
<span class="breadcrumb-arrow">/</span>
<a class="breadcrumb-links" href="/content/altera-www/global/en_us/index/documentation.html" onclick="CQ_Analytics.record({event:'followBreadcrumb',values: { breadcrumbPath: '/content/altera-www/global/en_us/index/documentation.html' },collect: false,options: { obj: this },componentPath: 'altera-www/components/included/breadcrumb'})">Documentation</a>
<span class="breadcrumb-arrow">/</span>
<span class="title">Intel Arria 10 Transceiver PHY User Guide</span>
</div>
</nav>

<div class="main-content">
  <header class="title">


















	
	




	
	<div class="text-title container ">
		
		
		
		    
		    
		        <h1 class="page-title  ">Intel Arria 10 Transceiver PHY User Guide</h1>
		    

		    
		        
				
		    
		
	</div>

</header>
<div id="doc_portal_container" class="sidebar-container container doc-portal-container">
    <aside class="sidebar-collapse">
      <div class="sidebar-widgets">
        <div class="table-of-contents"><div class="button-overlay container">
  <header>
      <h3 class="filter-title button-overlay-init visible-xs-block">Table of Contents<span class="pull-right">
          <svg class="toc-icon svg-sprite">
              <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#toc-icon" />
          </svg>
      </span>
      </h3>
  </header>

<section class="collapsable-region button-overlay" data-spy="scroll" data-target="#table_of_contents">
  <header>
      <h1 class="collapsable-region-title hidden-xs">Table of Contents</h1>
    </header>
    <div class="collapsable-region-content" id="table_of_contents" >
<ul class="no-bullets toc move collapse-parent">
          <li>
        <a href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html" class="selected"><span>Intel Arria 10 Transceiver PHY User Guide</span></a>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398706768037"><span>Arria 10 Transceiver PHY Overview</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                    <a href="#nik1398706771879"><span>Device Transceiver Layout</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706779243"><span>Arria 10 GX Device Transceiver Layout</span></a>
</li>
<li >
                          <a href="#nik1398706783145"><span>Arria 10 GT Device Transceiver Layout</span></a>
</li>
<li >
                          <a href="#nik1398706783520"><span>Arria 10 GX and GT Device Package Details</span></a>
</li>
<li >
                          <a href="#nik1398706787234"><span>Arria 10 SX Device Transceiver Layout</span></a>
</li>
<li >
                          <a href="#nik1398706787593"><span>Arria 10 SX Device Package Details</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706788045"><span>Transceiver PHY Architecture Overview</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706791023"><span>Transceiver Bank Architecture</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706791382"><span>PHY Layer Transceiver Components</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706792775"><span>The GX Transceiver Channel</span></a>
</li>
<li >
                                <a href="#nik1398706794090"><span>The GT Transceiver Channel</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706794573"><span>Transceiver Phase-Locked Loops</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706794963"><span>Advanced Transmit (ATX) PLL</span></a>
</li>
<li >
                                <a href="#nik1398706795400"><span>Fractional PLL (fPLL)</span></a>
</li>
<li >
                                <a href="#nik1398706795790"><span>Channel PLL (CMU/CDR PLL)</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706796305"><span>Clock Generation Block (CGB)</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1407376304447"><span>Calibration</span></a>
</li>
<li >
                    <a href="#izj1526673851108"><span>Intel Arria 10 Transceiver PHY Overview Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398706797771"><span>Implementing Protocols in Arria 10 Transceivers</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li >
                    <a href="#nik1398706799524"><span>Transceiver Design IP Blocks</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706800855"><span>Transceiver Design Flow</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706802496"><span>Select and Instantiate the PHY IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706802854"><span>Configure the PHY IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706803291"><span>Generate the PHY IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706804661"><span>Select the PLL IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706805223"><span>Configure the PLL IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706805613"><span>Generate the PLL IP Core</span></a>
</li>
<li >
                          <a href="#nik1398706806019"><span>Reset Controller</span></a>
</li>
<li >
                          <a href="#nik1398706806424"><span>Create Reconfiguration Logic</span></a>
</li>
<li >
                          <a href="#nik1398706806845"><span>Connect the PHY IP to the PLL IP Core and Reset Controller</span></a>
</li>
<li >
                          <a href="#nik1398706807173"><span>Connect Datapath</span></a>
</li>
<li >
                          <a href="#nik1400968644586"><span>Make Analog Parameter Settings</span></a>
</li>
<li >
                          <a href="#nik1398706807563"><span>Compile the Design</span></a>
</li>
<li >
                          <a href="#nik1398706807953"><span>Verify Design Functionality</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398706812037"><span>Arria 10 Transceiver Protocols and PHY IP Support</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706811600"><span>Using the Arria 10 Transceiver Native PHY IP Core</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706819321"><span>Presets</span></a>
</li>
<li >
                          <a href="#nik1398706813363"><span>General and Datapath Parameters</span></a>
</li>
<li >
                          <a href="#nik1398706813800"><span>PMA Parameters</span></a>
</li>
<li >
                          <a href="#nik1398706816049"><span>Enhanced PCS Parameters</span></a>
</li>
<li >
                          <a href="#nik1398706818401"><span>Standard PCS Parameters</span></a>
</li>
<li >
                          <a href="#jba1427211883340"><span>PCS Direct</span></a>
</li>
<li >
                          <a href="#nik1398706818885"><span>Dynamic Reconfiguration Parameters</span></a>
</li>
<li >
                          <a href="#nik1405638198487"><span>PMA Ports</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706815424"><span>Enhanced PCS Ports</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1415592565803"><span>Enhanced PCS TX and RX Control Ports</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706817870"><span>Standard PCS Ports</span></a>
</li>
<li >
                          <a href="#nik1398706820824"><span>IP Core File Locations</span></a>
</li>
<li >
                          <a href="#xds1469805498685"><span>Unused Transceiver RX Channels</span></a>
</li>
<li >
                          <a href="#jyb1490397447996"><span>Unsupported Features</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706823111"><span>Interlaken</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706827285"><span>Metaframe Format and Framing Layer Control Word</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706827769"><span>Interlaken Configuration Clocking and Bonding</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706829009"><span>xN Clock Bonding Scenario</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706830481"><span>TX Multi-Lane Bonding and RX Multi-Lane Deskew Alignment State Machine</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706833535"><span>TX FIFO Soft Bonding</span></a></li>
<li><a href="#nik1398706836086"><span>RX Multi-lane FIFO Deskew State Machine</span></a></li>
</ul>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706841402"><span>How to Implement Interlaken in Arria 10 Transceivers</span></a>
</li>
<li >
                          <a href="#nik1398706841870"><span>Design Example</span></a>
</li>
<li >
                          <a href="#nik1398706836649"><span>Native PHY IP Parameter Settings for Interlaken</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706842774"><span>Ethernet</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398706845795"><span>Gigabit Ethernet (GbE) and GbE with IEEE 1588v2</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398706847239"><span>8B/10B Encoding for GbE, GbE with IEEE 1588v2</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706848492"><span>Reset Condition for 8B/10B Encoder in GbE, GbE with IEEE 1588v2</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398706849810"><span>Word Alignment for GbE, GbE with IEEE 1588v2</span></a>
</li>
<li >
                                <a href="#nik1398706851017"><span>8B/10B Decoding for GbE, GbE with IEEE 1588v2</span></a>
</li>
<li >
                                <a href="#nik1398706855390"><span>Rate Match FIFO for GbE</span></a>
</li>
<li >
                                <a href="#nik1398706858615"><span>How to Implement GbE, GbE with IEEE 1588v2 in Arria 10 Transceivers</span></a>
</li>
<li >
                                <a href="#nik1398706855858"><span>Native PHY IP Parameter Settings for GbE and GbE with IEEE 1588v2</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706864364"><span>10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398706865789"><span>The XGMII Clocking Scheme in 10GBASE-R</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706866195"><span>TX FIFO and RX FIFO</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398706870593"><span>How to Implement 10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC in Arria 10 Transceivers</span></a>
</li>
<li >
                                <a href="#nik1398706866631"><span>Native PHY IP Parameter Settings for 10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC</span></a>
</li>
<li >
                                <a href="#nik1398706876016"><span>Native PHY IP Ports for 10GBASE-R and 10GBASE-R with IEEE 1588v2 Transceiver Configurations</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706878473"><span>10GBASE-KR PHY IP Core</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706878941"><span>10GBASE-KR PHY Release Information</span></a>
</li>
<li >
                                <a href="#nik1398706879362"><span>10GBASE-KR PHY Performance and Resource Utilization</span></a>
</li>
<li >
                                <a href="#nik1398706884834"><span>10GBASE-KR Functional Description</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706885287"><span>Parameterizing the 10GBASE-KR PHY</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706887455"><span>10GBASE-KR Auto-Negotiation and Link Training Parameters</span></a></li>
<li><a href="#nik1398706887970"><span>10GBASE-KR Optional Parameters</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398706889394"><span>10GBASE-KR PHY Interfaces</span></a>
</li>
<li >
                                <a href="#nik1398706896851"><span>Creating a 10GBASE-KR Design</span></a>
</li>
<li >
                                <a href="#nik1398706899465"><span>Design Example</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706902539"><span>1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706902882"><span>1G/10GbE PHY Release Information</span></a>
</li>
<li >
                                <a href="#nik1398706903209"><span>1G/10GbE PHY Performance and Resource Utilization</span></a>
</li>
<li >
                                <a href="#nik1398706905603"><span>1G/10GbE PHY Functional Description</span></a>
</li>
<li >
                                <a href="#nik1398706907052"><span>Clock and Reset Interfaces</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706907457"><span>Parameterizing the 1G/10GbE PHY</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706885708-01"><span>General Options</span></a></li>
<li><a href="#nik1398706886207-01"><span>10GBASE-R Parameters</span></a></li>
<li><a href="#nik1398706886628"><span>10M/100M/1Gb Ethernet Parameters</span></a></li>
<li><a href="#nik1398706887049-01"><span>Speed Detection Parameters</span></a></li>
<li><a href="#nik1398706907738"><span>PHY Analog Parameters</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706909193"><span>1G/10GbE PHY Interfaces</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706889706-01"><span>Clock and Reset Interfaces</span></a></li>
<li><a href="#nik1398706890096-01"><span>Data Interfaces</span></a></li>
<li><a href="#nik1398706890611-01"><span>XGMII Mapping to Standard SDR XGMII Data</span></a></li>
<li><a href="#joc1404163275200"><span>GMII Interface</span></a></li>
<li><a href="#nik1398706891532-01"><span>Serial Data Interface</span></a></li>
<li><a href="#nik1398706891953-01"><span>Control and Status Interfaces</span></a></li>
<li><a href="#gss1470421865487"><span>MII</span></a></li>
<li><a href="#nik1398706893372-01"><span>Dynamic Reconfiguration Interface</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706893794-01"><span>Avalon-MM Register Interface</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706909458"><span>1G/10GbE Register Definitions</span></a></li>
<li><a href="#nik1398706894932-01"><span>Hard Transceiver PHY Registers</span></a></li>
<li><a href="#nik1398706895354-01"><span>Enhanced PCS Registers</span></a></li>
<li><a href="#nik1398706896383"><span>Arria 10 GMII PCS Registers</span></a></li>
<li><a href="#nik1398706895868-01"><span>PMA Registers</span></a></li>
<li><a href="#joc1400889291997"><span>Speed Change Summary</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398706909770"><span>Creating a 1G/10GbE Design</span></a>
</li>
<li >
                                <a href="#nik1398706910067"><span>Design Guidelines</span></a>
</li>
<li >
                                <a href="#nik1398706898150"><span>Channel Placement Guidelines</span></a>
</li>
<li >
                                <a href="#nik1398706911444"><span>Design Example</span></a>
</li>
<li >
                                <a href="#nik1398706899809-01"><span>Simulation Support</span></a>
</li>
<li >
                                <a href="#nik1398706900121"><span>TimeQuest Timing Constraints</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#joc1445401896251"><span>1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Core</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nfa1421221632493"><span>About the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Core</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#ggq1534816845642"><span>Features</span></a></li>
<li><a href="#nfa1421222484018"><span>Release Information</span></a></li>
<li><a href="#nfa1421136325896"><span>Device Family Support</span></a></li>
<li><a href="#nfa1421733316965"><span>Resource Utilization</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nfa1421652106921"><span>Using the IP Core</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nfa1421224882104"><span>Parameter Settings</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#sem1535363335621"><span>Functional Description</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nef1490120750519"><span>Clocking and Reset Sequence</span></a></li>
<li><a href="#tss1535358080302"><span>Timing Constraints</span></a></li>
<li><a href="#lbg1490124002611"><span>Switching Operation Speed</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#tra1535356668871"><span>Configuration Registers</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#whu1496180984283"><span>Register Map</span></a></li>
<li><a href="#nfa1421131082795"><span>Configuration Registers</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nfa1421221538223"><span>Interface Signals</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nfa1420705162994"><span>Clock and Reset Signals</span></a></li>
<li><a href="#nfa1421053679680"><span>Operating Mode and Speed Signals</span></a></li>
<li><a href="#nfa1420541696709"><span>GMII Signals</span></a></li>
<li><a href="#nfa1442304845664"><span>XGMII Signals</span></a></li>
<li><a href="#nfa1442304932388"><span>Status Signals</span></a></li>
<li><a href="#nfa1420616930455"><span>Serial Interface Signals</span></a></li>
<li><a href="#nfa1420620478584"><span>Transceiver Status and Reconfiguration Signals</span></a></li>
<li><a href="#nfa1420693493559"><span>Avalon -MM Interface Signals</span></a></li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#mta1400546865132"><span>XAUI PHY IP Core</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#mta1400626029303"><span>Transceiver Datapath in a XAUI Configuration</span></a>
</li>
<li >
                                <a href="#mta1400626025649"><span>XAUI Supported Features</span></a>
</li>
<li >
                                <a href="#mta1400547284247"><span>XAUI PHY Release Information</span></a>
</li>
<li >
                                <a href="#mta1400547305716"><span>XAUI PHY Device Family Support</span></a>
</li>
<li >
                                <a href="#mta1400626023736"><span>Transceiver Clocking and Channel Placement Guidelines in XAUI Configuration</span></a>
</li>
<li >
                                <a href="#mta1400547311352"><span>XAUI PHY Performance and Resource Utilization</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#mta1400547322236"><span>Parameterizing the XAUI PHY</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#mta1400547326659"><span>XAUI PHY General Parameters</span></a></li>
<li><a href="#mta1400547339571"><span>XAUI PHY Advanced Options Parameters</span></a></li>
</ul>
</li>
<li >
                                <a href="#mta1400547348355"><span>XAUI PHY Ports</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#mta1400547352662"><span>XAUI PHY Interfaces</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#mta1400557961295"><span>SDR XGMII TX Interface</span></a></li>
<li><a href="#mta1400557979130"><span>SDR XGMII RX Interface</span></a></li>
<li><a href="#mta1400557996425"><span>Transceiver Serial Data Interface</span></a></li>
<li><a href="#mta1400547357485"><span>XAUI PHY Clocks, Reset, and Powerdown Interfaces</span></a></li>
<li><a href="#mta1400547361828"><span>XAUI PHY PMA Channel Controller Interface</span></a></li>
<li><a href="#mta1400547366130"><span>XAUI PHY Optional PMA Control and Status Interface</span></a></li>
</ul>
</li>
<li >
                                <a href="#mta1400547370491"><span>XAUI PHY Register Interface and Register Descriptions</span></a>
</li>
<li >
                                <a href="#joc1415332263188"><span>XAUI PHY Timing Analyzer SDC Constraint</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706912318"><span>Acronyms</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706912786"><span>PCI Express (PIPE)</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398706915122"><span>Transceiver Channel Datapath for PIPE</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706915497"><span>Supported PIPE Features</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398706915887"><span>Gen1/Gen2 Features</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706916292"><span>Dynamic Switching Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps)</span></a></li>
<li><a href="#nik1398706916620"><span>Transmitter Electrical Idle Generation</span></a></li>
<li><a href="#nik1398706916963"><span>Power State Management</span></a></li>
<li><a href="#nik1398706917338"><span>8B/10B Encoder Usage for Compliance Pattern Transmission Support</span></a></li>
<li><a href="#nik1398706918071"><span>Receiver Status</span></a></li>
<li><a href="#nik1398706918461"><span>Receiver Detection</span></a></li>
<li><a href="#nik1398706922713"><span>Gen1 and Gen2 Clock Compensation</span></a></li>
<li><a href="#nik1398706924137"><span>PCIe Reverse Parallel Loopback</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398706924496"><span>Gen3 Features</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706925010"><span>Auto-Speed Negotiation</span></a></li>
<li><a href="#nik1398706927244"><span>Rate Switch</span></a></li>
<li><a href="#nik1398706927774"><span>Gen3 Transmitter Electrical Idle Generation</span></a></li>
<li><a href="#nik1398706928195"><span>Gen3 Clock Compensation</span></a></li>
<li><a href="#nik1398706929355"><span>Gen3 Power State Management</span></a></li>
<li><a href="#nik1398706929729"><span>CDR Control</span></a></li>
<li><a href="#nik1398706930998"><span>Gearbox</span></a></li>
</ul>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706937450"><span>How to Connect TX PLLs for PIPE Gen1, Gen2, and Gen3 Modes</span></a>
</li>
<li >
                          <a href="#nik1398706940880"><span>How to Implement PCI Express (PIPE) in Arria 10 Transceivers</span></a>
</li>
<li >
                          <a href="#nik1398706937886"><span>Native PHY IP Parameter Settings for PIPE</span></a>
</li>
<li >
                          <a href="#jba1442433971789"><span>fPLL IP Parameter Core Settings for PIPE</span></a>
</li>
<li >
                          <a href="#jba1442437223542"><span>ATX PLL IP Parameter Core Settings for PIPE</span></a>
</li>
<li >
                          <a href="#nik1398706939440"><span>Native PHY IP Ports for PIPE</span></a>
</li>
<li >
                          <a href="#jba1442436519008"><span>fPLL Ports for PIPE</span></a>
</li>
<li >
                          <a href="#jba1442436803742"><span>ATX PLL Ports for PIPE</span></a>
</li>
<li >
                          <a href="#jba1442497556004"><span>Preset Mappings to TX De-emphasis</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706941301"><span>How to Place Channels for PIPE Configurations</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706944932"><span>Master Channel in Bonded Configurations</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#jba1398967229771"><span>PHY IP Core for PCIe (PIPE) Link Equalization for Gen3 Data Rate</span></a>
</li>
<li >
                          <a href="#ksx1490145873774"><span>Using Transceiver Toolkit (TTK)/System Console/Reconfiguration Interface to manually tune Arria 10 PCIe designs (Hard IP(HIP) and PIPE) (For debug only)</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706952710"><span>CPRI</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398706954072"><span>Transceiver Channel Datapath and Clocking for CPRI</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706954509"><span>TX PLL Selection for CPRI</span></a>
</li>
<li >
                                <a href="#nik1398706954914"><span>Auto-Negotiation</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706955320"><span>Supported Features for CPRI</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398706957519"><span>Word Aligner in Deterministic Latency Mode for CPRI</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398706957987"><span>Transmitter and Receiver Latency</span></a></li>
</ul>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398706959260"><span>Word Aligner in Manual Mode for CPRI</span></a>
</li>
<li >
                          <a href="#nik1398706962157"><span>How to Implement CPRI in Arria 10 Transceivers</span></a>
</li>
<li >
                          <a href="#nik1398706959728"><span>Native PHY IP Parameter Settings for CPRI</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706962999"><span>Other Protocols</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398706966018"><span>Using the &#34;Basic (Enhanced PCS)&#34; and &#34;Basic with KR FEC&#34; Configurations of Enhanced PCS</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706969716"><span>How to Implement the Basic (Enhanced PCS) and Basic with KR FEC Transceiver Configuration Rules in Arria 10 Transceivers</span></a>
</li>
<li >
                                <a href="#nik1398706966440"><span>Native PHY IP Parameter Settings for Basic (Enhanced PCS) and Basic with KR FEC</span></a>
</li>
<li >
                                <a href="#mta1401150112587"><span>How to Enable Low Latency in Basic Enhanced PCS</span></a>
</li>
<li >
                                <a href="#mta1443078672631"><span>Enhanced PCS FIFO Operation</span></a>
</li>
<li >
                                <a href="#mta1416525108580"><span>TX Data Bitslip</span></a>
</li>
<li >
                                <a href="#mta1416526286188"><span>TX Data Polarity Inversion</span></a>
</li>
<li >
                                <a href="#mta1416522183287"><span>RX Data Bitslip</span></a>
</li>
<li >
                                <a href="#mta1416526197450"><span>RX Data Polarity Inversion</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398706973096"><span>Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398706976825"><span>Word Aligner Manual Mode</span></a>
</li>
<li >
                                <a href="#nik1398706978214"><span>Word Aligner Synchronous State Machine Mode</span></a>
</li>
<li >
                                <a href="#nik1398706982149"><span>RX Bit Slip</span></a>
</li>
<li >
                                <a href="#nik1398706983438"><span>RX Polarity Inversion</span></a>
</li>
<li >
                                <a href="#nik1398706984777"><span>RX Bit Reversal</span></a>
</li>
<li >
                                <a href="#nik1398706986207"><span>RX Byte Reversal</span></a>
</li>
<li >
                                <a href="#nik1398706990522"><span>Rate Match FIFO in Basic (Single Width) Mode</span></a>
</li>
<li >
                                <a href="#nik1398706994797"><span>Rate Match FIFO Basic (Double Width) Mode</span></a>
</li>
<li >
                                <a href="#mta1400103069751"><span>8B/10B Encoder and Decoder</span></a>
</li>
<li >
                                <a href="#mta1400110577154"><span>8B/10B TX Disparity Control</span></a>
</li>
<li >
                                <a href="#nik1398706995265"><span>How to Enable Low Latency in Basic</span></a>
</li>
<li >
                                <a href="#nik1398706999193"><span>TX Bit Slip</span></a>
</li>
<li >
                                <a href="#nik1398707000535"><span>TX Polarity Inversion</span></a>
</li>
<li >
                                <a href="#nik1398707001869"><span>TX Bit Reversal</span></a>
</li>
<li >
                                <a href="#nik1398707003189"><span>TX Byte Reversal</span></a>
</li>
<li >
                                <a href="#nik1398707006182"><span>How to Implement the Basic, Basic with Rate Match Transceiver Configuration Rules in Arria 10 Transceivers</span></a>
</li>
<li >
                                <a href="#nik1398707003657"><span>Native PHY IP Parameter Settings for Basic, Basic with Rate Match Configurations</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707007710"><span>Design Considerations for Implementing Arria 10 GT Channels</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707008584"><span>Transceiver PHY IP</span></a>
</li>
<li >
                                <a href="#nik1398707010071"><span>PLL and GT Transceiver Channel Clock Lines</span></a>
</li>
<li >
                                <a href="#nik1398707010539"><span>Reset Controller</span></a>
</li>
<li >
                                <a href="#nik1398707013452"><span>How to Implement Designs for Data Rates Above 17.4 Gbps Using Enhanced PCS in Low Latency Mode</span></a>
</li>
<li >
                                <a href="#nik1398707008178"><span>Arria 10 GT Channel Usage</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#mta1401164751361"><span>How to Implement PCS Direct Transceiver Configuration Rule</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707014356"><span>Simulating the Transceiver Native PHY IP Core</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707014715"><span>NativeLink Simulation Flow</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707015136"><span>How to Use NativeLink to Specify a ModelSim Simulation</span></a>
</li>
<li >
                                <a href="#nik1398707017310"><span>How to Use NativeLink to Run a ModelSim RTL Simulation</span></a>
</li>
<li >
                                <a href="#nik1398707019422"><span>How to Use NativeLink to Specify Third-Party RTL Simulators</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#pra1457118786508"><span>Scripting IP Simulation</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#pra1457119644271"><span>Generating a Combined Simulator Setup Script</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707021828"><span>Custom Simulation Flow</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707022312"><span>How to Use the Simulation Library Compiler</span></a>
</li>
<li >
                                <a href="#nik1398707023107"><span>Custom Simulation Scripts</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li >
                    <a href="#kij1526675557749"><span>Implementing Protocols in Intel Arria 10 Transceivers Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398707028177"><span>PLLs and Clock Networks</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                    <a href="#nik1398706949897"><span>PLLs</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#aoz1492212055938"><span>Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707029509"><span>ATX PLL</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707012165"><span>Instantiating the ATX PLL IP Core</span></a>
</li>
<li >
                                <a href="#nik1398707029992"><span>ATX PLL IP Core</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707031354"><span>fPLL</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707031838"><span>Instantiating the fPLL IP Core</span></a>
</li>
<li >
                                <a href="#nik1398707032259"><span>fPLL IP Core</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707033807"><span>CMU PLL</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707034275"><span>Instantiating CMU PLL IP Core</span></a>
</li>
<li >
                                <a href="#nik1398707034712"><span>CMU PLL IP Core</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707036495"><span>Input Reference Clock Sources</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707038013"><span>Dedicated Reference Clock Pins</span></a>
</li>
<li >
                          <a href="#nik1398707038404"><span>Receiver Input Pins</span></a>
</li>
<li >
                          <a href="#nik1398707038794"><span>PLL Cascading as an Input Reference Clock Source</span></a>
</li>
<li >
                          <a href="#nik1398707039231"><span>Reference Clock Network</span></a>
</li>
<li >
                          <a href="#nik1401153922926"><span>Global Clock or Core Clock as an Input Reference Clock</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707039714"><span>Transmitter Clock Network</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707041092"><span>x1 Clock Lines</span></a>
</li>
<li >
                          <a href="#nik1398707042734"><span>x6 Clock Lines</span></a>
</li>
<li >
                          <a href="#nik1398707044158"><span>xN Clock Lines</span></a>
</li>
<li >
                          <a href="#nik1398707044516"><span>GT Clock Lines</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398707045896"><span>Clock Generation Block</span></a>
</li>
<li >
                    <a href="#nik1398707046364"><span>FPGA Fabric-Transceiver Interface Clocking</span></a>
</li>
<li >
                    <a href="#nik1398707049182"><span>Transmitter Data Path Interface Clocking</span></a>
</li>
<li >
                    <a href="#nik1398707051534"><span>Receiver Data Path Interface Clocking</span></a>
</li>
<li >
                    <a href="#dri1470844801638"><span>Unused/Idle Clock Line Requirements</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707052002"><span>Channel Bonding</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1401142815875"><span>PMA Bonding</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1401143886738"><span>x6/xN Bonding</span></a>
</li>
<li >
                                <a href="#nik1401145683794"><span>PLL Feedback Compensation Bonding</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1401148375283"><span>PMA and PCS Bonding</span></a>
</li>
<li >
                          <a href="#nik1401151311918"><span>Selecting Channel Bonding Schemes</span></a>
</li>
<li >
                          <a href="#nik1401151869419"><span>Skew Calculations</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398707053366"><span>PLL Feedback and Cascading Clock Network</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706951742"><span>Using PLLs and Clock Networks</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707053850"><span>Non-bonded Configurations</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707055251"><span>Implementing Single Channel x1 Non-Bonded Configuration</span></a>
</li>
<li >
                                <a href="#nik1398707056443"><span>Implementing Multi-Channel x1 Non-Bonded Configuration</span></a>
</li>
<li >
                                <a href="#nik1398707058697"><span>Implementing Multi-Channel xN Non-Bonded Configuration</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707059181"><span>Bonded Configurations</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707061265"><span>Implementing x6/xN Bonding Mode</span></a>
</li>
<li >
                                <a href="#nik1398707062627"><span>Implementing PLL Feedback Compensation Bonding Mode</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398707062939"><span>Implementing PLL Cascading</span></a>
</li>
<li >
                          <a href="#nik1398707064227"><span>Mix and Match Example</span></a>
</li>
<li >
                          <a href="#jba1423245019355"><span>Timing Closure Recommendations</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#ecz1527612660796"><span>PLLs and Clock Networks Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398706951368"><span>Resetting Transceiver Channels</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li >
                    <a href="#nik1398707067572"><span>When Is Reset Required?</span></a>
</li>
<li >
                    <a href="#mta1445556573309"><span>Transceiver PHY Implementation</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707067962"><span>How Do I Reset?</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#mta1444888889893"><span>Model 1: Default Model</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707069857"><span>Recommended Reset Sequence</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707073658"><span>Resetting the Transmitter During Device Operation</span></a></li>
<li><a href="#nik1398707076303"><span>Resetting the Receiver During Device Operation</span></a></li>
<li><a href="#mta1444942805836"><span>Resetting the Transceiver Channel During Device Operation</span></a></li>
<li><a href="#mta1444943335076"><span>Dynamic Reconfiguration of Channel Using the Default Model</span></a></li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#mta1444889026739"><span>Model 2: Acknowledgment Model</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#mta1444944979860"><span>Recommended Reset Sequence</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#mta1444945189564"><span>Resetting the Transmitter During Device Operation</span></a></li>
<li><a href="#mta1445639443735"><span>Resetting the Receiver During Device Operation</span></a></li>
<li><a href="#mta1445650028095"><span>Dynamic Reconfiguration of Transmitter Channel Using the Acknowledgment Model</span></a></li>
<li><a href="#mta1444946169051"><span>Dynamic Reconfiguration of Receiver Channel Using the Acknowledgment Model</span></a></li>
</ul>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398707079147"><span>Transceiver Blocks Affected by Reset and Powerdown Signals</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707081227"><span>Using the Transceiver PHY Reset Controller</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707081602"><span>Parameterizing the Transceiver PHY Reset Controller IP</span></a>
</li>
<li >
                          <a href="#nik1398707081960"><span>Transceiver PHY Reset Controller Parameters</span></a>
</li>
<li >
                          <a href="#nik1398707084311"><span>Transceiver PHY Reset Controller Interfaces</span></a>
</li>
<li >
                          <a href="#nik1398707084795"><span>Transceiver PHY Reset Controller Resource Utilization</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707085263"><span>Using a User-Coded Reset Controller</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707086984"><span>User-Coded Reset Controller Signals</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398707088896"><span>Combining Status or PLL Lock Signals</span></a>
</li>
<li >
                    <a href="#nik1398707090135"><span>Timing Constraints for Bonded PCS and PMA Channels</span></a>
</li>
<li >
                    <a href="#bxn1527613882792"><span>Resetting Transceiver Channels Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398707091164"><span>Arria 10 Transceiver PHY Architecture</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                    <a href="#nik1398707091585"><span>Arria 10 PMA Architecture</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707093104"><span>Transmitter</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707094325"><span>Serializer</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707095767"><span>Transmitter Buffer</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#jba1415479548479"><span>High Speed Differential I/O</span></a></li>
<li><a href="#nik1398707096880"><span>Programmable Output Differential Voltage</span></a></li>
<li><a href="#nik1398707099259"><span>Programmable Pre-Emphasis</span></a></li>
<li><a href="#jba1415490269178"><span>Power Distribution Network (PDN) induced Inter-Symbol Interference (ISI) compensation</span></a></li>
<li><a href="#nik1398707099602"><span>Programmable Transmitter On-Chip Termination (OCT)</span></a></li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707100899"><span>Receiver</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707102217"><span>Receiver Buffer</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707102580"><span>Programmable Common Mode Voltage (VCM)</span></a></li>
<li><a href="#nik1398707102970"><span>Programmable Differential On-Chip Termination (OCT)</span></a></li>
<li><a href="#nik1398707103407"><span>Signal Detector</span></a></li>
<li><a href="#nik1398707104770"><span>Continuous Time Linear Equalization (CTLE)</span></a></li>
<li><a href="#nik1398707105238"><span>Variable Gain Amplifier (VGA)</span></a></li>
<li><a href="#nik1398707109192"><span>Decision Feedback Equalization (DFE)</span></a></li>
<li><a href="#jba1427748612555"><span>How to Enable CTLE and DFE</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707112926"><span>Clock Data Recovery (CDR) Unit</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707113348"><span>Lock-to-Reference Mode</span></a></li>
<li><a href="#nik1398707113738"><span>Lock-to-Data Mode</span></a></li>
<li><a href="#nik1398707114050"><span>CDR Lock Modes</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707116145"><span>Deserializer</span></a>
</li>
</ul>
</li>
<li >
                          <a href="#nik1398707118496"><span>Loopback</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707121262"><span>Arria 10 Enhanced PCS Architecture</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707121620"><span>Transmitter Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707122026"><span>Enhanced PCS TX FIFO</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707122369"><span>Phase Compensation Mode</span></a></li>
<li><a href="#nik1398707122744"><span>Register Mode</span></a></li>
<li><a href="#nik1398707123071"><span>Interlaken Mode</span></a></li>
<li><a href="#nik1398707123461"><span>Basic Mode</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707124853"><span>Interlaken Frame Generator</span></a>
</li>
<li >
                                <a href="#nik1398707126386"><span>Interlaken CRC-32 Generator</span></a>
</li>
<li >
                                <a href="#nik1398707127605"><span>64B/66B Encoder and Transmitter State Machine (TX SM)</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707127885"><span>Pattern Generators</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707130067"><span>PRBS Pattern Generator (Shared between Enhanced PCS and Standard PCS)</span></a></li>
<li><a href="#nik1398707130551"><span>Pseudo-Random Pattern Generator</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707132837"><span>Scrambler</span></a>
</li>
<li >
                                <a href="#nik1398707133290"><span>Interlaken Disparity Generator</span></a>
</li>
<li >
                                <a href="#nik1398707135798"><span>TX Gearbox, TX Bitslip and Polarity Inversion</span></a>
</li>
<li >
                                <a href="#nik1398707137035"><span>KR FEC Blocks</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707137301"><span>Receiver Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707138459"><span>RX Gearbox, RX Bitslip, and Polarity Inversion</span></a>
</li>
<li >
                                <a href="#nik1398707138833"><span>Block Synchronizer</span></a>
</li>
<li >
                                <a href="#nik1398707139239"><span>Interlaken Disparity Checker</span></a>
</li>
<li >
                                <a href="#nik1398707139551"><span>Descrambler</span></a>
</li>
<li >
                                <a href="#nik1398707140113"><span>Interlaken Frame Synchronizer</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707140487"><span>64B/66B Decoder and Receiver State Machine (RX SM)</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707141740"><span>PRBS Checker</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707142867"><span>Pseudo Random Pattern Verifier</span></a>
</li>
<li >
                                <a href="#nik1398707143117"><span>10GBASE-R Bit-Error Rate (BER) Checker</span></a>
</li>
<li >
                                <a href="#nik1398707143429"><span>Interlaken CRC-32 Checker</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707143756"><span>Enhanced PCS RX FIFO</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707144146"><span>Phase Compensation Mode</span></a></li>
<li><a href="#nik1398707144567"><span>Register Mode</span></a></li>
<li><a href="#nik1398707145835"><span>Interlaken Mode</span></a></li>
<li><a href="#nik1398707146303"><span>10GBASE-R Mode</span></a></li>
<li><a href="#nik1398707147567"><span>Basic Mode</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707148861"><span>RX KR FEC Blocks</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398706947370"><span>Arria 10 Standard PCS Architecture</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707149938"><span>Transmitter Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707151367"><span>TX FIFO (Shared with Enhanced PCS and PCIe Gen3 PCS)</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707151835"><span>TX FIFO Low Latency Mode</span></a></li>
<li><a href="#nik1398707152225"><span>TX FIFO Register Mode</span></a></li>
<li><a href="#jba1417630702496"><span>TX FIFO Fast Register Mode</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707154322"><span>Byte Serializer</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707155227"><span>Bonded Byte Serializer</span></a></li>
<li><a href="#nik1398707155617"><span>Byte Serializer Disabled Mode</span></a></li>
<li><a href="#nik1398707156022"><span>Byte Serializer Serialize x2 Mode</span></a></li>
<li><a href="#nik1398707156428"><span>Byte Serializer Serialize x4 Mode</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707157712"><span>8B/10B Encoder</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707158963"><span>8B/10B Encoder Control Code Encoding</span></a></li>
<li><a href="#nik1398707159400"><span>8B/10B Encoder Reset Condition</span></a></li>
<li><a href="#nik1398707159805"><span>8B/10B Encoder Idle Character Replacement Feature</span></a></li>
<li><a href="#nik1398707160211"><span>8B/10B Encoder Current Running Disparity Control Feature</span></a></li>
<li><a href="#nik1398707160617"><span>8B/10B Encoder Bit Reversal Feature</span></a></li>
<li><a href="#nik1398707161038"><span>8B/10B Encoder Byte Reversal Feature</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707161381"><span>Polarity Inversion Feature</span></a>
</li>
<li >
                                <a href="#nik1398707161787"><span>Pseudo-Random Binary Sequence (PRBS) Generator</span></a>
</li>
<li >
                                <a href="#nik1398707162582"><span>TX Bit Slip</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707163003"><span>Receiver Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707164465"><span>Word Aligner</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707164840"><span>Word Aligner Bit Slip Mode</span></a></li>
<li><a href="#nik1398707165230"><span>Word Aligner Manual Mode</span></a></li>
<li><a href="#nik1398707165651"><span>Word Aligner Synchronous State Machine Mode</span></a></li>
<li><a href="#nik1398707166056"><span>Word Aligner Deterministic Latency Mode</span></a></li>
<li><a href="#nik1398707166400"><span>Word Aligner Pattern Length for Various Word Aligner Modes</span></a></li>
<li><a href="#nik1398707166774"><span>Word Aligner RX Bit Reversal Feature</span></a></li>
<li><a href="#nik1398707167414"><span>Word Aligner RX Byte Reversal Feature</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707167804"><span>RX Polarity Inversion Feature</span></a>
</li>
<li >
                                <a href="#nik1398707168209"><span>Rate Match FIFO</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707169383"><span>8B/10B Decoder</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707170838"><span>8B/10B Decoder Control Code Encoding</span></a></li>
<li><a href="#nik1398707171306"><span>8B/10B Decoder Running Disparity Checker Feature</span></a></li>
</ul>
</li>
<li >
                                <a href="#nik1398707172616"><span>Pseudo-Random Binary Sequence (PRBS) Checker</span></a>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707174244"><span>Byte Deserializer</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707174665"><span>Byte Deserializer Disabled Mode</span></a></li>
<li><a href="#nik1398707175024"><span>Byte Deserializer Deserialize x2 Mode</span></a></li>
<li><a href="#nik1398707175367"><span>Byte Deserializer Deserialize x4 Mode</span></a></li>
<li><a href="#nik1398707175694"><span>Bonded Byte Deserializer</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707176884"><span>RX FIFO (Shared with Enhanced PCS and PCIe Gen3 PCS)</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#nik1398707177258"><span>RX FIFO Low Latency Mode</span></a></li>
<li><a href="#nik1398707177633"><span>RX FIFO Register Mode</span></a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707184340"><span>Arria 10 PCI Express Gen3 PCS Architecture</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707184792"><span>Transmitter Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707185198"><span>TX FIFO (Shared with Standard and Enhanced PCS)</span></a>
</li>
<li >
                                <a href="#nik1398707185619"><span>Gearbox</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707185946"><span>Receiver Datapath</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707186336"><span>Block Synchronizer</span></a>
</li>
<li >
                                <a href="#nik1398707187823"><span>Rate Match FIFO</span></a>
</li>
<li >
                                <a href="#nik1398707188276"><span>RX FIFO (Shared with Standard and Enhanced PCS)</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707188681"><span>PIPE Interface</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707189009"><span>Auto Speed Negotiation</span></a>
</li>
<li >
                                <a href="#nik1398707189399"><span>Clock Data Recovery Control</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li >
                    <a href="#ejr1526678836555"><span>Intel Arria 10 Transceiver PHY Architecture Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1398707190694"><span>Reconfiguration Interface and Dynamic Reconfiguration</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li >
                    <a href="#nik1398707194533"><span>Reconfiguring Channel and PLL Blocks</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707191458"><span>Interacting with the Reconfiguration Interface</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707192749"><span>Reading from the Reconfiguration Interface</span></a>
</li>
<li >
                          <a href="#nik1398707194096"><span>Writing to the Reconfiguration Interface</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398707196451"><span>Configuration Files</span></a>
</li>
<li >
                    <a href="#mta1426891410390"><span>Multiple Reconfiguration Profiles</span></a>
</li>
<li >
                    <a href="#mta1427241875843"><span>Embedded Reconfiguration Streamer</span></a>
</li>
<li >
                    <a href="#mta1428290708115"><span>Arbitration</span></a>
</li>
<li >
                    <a href="#mta1438038524586"><span>Recommendations for Dynamic Reconfiguration</span></a>
</li>
<li >
                    <a href="#mta1427245043738"><span>Steps to Perform Dynamic Reconfiguration</span></a>
</li>
<li >
                    <a href="#mta1427321328249"><span>Direct Reconfiguration Flow</span></a>
</li>
<li >
                    <a href="#mta1427322198457"><span>Native PHY IP or PLL IP Core Guided Reconfiguration Flow</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#mta1427326451966"><span>Reconfiguration Flow for Special Cases</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1398707196795"><span>Switching Transmitter PLL</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#nik1398707197200"><span>Switching Reference Clocks</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707197606"><span>ATX Reference Clock Switching</span></a>
</li>
<li >
                                <a href="#nik1398707197965"><span>fPLL Reference Clock Switching</span></a>
</li>
<li >
                                <a href="#nik1398707198417"><span>CDR and CMU Reference Clock Switching</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707198916"><span>Changing PMA Analog Parameters</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#mta1443050100899"><span>Changing VOD, Pre-emphasis Using Direct Reconfiguration Flow</span></a>
</li>
<li >
                          <a href="#nik1417930294818"><span>Changing CTLE Settings in Manual Mode Using Direct Reconfiguration Flow</span></a>
</li>
<li >
                          <a href="#pra1458247543933"><span>CTLE Settings in Triggered Adaptation Mode</span></a>
</li>
<li >
                          <a href="#mta1428277625615"><span>Enabling and Disabling Loopback Modes Using Direct Reconfiguration Flow</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1398707191068"><span>Ports and Parameters</span></a>
</li>
<li >
                    <a href="#nik1404875723802"><span>Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1407040728522"><span>Embedded Debug Features</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#mta1430357652721"><span>Altera Debug Master Endpoint</span></a>
</li>
<li class='expand collapsable'>
                          <a href="#mta1428283115002"><span>Optional Reconfiguration Logic</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1407042976559"><span>Capability Registers</span></a>
</li>
<li >
                                <a href="#mta1430364781878"><span>Control and Status Registers</span></a>
</li>
<li >
                                <a href="#nik1407098811799"><span>PRBS Soft Accumulators</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1398707199337"><span>Using Data Pattern Generators and Checkers</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#nik1398707199759"><span>Using PRBS Data Pattern Generator and Checker</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                                <a href="#nik1398707200243"><span>Enabling the PRBS Data Generator in non bonded designs</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#mta1428344054486"><span>Examples of Enabling the PRBS9 and PRBS31 Pattern Generators in non bonded designs</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#pra1458073043039"><span>Enabling the PRBS Data Generator in bonded designs</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#pra1458590032766"><span>Examples of Enabling the PRBS9 and PRBS31 Pattern Generators in bonded designs</span></a></li>
</ul>
</li>
<li class='expand collapsable'>
                                <a href="#nik1398707200711"><span>Enabling the PRBS Data Checker in non bonded design</span></a>
<ul class="level_5 no-bullets collapse-parent">
<li><a href="#mta1428351044934"><span>Examples of Enabling the PRBS Data Checker</span></a></li>
</ul>
</li>
<li >
                                <a href="#pra1458074890232"><span>Enabling the PRBS Checker in bonded designs</span></a>
</li>
<li >
                                <a href="#nik1398707201632"><span>Disabling/Enabling PRBS Pattern Inversion</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#mta1428355323466"><span>Using Pseudo Random Pattern Mode</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1398707201164"><span>Enabling Pseudo Random Pattern Mode</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li >
                    <a href="#nik1415328696727"><span>Timing Closure Recommendations</span></a>
</li>
<li >
                    <a href="#nik1398707202053"><span>Unsupported Features</span></a>
</li>
<li >
                    <a href="#nik1398707202427"><span>Arria 10 Transceiver Register Map</span></a>
</li>
<li >
                    <a href="#qsj1527613350854"><span>Reconfiguration Interface and Dynamic Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1415404156118"><span>Calibration</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li >
                    <a href="#nik1415404385309"><span>Reconfiguration Interface and Arbitration with PreSICE Calibration Engine</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1415406336272"><span>Calibration Registers</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1415407019307"><span>Avalon-MM Interface Arbitration Registers</span></a>
</li>
<li >
                          <a href="#nik1415407201678"><span>Transceiver Channel Calibration Registers</span></a>
</li>
<li >
                          <a href="#nik1415407242773"><span>Fractional PLL Calibration Registers</span></a>
</li>
<li >
                          <a href="#nik1415407720096"><span>ATX PLL Calibration Registers</span></a>
</li>
<li >
                          <a href="#joc1429213388130"><span>Capability Registers</span></a>
</li>
<li >
                          <a href="#joc1442867401304"><span>Rate Switch Flag Register</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#nik1415407985270"><span>Power-up Calibration</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1415408064161"><span>User Recalibration</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#joc1422300019876"><span>Recalibration After Transceiver Reference Clock Frequency or Data Rate Change</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#joc1422307341395"><span>User Recalibration</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1415488904289"><span>Calibration Example</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1415488931807"><span>ATX PLL Recalibration</span></a>
</li>
<li >
                          <a href="#nik1415488945900"><span>Fractional PLL Recalibration</span></a>
</li>
<li >
                          <a href="#nik1415586781546"><span>CDR/CMU PLL Recalibration</span></a>
</li>
<li >
                          <a href="#nik1415587287471"><span>PMA Recalibration</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#qbw1527613732209"><span>Calibration Revision History</span></a>
</li>
</ul>
</li>
            </ul>
<ul class="level_1 no-bullets collapse-parent nav">
                  <li class='expand collapsable'>
              <a href="#nik1402798386738"><span>Analog Parameter Settings</span></a>
<ul class="level_2 no-bullets collapse-parent nav">
<li >
                    <a href="#nik1402798388087"><span>Making Analog Parameter Settings using the Assignment Editor</span></a>
</li>
<li >
                    <a href="#nik1402798388427"><span>Updating Quartus Settings File with the Known Assignment</span></a>
</li>
<li >
                    <a href="#nik1402798388802"><span>Analog Parameter Settings List</span></a>
</li>
<li class='expand collapsable'>
                    <a href="#nik1402798389158"><span>Receiver General Analog Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1402798389489"><span>XCVR_A10_RX_LINK</span></a>
</li>
<li >
                          <a href="#nik1402798389794"><span>XCVR_A10_RX_TERM_SEL</span></a>
</li>
<li >
                          <a href="#jba1415393825041"><span>XCVR_VCCR_VCCT_VOLTAGE - RX</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1402798390122"><span>Receiver Analog Equalization Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li class='expand collapsable'>
                          <a href="#mta1427676798269"><span>CTLE Settings</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1407963971296"><span>XCVR_A10_RX_ONE_STAGE_ENABLE</span></a>
</li>
<li >
                                <a href="#nik1402798390465"><span>XCVR_A10_RX_EQ_DC_GAIN_TRIM</span></a>
</li>
<li >
                                <a href="#nik1402798390783"><span>XCVR_A10_RX_ADP_CTLE_ACGAIN_4S</span></a>
</li>
<li >
                                <a href="#nik1402798391157"><span>XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#mta1427677056570"><span>VGA Settings</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1402798391472"><span>XCVR_A10_RX_ADP_VGA_SEL</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                          <a href="#nik1402798391806"><span>Decision Feedback Equalizer (DFE) Settings</span></a>
<ul class="level_4 no-bullets collapse-parent nav">
<li >
                                <a href="#nik1402798392157"><span>XCVR_A10_RX_ADP_DFE_FXTAP</span></a>
</li>
</ul>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1402798392514"><span>Transmitter General Analog Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1402798392835"><span>XCVR_A10_TX_LINK</span></a>
</li>
<li >
                          <a href="#jba1441730462759"><span>XCVR_A10_TX_TERM_SEL</span></a>
</li>
<li >
                          <a href="#nik1402798393157"><span>XCVR_A10_TX_COMPENSATION_EN</span></a>
</li>
<li >
                          <a href="#jba1416862839140"><span>XCVR_VCCR_VCCT_VOLTAGE - TX</span></a>
</li>
<li >
                          <a href="#mta1428206358201"><span>XCVR_A10_TX_SLEW_RATE_CTRL</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1402798393499"><span>Transmitter Pre-Emphasis Analog Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1402798393817"><span>XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T</span></a>
</li>
<li >
                          <a href="#nik1402798394143"><span>XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T</span></a>
</li>
<li >
                          <a href="#nik1402798394472"><span>XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP</span></a>
</li>
<li >
                          <a href="#nik1402798394831"><span>XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP</span></a>
</li>
<li >
                          <a href="#nik1402798395174"><span>XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T</span></a>
</li>
<li >
                          <a href="#nik1402798395485"><span>XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T</span></a>
</li>
<li >
                          <a href="#nik1402798395795"><span>XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP</span></a>
</li>
<li >
                          <a href="#nik1402798396169"><span>XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#mta1430010533865"><span>Transmitter VOD Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1402798396474"><span>XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL</span></a>
</li>
</ul>
</li>
<li class='expand collapsable'>
                    <a href="#nik1402798396779"><span>Dedicated Reference Clock Settings</span></a>
<ul class="level_3 no-bullets collapse-parent nav">
<li >
                          <a href="#nik1402798397113"><span>XCVR_A10_REFCLK_TERM_TRISTATE</span></a>
</li>
<li >
                          <a href="#jba1441733634801"><span>XCVR_A10_TX_XTX_PATH_ANALOG_MODE</span></a>
</li>
</ul>
</li>
<li >
                    <a href="#elv1471272447825"><span>Unused Transceiver RX Channels Settings</span></a>
</li>
<li >
                    <a href="#urr1526681328851"><span>Analog Parameter Settings Revision History</span></a>
</li>
</ul>
</li>
            </ul>
</li>
      </ul>
</div>
    <button class="button overlay-close"></button>
</section>
</div>
</div>
</div>
      <div class="sidebar-collapse-handle hidden-xs"></div>
    </aside>

    <div class="sidebar-content-container">
      <div class="btn-inline">
        <div class="button-container btn-inline">





<div class="container">
    <a class="btn btn-primary undefined bottom-margin" type="button" href="/content/dam/altera-www/global/en_US/pdfs/literature/hb/arria-10/ug_arria10_xcvr_phy.pdf"><svg class="download-icon svg-sprite btn-icon">
        <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#download-icon"></use>
    </svg>Download PDF</a>
</div>
</div>
<div class="button-container btn-inline">





<div class="container">
    <a class="btn btn-primary undefined bottom-margin" type="button" href="https://www.altera.com/bin/rssdoc?name=nik1398707230472"><svg class="rss-icon svg-sprite btn-icon">
        <use xlink:href="/etc/clientlibs/altera-www/global/img/icons/icon-sprites.svg#rss-icon"></use>
    </svg>RSS</a>
</div>
</div>
</div>
      <div>
    	<div class="text parbase"><div class="container top-padding bottom-padding">
UG-01143 | 2018.10.16</div>
</div>
</div>
      <div class="child-pages-references references parbase">







 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398706768037">
          <h1>
          
            Arria 10 Transceiver PHY Overview 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	     <div class="body conbody"><div class="abstract">       <span class="shortdesc">This user guide provides details about the				<span class="keyword">               Arria<sup>Â®</sup> 10 </span> transceiver physical (PHY) layer architecture,			PLLs, clock networks, and transceiver PHY IP.</span> It also provides protocol		specific implementation details and describes features such as transceiver reset and dynamic		reconfiguration of transceiver channels and PLLs.</div> 	     <p class="p">         <span class="keyword">               Intel<sup>Â®</sup>            </span>			      <span class="keyword">               Arria<sup>Â®</sup> 10 </span> FPGAs offer up to 96 GX transceiver			channels with integrated advanced high speed analog signal conditioning and clock data			recovery techniques for chip-to-chip, chip-to-module, and backplane applications. </p> 	     <p class="p">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX and SX devices have GX transceiver			channels that can support data rates up to 17.4 Gbps for chip-to-chip applications and			12.5 Gbps for backplane applications. </p> 	     <p class="p"> The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GT device has up to 6 GT transceiver			channels, that can support data rates up to 25.8 Gbps for short reach chip-to-chip and			chip-to-module applications. Additionally, the GT devices have GX transceiver channels			that can support data rates up to 17.4 Gbps for chip-to-chip and 12.5 Gbps for backplane			applications. If all 6 GT channels are used in GT mode, then the GT device also has up			to 54 GX transceiver channels. </p> 	     <p class="p">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> transceivers support reduced power modes			with data rates up to 11.3 Gbps (chip-to-chip) for critical power sensitive designs. In			GX devices that have transceivers on both sides of the device, each side can be operated			independently in standard and reduced power modes. You can achieve transmit and receive			data rates below 1.0 Gbps with oversampling.</p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706768037__table_2A9931550F694F4CA3A10DC63533B1EF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 1. &nbsp;</span>Data Rates Supported by GX Transceiver Channel Type</span></span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d14787e167" rowspan="2" valign="top" width="20%">Device Variant </th>						            <th class="entry" colspan="2" id="d14787e170" valign="top">Standard Power Mode							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_gx_power"><sup><span class="enumeration fn-enumeration">1</span></sup></a>                     <sup class="ph sup">,</sup>							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_tx_min_datarate"><sup><span class="enumeration fn-enumeration">2</span></sup></a>                  </th>						            <th class="entry" id="d14787e190" valign="top" width="26.666666666666668%">Reduced Power Mode							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_gx_power"><sup><span class="enumeration fn-enumeration">1</span></sup></a>                     <sup class="ph sup">,</sup>							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_tx_min_datarate"><sup><span class="enumeration fn-enumeration">2</span></sup></a>                  </th>					          </tr>					          <tr class="row">						            <th class="entry" id="d14787e210" valign="top" width="26.666666666666668%">Chip-to-Chip </th>						            <th class="entry" id="d14787e213" valign="top" width="26.666666666666668%">Backplane </th>						            <th class="entry" id="d14787e216" valign="top" width="26.666666666666668%">Chip-to-Chip </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d14787e167 " valign="top" width="20%">SX							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_sx"><sup><span class="enumeration fn-enumeration">3</span></sup></a>						            </td>						            <td class="entry" headers="d14787e170 d14787e210 " valign="top" width="26.666666666666668%">1.0 Gbps to 17.4 Gbps </td>						            <td class="entry" headers="d14787e170 d14787e213 " valign="top" width="26.666666666666668%">1.0 Gbps to 12.5 Gbps </td>						            <td class="entry" headers="d14787e190 d14787e216 " valign="top" width="26.666666666666668%">1.0 Gbps to 11.3 Gbps </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d14787e167 " valign="top" width="20%">GX<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_sx"><sup><span class="enumeration fn-enumeration">3</span></sup></a>						            </td>						            <td class="entry" headers="d14787e170 d14787e210 " valign="top" width="26.666666666666668%">1.0 Gbps to 17.4 Gbps </td>						            <td class="entry" headers="d14787e170 d14787e213 " valign="top" width="26.666666666666668%">1.0 Gbps to 12.5 Gbps </td>						            <td class="entry" headers="d14787e190 d14787e216 " valign="top" width="26.666666666666668%">1.0 Gbps to 11.3 Gbps </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d14787e167 " valign="top" width="20%">GT							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_gt"><sup><span class="enumeration fn-enumeration">4</span></sup></a>						            </td>						            <td class="entry" headers="d14787e170 d14787e210 " valign="top" width="26.666666666666668%">1.0 Gbps to 17.4 Gbps </td>						            <td class="entry" headers="d14787e170 d14787e213 " valign="top" width="26.666666666666668%">1.0 Gbps to 12.5 Gbps </td>						            <td class="entry" headers="d14787e190 d14787e216 " valign="top" width="26.666666666666668%">1.0 Gbps to 11.3 Gbps </td>					          </tr>				        </tbody>			      </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706768037__table_30015CAA1C134C2FB9A81F2BB9FA8AB1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 2. &nbsp;</span>Data Rates Supported by GT Transceiver Channel Type</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d14787e308" rowspan="2" valign="top" width="20%">Device Variant <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_gt"><sup><span class="enumeration fn-enumeration">4</span></sup></a>                  </th> 			               <th class="entry" colspan="2" id="d14787e315" valign="top"> Data Rates<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_5" name="fnsrc_5"><sup>5</sup></a>                     <sup class="ph sup">,</sup>							              <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706768037__fn_tx_min_datarate"><sup><span class="enumeration fn-enumeration">2</span></sup></a>						            </th> 		             </tr> 		             <tr class="row"> 			               <th class="entry" id="d14787e331" valign="top" width="40%">Chip-to-Chip 			 </th> 			               <th class="entry" id="d14787e334" valign="top" width="40%">Backplane 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d14787e308 " valign="top" width="20%">GT 			 </td> 			               <td class="entry" headers="d14787e315 d14787e331 " valign="top" width="40%">1.0 Gbps to 25.8 Gbps </td> 			               <td class="entry" headers="d14787e315 d14787e334 " valign="top" width="40%">1.0 Gbps to 12.5 Gbps </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="note note" id="nik1398706768037__note_N10175_N10017_N10001"><span class="notetitle">Note:</span> The device data rates depend on the device			speed grade. Refer to <cite class="cite">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</cite> for details on available speed			grades and supported data rates. </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/sam1403480274650.html#sam1403480009265" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Overview</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706768037__fn_gx_power"><sup>1</sup></a>  To operate GX transceiver channels at designated								data rates in standard and reduced power modes, apply the								corresponding core and periphery power supplies. Refer to the <cite xmlns="" class="cite">Arria 10 Device Datasheet</cite> for more								details. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706768037__fn_tx_min_datarate"><sup>2</sup></a>  The minimum operational data								rate is 1.0 Gbps for both the transmitter and receiver. For								transmitter data rates less than 1.0 Gbps, oversampling must be								applied at the transmitter. For receiver data rates less than 1.0								Gbps, oversampling must be applied at the receiver.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706768037__fn_sx"><sup>3</sup></a>  For SX and GX device								variants, the maximum transceiver data rates are specified for the								fastest (â1) transceiver speed grade. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706768037__fn_gt"><sup>4</sup></a>  For GT device variants,								the maximum transceiver data rates are specified for (-1)								transceiver speed grade. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_5" name="fntarg_5"><sup>5</sup></a>  Because the								GT transceiver channels are designed for peak performance, they do								not have a reduced power mode of operation.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706771879">
          <h1>
          
            Device Transceiver Layout 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706771879__section_6903C374430049A7A36197CB65DCC412"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706771879__fig_A7D35B076F884EBB878415C081C0306C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 1.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> FPGA Architecture Block Diagram</span><span class="desc figdesc">The transceiver channels are placed on the left side periphery in most						<span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> devices. For larger Arria 10 devices,					additional transceiver channels are placed on the right side periphery. </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706771879__image_407C62B6BDA0443586A79EBA5C240899" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706769457.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div> 	     <div class="section" id="nik1398706771879__section_EEFBC927152B47E7AB28BBC769FB3494"> 	 </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706779243">
          <h1>
          
            Arria 10 GX Device Transceiver Layout 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc">The largest <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX device includes			96 transceiver channels. </span> A column array of eight transceiver banks on the		left and the right side periphery of the device is shown in the following figure. Each		transceiver bank has six transceiver channels. Some devices have transceiver banks with only		three channels. The transceiver banks with only three channels are the uppermost transceiver		banks. <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices also include PCI Express* Hard IP		blocks.</div> 	     <div class="section" id="nik1398706779243__section_C1862382E8174C8CAD396E38DE9C34A0"> 		       <p class="p">The figures below illustrate different transceiver bank layouts for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX device variants.</p>			      <p class="p">For more information about PCIe* Hard IP transceiver placements, refer to <cite class="cite">Related Information</cite> at the end of this section.</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_20163B08DC984975A0B4244E845C4C79"><span class="figcap"><span class="enumeration fig-enumeration">Figure 2.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 96 Transceiver Channels					and Four PCIe Hard IP Blocks</span><div class="figbody"> 		           		          <embed xmlns="" class="image doc-portal-img" id="nik1398706779243__image_9E827BDDBE824DFBAD655FB3310E8715" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706772316.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_B142C278E6D446E887A8C7F99C974EED"><span class="figcap"><span class="enumeration fig-enumeration">Figure 3.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 72 and 48 Transceiver					Channels and Four PCIe Hard IP Blocks.</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706779243__image_EAA90D1CCE1E478B80E8BC6760D02EA2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706773900.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_0125D8DA16E949808D1C3503BFFEBCD4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 4.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 66 Transceiver					Channels and Three PCIe Hard IP Blocks</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706779243__image_E61934D5212F45F6B23E72EB50C81D29" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706775231.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_8130C27B06A243688276C9827FA95826"><span class="figcap"><span class="enumeration fig-enumeration">Figure 5.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 48, 36, and 24					Transceiver Channels and Two PCIe Hard IP Blocks</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706779243__image_45D1D85E09AD4F69898B742358FFD5F3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706776250.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_EC5F126146D94883BDA0D53B83F16C03"><span class="figcap"><span class="enumeration fig-enumeration">Figure 6.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 12 Transceiver					Channels and One PCIe Hard IP Block</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706779243__image_74CEE0A8F0C64834872A7F278A2A74E5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706777394.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706779243__fig_EB9C28FD387C4090B37426E6517A2760"><span class="figcap"><span class="enumeration fig-enumeration">Figure 7.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GX Devices with 6 Transceiver Channels					and One PCIe Hard IP Block</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706779243__image_2A62BC11D77943C8BAED2B331BC0E5BF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706778303.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1414599283601.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415230609011.html" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM Interface for PCIe Solutions				User Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415138844137.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM DMA Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415123763821.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface with SR-IOV PCIe Solutions User				Guide</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706783145">
          <h1>
          
            Arria 10 GT Device Transceiver Layout 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GT device has 72 transceiver			channels and four PCI Express* Hard IP blocks. A total of 6 GT transceiver channels that			can support data rates up to 25.8 Gbps. </span>   </div> 	     <div class="section" id="nik1398706783145__section_8E26ACE032404606886463E10C0BF094">			      <p class="p">In the GT device, transceiver banks GXBL1E, GXBL1G, and GXBL1H each contain two				GT transceiver channels. Transceiver banks GXBL1E and GXBL1H channels 3 and 4 can be				used as GT or GX transceiver channel. Transceiver bank GXBL1G channels 0 and 1 can				be used as GT or GX transceiver channels. When none of the GT capable transceiver				channels are used as GT transceiver channels, the entire transceiver channels in the				bank can be reconfigured as GX transceiver channels. However, when any of the GT				capable transceiver channels in transceiver banks GXBL1E, GXBL1G, and GXBL1H is				enabled as a GT transceiver channel, the remaining channels in the transceiver bank				cannot be used with the exception of the other GT capable channel in the transceiver				bank. </p>			      <p class="p">If you're using GT transceivers in bank GXBL1E, then the adjacent PCIe* Hard IP				block cannot be used.</p>									      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706783145__fig_09DDF01971E84887B0645FB4BB6DA193"><span class="figcap"><span class="enumeration fig-enumeration">Figure 8.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> GT Device with 72 Transceiver Channels					and Four PCIe Hard IP Blocks</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706783145__image_6598CCC08C2A4FD7ACDCEDF0495CAD97" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706780870.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">The GT device has 72 transceiver channels, which include 6 GT transceiver				channels supporting data rates greater than 17.4 Gbps. If all				six				GT transceiver channels are used in GT mode,				there				are				54 GX transceiver channels that can drive chip to chip data rates				up to 17.4 Gbps and backplanes at data rates up to 12.5 Gbps and 12 GX channels that				are unusable.</p>			      <p class="p">In the GT device, the GX transceiver channels on the entire right side can be				used in standard or reduced power mode. In GT devices where none of the GT channels				are used to operate in GT data rates above 17.4 Gbps, the transceiver channels on				either the entire right side or entire left side can be used as GX channels in				standard or reduced power mode. </p>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1414599283601.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415230609011.html" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM Interface for PCIe Solutions				User Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415138844137.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM DMA Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415123763821.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface with SR-IOV PCIe Solutions User				Guide</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706783520">
          <h1>
          
            Arria 10 GX and GT Device Package Details 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">The following tables list package sizes, available transceiver channels,			and PCI Express* Hard IP blocks for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX and GT devices. </span>	  </div>		    <div class="section" id="nik1398706783520__section_A05AF6E6D6A5442DBAC9DAF1B5DBB00C">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706783520__table_1290A1D8B5B248EF874FEA3439EC551A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 3. &nbsp;</span> Package Details for GX Devices with Transceivers and Hard IP Blocks					Located on the Left Side Periphery of the Device </span></span><span class="desc tabledesc">					          <ul xmlns="" class="ul" id="nik1398706783520__ul_kpn_1qx_bq">						            <li class="li">Package U19: 19mm x 19mm package; 484 pins.</li>						            <li class="li">Package F27: 27mm x 27mm package; 672 pins.</li>						            <li class="li">Package F29: 29mm x 29mm package; 780 pins.</li>						            <li class="li">Packages F34 and F35: 35 mm x 35 mm package size; 1152 pins.</li>						            <li class="li">Package F40: 40 mm x 40 mm package size; 1517 pins. K = 36 transceiver							channels, N = 48 transceiver channels.</li>					          </ul>				        </span></caption>					          					          					          					          					          					          					          					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d16108e214" valign="top" width="13.157894736842104%">Device </th>							              <th align="center" class="entry" colspan="2" id="d16108e217" valign="top"> U19 </th>							              <th align="center" class="entry" colspan="2" id="d16108e220" valign="top"> F27 </th>							              <th align="center" class="entry" colspan="2" id="d16108e223" valign="top"> F29 </th>							              <th align="center" class="entry" colspan="2" id="d16108e226" valign="top"> F34 </th>							              <th align="center" class="entry" colspan="2" id="d16108e230" valign="top"> F35 </th>							              <th align="center" class="entry" colspan="2" id="d16108e233" valign="top"> K F40 </th>							              <th align="center" class="entry" id="d16108e236" valign="top" width="7.894736842105263%"> N F40 </th>						            </tr>						            <tr class="row">							              <th class="entry" id="d16108e242" valign="top" width="13.157894736842104%"> </th>							              <th align="center" class="entry" colspan="13" id="d16108e245" valign="top">Transceiver Count,								PCIe* Hard IP Block Count </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 016 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top">6, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%"> </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 022 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top">6, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%"> </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 027 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%"> </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 032 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%"> </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 048 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top">12, 1 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top">36, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%"> </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 057 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top">36, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top">36, 2 </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%">48, 2 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 066 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top">36, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top">36, 2 </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%">48, 2 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 090 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%">48, 2 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e214 d16108e242 " valign="top" width="13.157894736842104%">GX 115 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e217 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e220 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e223 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e226 d16108e245 " valign="top">24, 2 </td>							              <td align="center" class="entry" colspan="2" headers="d16108e230 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" colspan="2" headers="d16108e233 d16108e245 " valign="top"> </td>							              <td align="center" class="entry" headers="d16108e236 d16108e245 " valign="top" width="7.894736842105263%">48, 2 </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706783520__table_5B01457AA6FB4838AA35BCCBAFE4A4A0" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 4. &nbsp;</span>					Package Details for GX and GT Devices with Transceivers and Hard					IP					Blocks Located on the Left and Right Side Periphery of the Device				</span></span><span class="desc tabledesc">					          <ul xmlns="" class="ul" id="nik1398706783520__ul_mw1_trx_bq">						            <li class="li">Package F40: 40 mm x 40 mm package size; 1517 pins. R = 66 transceiver							channels.</li>						            <li class="li">Package F45: 45mm x 45mm package size; 1932 pins. N = 48 transceiver							channels, S = 72 transceiver channels, U = 96 transceiver channels.</li>						            <li class="li">If you're using GT transceivers in bank GXBL1E, the nth adjacent PCIe							Hard IP block cannot be used.</li>					          </ul>				        </span></caption>					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d16108e548" valign="top" width="16.69449081803005%">Device </th>							              <th align="center" class="entry" id="d16108e551" valign="top" width="22.20367278797997%"> R F40 </th>							              <th align="center" class="entry" id="d16108e554" valign="top" width="22.20367278797997%"> N F45 </th>							              <th align="center" class="entry" id="d16108e557" valign="top" width="22.036727879799667%"> S F45 </th>							              <th align="center" class="entry" id="d16108e560" valign="top" width="16.86143572621035%"> U F45 </th>						            </tr>						            <tr class="row">							              <th class="entry" id="d16108e566" valign="top" width="16.69449081803005%"> </th>							              <th align="center" class="entry" colspan="4" id="d16108e569" valign="top">Transceiver Count, PCIe Hard IP Block Count </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d16108e548 d16108e566 " valign="top" width="16.69449081803005%">GX 090 </td>							              <td align="center" class="entry" headers="d16108e551 d16108e569 " valign="top" width="22.20367278797997%">66, 3 </td>							              <td align="center" class="entry" headers="d16108e554 d16108e569 " valign="top" width="22.20367278797997%">48, 4 </td>							              <td align="center" class="entry" headers="d16108e557 d16108e569 " valign="top" width="22.036727879799667%">72, 4 </td>							              <td align="center" class="entry" headers="d16108e560 d16108e569 " valign="top" width="16.86143572621035%">96, 4 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e548 d16108e566 " valign="top" width="16.69449081803005%">GX 115 </td>							              <td align="center" class="entry" headers="d16108e551 d16108e569 " valign="top" width="22.20367278797997%">66, 3 </td>							              <td align="center" class="entry" headers="d16108e554 d16108e569 " valign="top" width="22.20367278797997%">48, 4 </td>							              <td align="center" class="entry" headers="d16108e557 d16108e569 " valign="top" width="22.036727879799667%">72, 4 </td>							              <td align="center" class="entry" headers="d16108e560 d16108e569 " valign="top" width="16.86143572621035%">96, 4 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e548 d16108e566 " valign="top" width="16.69449081803005%">GT 090 </td>							              <td align="center" class="entry" headers="d16108e551 d16108e569 " valign="top" width="22.20367278797997%"> </td>							              <td align="center" class="entry" headers="d16108e554 d16108e569 " valign="top" width="22.20367278797997%"> </td>							              <td align="center" class="entry" headers="d16108e557 d16108e569 " valign="top" width="22.036727879799667%">72, 4 </td>							              <td align="center" class="entry" headers="d16108e560 d16108e569 " valign="top" width="16.86143572621035%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d16108e548 d16108e566 " valign="top" width="16.69449081803005%">GT 115 </td>							              <td align="center" class="entry" headers="d16108e551 d16108e569 " valign="top" width="22.20367278797997%"> </td>							              <td align="center" class="entry" headers="d16108e554 d16108e569 " valign="top" width="22.20367278797997%"> </td>							              <td align="center" class="entry" headers="d16108e557 d16108e569 " valign="top" width="22.036727879799667%">72, 4 </td>							              <td align="center" class="entry" headers="d16108e560 d16108e569 " valign="top" width="16.86143572621035%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706787234">
          <h1>
          
            Arria 10 SX Device Transceiver Layout 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The largest SX device includes 48 transceiver channels. All SX		devices include GX transceiver channel type. The transceiver banks in SX devices		are located on the left side periphery of the device. 	 </span>   </div> 	     <div class="section" id="nik1398706787234__section_031D4B2E41A2450593E7FA7366259060">			      <p class="p">For more information about PCIe* Hard IP transceiver placements, refer to <cite class="cite">Related Information</cite> at the end of this section.</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706787234__fig_178335EEBD744C22B4953DE7FF419D17"><span class="figcap"><span class="enumeration fig-enumeration">Figure 9.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> SX Device with 48, 36, and 24					Transceiver Channels and Two Hard IP Blocks</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706787234__image_002121B41D244D799AFB60BBD10D01B5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706783988.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706787234__fig_60391E0E730743CC89F58772AD9940B7"><span class="figcap"><span class="enumeration fig-enumeration">Figure 10.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> SX Device with 12 Transceiver Channels					and One Hard IP Block</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706787234__image_8A7B51F2403B420EA76CF5E8544F43AB" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706785368.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706787234__fig_B506F0E3486943F199ADD82C03D1FDFD"><span class="figcap"><span class="enumeration fig-enumeration">Figure 11.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> SX Device with Six Transceiver					Channels and One Hard IP Block</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706787234__image_3F790F94069948799F6F61C9C065E163" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706786309.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1414599283601.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415230609011.html" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM Interface for PCIe Solutions				User Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415138844137.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-MM DMA Interface for PCIe Solutions User				Guide</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/lbl1415123763821.html#nik1410905278518" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Avalon-ST Interface with SR-IOV PCIe Solutions User				Guide</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706787593">
          <h1>
          
            Arria 10 SX Device Package Details 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">The following tables list package sizes, available transceiver channels,			and PCI Express* Hard IP blocks for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> SX devices. </span>	  </div>		    <div class="section" id="nik1398706787593__section_15A923FE585641B3911998DF5A534902">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706787593__table_1290A1D8B5B248EF874FEA3439EC551A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 5. &nbsp;</span>Package Details for SX Devices with Transceivers and Hard IP Blocks					Located on the Left Side Periphery of the Device</span></span><span class="desc tabledesc">					          <ul xmlns="" class="ul" id="nik1398706787593__ul_hf3_rxk_rt">						            <li class="li">Package U19: 19mm x 19mm package; 484 pins.</li>						            <li class="li">Package F27: 27mm x 27mm package; 672 pins.</li>						            <li class="li">Package F29: 29mm x 29mm package; 780 pins.</li>						            <li class="li">Packages F34 and F35: 35 mm x 35 mm package size; 1152 pins.</li>						            <li class="li">Package F40: 40 mm x 40 mm package size; 1517 pins. K = 36 transceiver							channels, N = 48 transceiver channels.</li>					          </ul>				        </span></caption>					          					          					          					          					          					          					          					          					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d19072e216" valign="top" width="12.5%">Device 				</th>							              <th align="center" class="entry" colspan="2" id="d19072e219" valign="top"> U19  </th>							              <th align="center" class="entry" colspan="2" id="d19072e222" valign="top"> F27  </th>							              <th align="center" class="entry" colspan="2" id="d19072e225" valign="top"> F29  </th>							              <th align="center" class="entry" colspan="2" id="d19072e228" valign="top"> F34  </th>							              <th align="center" class="entry" colspan="2" id="d19072e232" valign="top"> F35  </th>							              <th align="center" class="entry" colspan="2" id="d19072e235" valign="top"> K F40  </th>							              <th align="center" class="entry" colspan="2" id="d19072e238" valign="top"> N F40  </th>						            </tr>						            <tr class="row">							              <th class="entry" id="d19072e244" valign="top" width="12.5%">							</th>							              <th align="center" class="entry" colspan="14" id="d19072e247" valign="top">Transceiver								Count, PCIe* Hard								IP Block Count 				</th>													            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 016 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">6, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 022 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">6, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 027 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 032 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 048 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">12, 1 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">36, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 057 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">36, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">36, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">48, 2 				</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d19072e216 d19072e244 " valign="top" width="12.5%">SX 066 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e219 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e222 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e225 d19072e247 " valign="top">							</td>							              <td align="center" class="entry" colspan="2" headers="d19072e228 d19072e247 " valign="top">24, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e232 d19072e247 " valign="top">36, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e235 d19072e247 " valign="top">36, 2 				</td>							              <td align="center" class="entry" colspan="2" headers="d19072e238 d19072e247 " valign="top">48, 2 				</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706788045">
          <h1>
          
            Transceiver PHY Architecture Overview 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> A link is defined as a single entity communication port. A link can		have one or more transceiver channels. A transceiver channel is synonymous with		a transceiver lane. 	 </p> 	     <p class="p">For example, a 10GBASE-R link has one transceiver channel or lane with a data			rate of 10.3125 Gbps. A 40GBASE-R link has four transceiver channels. Each transceiver			channel operates at a lane data rate of 10.3125 Gbps. Four transceiver channels give a			total collective link bandwidth of 41.25 Gbps (40 Gbps before and after 64B/66B Physical			Coding Sublayer (PCS) encoding and decoding). </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706791023">
          <h1>
          
            Transceiver Bank Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The transceiver bank is the fundamental unit that contains all		the functional blocks related to the device's high speed serial transceivers. 	 </span>   </div> 	     <div class="section" id="nik1398706791023__section_8956069FDC7047508A403BF0B4CEC68F"> 		       <p class="p">Each transceiver bank includes six transceiver channels in all devices except				for the devices with 66 transceiver channels. Devices with 66 transceiver channels				have both six channel and three channel transceiver banks. The uppermost transceiver				bank on the left and the right side of these devices is a three channel transceiver				bank. All other devices contain only six channel transceiver banks. </p> 		       <p class="p">The figures below show the transceiver bank architecture with the		  phase locked loop (PLL) and clock generation block (CGB) resources available in		  each bank. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706791023__fig_63785521DBB14C6FB2D747012ABAF3A4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 12.&nbsp;</span>Three-Channel GX Transceiver Bank Architecture</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706791023__image_4EB5E262340E4AF98600A8DC06059689" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706788404.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		          <div xmlns="" class="note note" id="nik1398706791023__note_N10041_N1002F_N1001C_N10019_N10001"><span class="notetitle">Note:</span> This figure is a high level overview of the transceiver bank architecture. For details about the available clock networks refer to  the <cite class="cite">PLLs and Clock Networks</cite> chapter.</div>         </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706791023__fig_92725E625470458B8ED4DD1371DD4CC2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 13.&nbsp;</span>Six-Channel GX Transceiver Bank Architecture</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706791023__image_3A8DECD030234812BA98F6C0E4A92CDC" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706789283.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		          <div xmlns="" class="note note" id="nik1398706791023__note_N1005D_N1004B_N1001C_N10019_N10001"><span class="notetitle">Note:</span> This figure is a high level overview of the transceiver bank architecture. For details about the available clock networks refer to  the <cite class="cite">PLLs and Clock Networks</cite> chapter.</div>         </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706791023__fig_A02113DA86AF4A4BBC4B841DAFE6670B"><span class="figcap"><span class="enumeration fig-enumeration">Figure 14.&nbsp;</span> GT Transceiver Bank Architecture</span><span class="desc figdesc">In the GT device, the transceiver banks GXBL1E, GXBL1G, and GXBL1H include					GT channels. </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706791023__image_58124A6B43C7490093CDA0090E0B1860" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706790207.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		          <div xmlns="" class="note note" id="nik1398706791023__note_N1007E_N10067_N1001C_N10019_N10001"><span class="notetitle">Note:</span> This figure is a high level overview of the transceiver bank architecture. For details about the available clock networks refer to  the <cite class="cite">PLLs and Clock Networks</cite> chapter.</div>         </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706791023__fig_wdv_4qh_v5"><span class="figcap"><span class="enumeration fig-enumeration">Figure 15.&nbsp;</span> GT Transceiver Bank Architecture for Banks GXBL1E and					GXBL1H</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706791023__image_hkh_yqh_v5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1454106241262.svg" type="image/svg+xml"></embed>				        <div xmlns="" class="note note" id="nik1398706791023__note_N10094_N10084_N1001C_N10019_N10001"><span class="notetitle">Note:</span> This figure is a high level overview of the transceiver bank					architecture. For details about the available clock networks refer to the <cite class="cite">PLLs and Clock Networks</cite> chapter.</div>			      </div></div> 		       <p class="p">The transceiver channels perform all the required PHY layer functions		  between the FPGA fabric and the physical medium. The high speed clock required		  by the transceiver channels is generated by the transceiver PLLs. The master		  and local clock generation blocks (CGBs) provide the necessary high speed		  serial and low speed parallel clocks to drive the non-bonded and bonded		  channels in the transceiver bank. 		</p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707028177">PLLs and Clock Networks</a></div><div><a class="link" href="https://www.altera.com/support/training/course.html?courseCode=OSIIGX1115" target="_blank" title="Online training course for transceivers.">Transceiver Basics </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706791382">
          <h1>
          
            PHY Layer Transceiver Components 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Transceivers in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices support both Physical			Medium Attachment (PMA) and Physical Coding Sublayer (PCS) functions at the physical			(PHY) layer. </p> 	     <p class="p"> A PMA is the transceiver's electrical interface to the physical medium.		The transceiver PMA consists of standard blocks such as: 	 </p> 	     <ul class="ul" id="nik1398706791382__ul_CDB0CD93E6F040D99937107CD448FEEF">		       <li class="li" id="nik1398706791382__li_650BE2B68A4B408FB113851C3AE60250"> serializer/deserializer		  (SERDES)		</li>		       <li class="li" id="nik1398706791382__li_272EA480BE6D42A0AFD596E8F6BE74FA">clock and data recovery PLL		</li>		       <li class="li" id="nik1398706791382__li_246A5240F22E4B7D9D6A727D9A0C9D63">analog front end transmit		  drivers		</li>		       <li class="li" id="nik1398706791382__li_40499BDD9D88474EB809AF4A51523836">analog front end receive		  buffers		</li>	     </ul>	     <p class="p">The PCS can be bypassed with a PCS Direct configuration. Both the PMA and PCS			blocks are fed by multiple clock networks driven by high performance PLLs. In PCS Direct			configuration, the data flow is through the PCS block, but all the internal PCS blocks			are bypassed. In this mode, the PCS functionality is implemented in the FPGA fabric. </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706792775">
          <h1>
          
            The GX Transceiver Channel 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706792775__fig_BAB8C5890C1C4267977F62A87DBFB270"><span class="figcap"><span class="enumeration fig-enumeration">Figure 16.&nbsp;</span>GX Transceiver Channel in Full Duplex Mode.</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706792775__image_3925F5E9E8F240B98E15153E85F51BAA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706791803.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <p class="p">         <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX transceiver channels have three types of			PCS blocks that together support continuous data rates between 1.0 Gbps and 17.4 Gbps. </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706792775__table_BF66FBD716ED493BB40BEEE164793497" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 6. &nbsp;</span>PCS Types Supported by GX Transceiver Channels</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d21119e181" valign="top" width="42.857142857142854%">PCS Type 			 </th> 			               <th class="entry" id="d21119e184" valign="top" width="57.14285714285714%">Data Rate 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d21119e181 " valign="top" width="42.857142857142854%">Standard PCS </td> 			               <td class="entry" headers="d21119e184 " valign="top" width="57.14285714285714%">1.0 Gbps to							10.81344							Gbps </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d21119e181 " valign="top" width="42.857142857142854%">Enhanced PCS 			 </td> 			               <td class="entry" headers="d21119e184 " valign="top" width="57.14285714285714%">1.0 Gbps <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_6" name="fnsrc_6"><sup>6</sup></a> to 17.4 Gbps </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d21119e181 " valign="top" width="42.857142857142854%">                     PCIe* Gen3 PCS 			 </td> 			               <td class="entry" headers="d21119e184 " valign="top" width="57.14285714285714%">8 Gbps </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="note note" id="nik1398706792775__note_N10079_N1000E_N10001"><span class="notetitle">Note:</span> 			      <ol class="ol" id="nik1398706792775__ol_dhz_jfd_pr">				        <li class="li">The GX channel can also operate in PCS Direct configuration for data rates from 1.0 Gbps to 17.4 Gbps. To operate GX transceiver channels in PCS Direct designated data rates, refer to the <cite class="cite">                  <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Device Datasheet</cite> for more details on power supply, speed grade, and transceiver configurations requirement.</li>				        <li class="li">The minimum operational data rate is 1.0 Gbps for both the transmitter and					receiver. For transmitter data rates less than 1.0 Gbps, oversampling must be					applied at the transmitter. For receiver data rates less than 1.0 Gbps,					oversampling must be applied at the receiver.</li>				        <li class="li"> To operate GX transceiver channels with the PCS at designated data rates, refer to the <cite class="cite">                  <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Device Datasheet</cite> for more details on power supply, speed grade, and transceiver configurations requirement.</li>			      </ol>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Device Datasheet</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_6" name="fntarg_6"><sup>6</sup></a>  Applies when operating in								reduced power modes. For standard power modes, the Enhanced PCS								minimum data rate is 1600 Mbps.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706794090">
          <h1>
          
            The GT Transceiver Channel 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The GT transceiver channels are used for supporting data rates from 17.4 Gbps to			25.8 Gbps. The PCS Direct datapath that bypasses all PCS blocks is the primary			configuration used to support GT data rates from 17.4 Gbps to 25.8 Gbps. Alternatively,			the Enhanced PCS in Basic low latency configuration can also be used to support GT data			rates from 17.4 Gbps to 25.8 Gbps. The GT transceiver channels can also be configured as			GX transceiver channels. When they are configured as GX transceiver channels, the			Standard PCS, Enhanced PCS, and PCIe* Gen3 PCS are available and they support data rates			from 1.0 Gbps to 17.4 Gbps.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706794090__fig_C9D11B7B367941E5AC3BA16FCF819162"><span class="figcap"><span class="enumeration fig-enumeration">Figure 17.&nbsp;</span>GT Transceiver Channel in Full Duplex Mode Operating Between 17.4 Gbps and				25.8 Gbps</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706794090__image_3DB2E958DCF74993927189C18D7EE52F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706793103.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706794090__table_7323B859C3004D90A76353228E66325C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 7. &nbsp;</span>PCS Types and Data Rates Supported by GT Channel		Configurations</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d21390e180" valign="top" width="NaN%">GT Channel Configuration 			 </th> 			               <th align="center" class="entry" id="d21390e183" valign="top" width="NaN%">PCS Type 			 </th> 			               <th align="center" class="entry" id="d21390e186" valign="top" width="NaN%">Data Rates Supported 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e180 " rowspan="3" valign="top" width="NaN%">GT 			 </td> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">Standard PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">Not available for GT configuration</td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">Enhanced PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">17.4 Gbps to 25.8 Gbps<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_7" name="fnsrc_7"><sup>7</sup></a>						            </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">PCIe Gen3 PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">Not available for GT configuration</td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e180 " rowspan="3" valign="top" width="NaN%">GX 			 </td> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">Standard PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">1.0 Gbps to 12 Gbps </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">Enhanced PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">1.0 Gbps <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_8" name="fnsrc_8"><sup>8</sup></a> to 17.4 Gbps </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d21390e183 " valign="top" width="NaN%">PCIe Gen3 PCS 			 </td> 			               <td align="left" class="entry" headers="d21390e186 " valign="top" width="NaN%">8 Gbps 			 </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="note note" id="nik1398706794090__note_N100C2_N1000E_N10001"><span class="notetitle">Note:</span> 			      <ol class="ol" id="nik1398706794090__ol_pns_5gd_pr">				        <li class="li">The GT channels can also operate in PCS Direct configuration for data rates					from 1.0 Gbps to 25.8 Gbps. The PCS Direct datapath that bypasses all PCS blocks					is the primary configuration used to support GT data rates from 17.4 Gbps to					25.8 Gbps. To operate GX and GT transceiver channels in PCS Direct designated					data rates, refer to the <cite class="cite">                  <span class="keyword">               Intel<sup>Â®</sup>            </span>                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device						Datasheet</cite> for more details on power supply, speed grade, and					transceiver configurations requirement.</li>				        <li class="li">The minimum operational data rate is 1.0 Gbps for both the transmitter and					receiver. For transmitter data rates less than 1.0 Gbps, oversampling must be					applied at the transmitter. For receiver data rates less than 1.0 Gbps,					oversampling must be applied at the receiver.</li>				        <li class="li"> To operate GX and GT transceiver channels with the PCS at designated data					rates, refer to the <cite class="cite">                  <span class="keyword">               Intel<sup>Â®</sup>            </span>                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device						Datasheet</cite> for more details on power supply, speed grade, and					transceiver configurations requirement.</li>			      </ol>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_7" name="fntarg_7"><sup>7</sup></a>   The Enhanced								PCS must be configured in Basic low latency mode to support data								rate range from 17.4 Gbps to 25.8 Gbps.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_8" name="fntarg_8"><sup>8</sup></a>  Applies when operating in								reduced power modes. For standard power modes, the Enhanced PCS								minimum data rate is 1600 Mbps.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706794573">
          <h1>
          
            Transceiver Phase-Locked Loops 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Each transceiver channel in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices has			direct access to three types of high performance PLLs: </p> 	     <ul class="ul" id="nik1398706794573__ul_09EC9E3FFA794EF78EDFA55879D7CF5C"> 		       <li class="li" id="nik1398706794573__li_C4594B7932E3493EA5774C7F27A24ADC">Advanced Transmit (ATX) PLL 		</li> 		       <li class="li" id="nik1398706794573__li_78768CA621C54E99AC0C58AE78D2B24E">Fractional PLL (fPLL) 		</li> 		       <li class="li" id="nik1398706794573__li_49E3D102876041C4A337A413B918AC18">Channel PLL / Clock		  Multiplier Unit (CMU) PLL. 		</li> 	     </ul> 	     <p class="p">These transceiver PLLs along with the Master or Local Clock Generation		Blocks (CGB) drive the transceiver channels. 	 </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706949897" title="For more information on transceiver PLLs in Arria 10 devices.">PLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706794963">
          <h1>
          
            Advanced Transmit (ATX) PLL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">An advanced transmit (ATX ) PLL is a high performance PLL. It supports		both integer frequency synthesis and coarse resolution fractional frequency		synthesis. The ATX PLL is the transceiver channelâs primary transmit PLL. It		can operate over the full range of supported data rates required for high data		rate applications. 	 </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707029509" title="For more information on ATX PLL.">ATX PLL</a></div><div><a class="link" href="#nik1398707029992" title="For details on implementing the ATX PLL IP.">ATX PLL IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706795400">
          <h1>
          
            Fractional PLL (fPLL) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">A fractional PLL (fPLL) is an alternate transmit PLL used for generating lower			clock frequencies for 12.5 Gbps and lower data rate applications. fPLLs support both			integer frequency synthesis and fine resolution fractional frequency synthesis. Unlike			the ATX PLL, the fPLL can also be used to synthesize frequencies that can drive the core			through the FPGA fabric clock networks. </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707031354" title="For more information on fPLL.">fPLL</a></div><div><a class="link" href="#nik1398707032259" title="For details on implementing the fPLL IP.">fPLL IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706795790">
          <h1>
          
            Channel PLL (CMU/CDR PLL) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">A channel PLL resides locally within each transceiver channel. Its primary			function is clock and data recovery in the transceiver channel when the PLL is used in			clock data recovery (CDR) mode. The channel PLLs of channel 1 and 4 can be used as			transmit PLLs when configured in clock multiplier unit (CMU) mode. The channel PLLs of			channel 0, 2, 3, and 5 cannot be configured in CMU mode and therefore cannot be used as			transmit PLLs. </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707033807" title="For more information on CMU PLL.">CMU PLL</a></div><div><a class="link" href="#nik1398707034712" title="For information on implementing CMU PLL IP.">CMU PLL IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706796305">
          <h1>
          
            Clock Generation Block (CGB) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices, there are two			types of clock generation blocks (CGBs): </p> 	     <ul class="ul" id="nik1398706796305__ul_BA81BAB5A90D47C8906812CAAD1D42AA"> 		       <li class="li" id="nik1398706796305__li_DBF4E8422A8B44B6AA54C20E9D6ADA8F">Master CGB 		</li> 		       <li class="li" id="nik1398706796305__li_A2201B4776B841309FFAEE298C161E6A"> Local CGB 		</li> 	     </ul> 	     <p class="p"> Transceiver banks with six transceiver channels have two master CGBs.		Master CGB1 is located at the top of the transceiver bank and master CGB0 is		located at the bottom of the transceiver bank. Transceiver banks with three		channels have only one master CGB. The master CGB divides and distributes		bonded clocks to a bonded channel group. It also distributes non-bonded clocks		to non-bonded channels across the x6/xN clock network. 	 </p> 	     <p class="p">Each transceiver channel has a local CGB. The local CGB is used for		dividing and distributing non-bonded clocks to its own PCS and PMA blocks. 	 </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707045896" title="For more information on clock generation block.">Clock Generation Block</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1407376304447">
          <h1>
          
            Calibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">         <span class="keyword">               Arria<sup>Â®</sup> 10 </span> FPGAs contain a      dedicated calibration engine to compensate for process variations. </span> The    calibration engine calibrates the analog portion of the transceiver to allow both the    transmitter and receiver to operate at optimum performance.</div>      <p class="p">The <samp class="ph codeph">CLKUSR</samp> pin clocks the calibration engine.      All transceiver reference clocks and the <samp class="ph codeph">CLKUSR</samp> clock must be      free running and stable      at      the start of FPGA configuration to successfully complete the calibration process and for      optimal transceiver performance.</p>      <div class="note note" id="nik1407376304447__note_N1002B_N1001B_N10001"><span class="notetitle">Note:</span> For more information about <samp class="ph codeph">CLKUSR</samp> electrical characteristics, refer to <cite class="cite">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span>        Device Datasheet</cite>. The <samp class="ph codeph">CLKUSR</samp> can also be used as an      FPGA configuration clock. For information about configuration requirements for the <samp class="ph codeph">CLKUSR</samp> pin, refer to the <cite class="cite">Configuration,        Design Security, and Remote System Upgrades in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Devices</cite> chapter in the <cite class="cite">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Core Fabric and General-Purpose I/O        Handbook</cite>. For more information about calibration, refer to the <cite class="cite">Calibration</cite> chapter. For more information about <samp class="ph codeph">CLKUSR</samp> pin requirements, refer to the <cite class="cite">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX, GT, and SX        Device Family Pin Connection Guidelines</cite>.</div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/sam1403483633377.html#sam1403482889098" target="_blank">Configuration, Design Security, and Remote System Upgrades in          <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Devices</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/wtw1404286459773.html#wtw1404287756279" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> GX, GT, and SX Device Family Pin Connection        Guidelines</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="izj1526673851108">
          <h1>
          
            Intel Arria 10 Transceiver PHY Overview Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 		  <div class="body refbody">						    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="izj1526673851108__table_isv_l3f_wdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d22401e129" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d22401e132" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_dgq_dnw_xdb">								                <li class="li">Changed the data rate range for the Standard PCS in the "PCS									types Supported by GX Transceiver Channels" table.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_mfd_kx4_tv_joc11">								                <li class="li">Maximum backplane rate updated from 16.0 Gbps									to 12.5 Gbps.</li>								                <li class="li">No Backplane support when VCCR/T_GXB=0.95 (Low									Power Mode).</li>								                <li class="li">Added a footnote to refer to Arria 10 Device									datasheet for PCS Types Supported by GX and GT Transceiver									Channels.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2016.02.11</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_jlr_3gp_lt_joc12">								                <li class="li">Changed the "Arria 10 GT Devices with 72									Transceiver Channels and Four PCIe Hard IP Blocks" figure.</li>								                <li class="li">Changed the "GT Transceiver Bank Architecture"									figure.</li>								                <li class="li">Added the "GT Transceiver Bank Architecture									for Banks GXBL1E and GXBL1H" figure.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_jlr_3gp_lu">								                <li class="li">Changed the minimum data rate from 611 Mbps to									1.0 Gbps.</li>								                <li class="li">Changed the location of a PCIe Hard IP block									in the "Arria 10 GX Devices with 66 Transceiver Channels and									Three PCIe Hard IP Blocks" figure.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Changed lower limit of supported							data rate from 1.0 Gbps to 611 Mbps</td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_wx4_ggp_cq">								                <li class="li">Added statement that a 125-Mbps data rate is									possible with oversampling in the "Arria 10 Transceiver PHY									Overview" section.</li>								                <li class="li">Changed the data rate ranges for Standard PCS									and Enhanced PCS in the "PCS Types Supported by GX Transceiver									Channels" table.</li>								                <li class="li">Changed the note in "The GX Transceiver									Channel" section. </li>								                <li class="li">Changed the data rate ranges for Standard PCS									and Enhanced PCS in the "PCS Types and Data Rates Supported by									GT Channel Configurations" table.</li>								                <li class="li">Added a legend entry to the "Arria 10 GT									Devices with 96 Transceiver Channels and Four PCIe Hard IP									Blocks" figure.</li>								                <li class="li">Added a legend entry to the "Arria 10 GT									Devices with 72 Transceiver Channels and Four PCIe Hard IP									Blocks" figure.</li>								                <li class="li">Added a legend entry to the "Arria 10 GT									Devices with 48 Transceiver Channels and Two PCIe Hard IP									Blocks" figure.</li>								                <li class="li">Changed the note to the "PCS Types and Data									Rates Supported by GT Channel Configurations" table.</li>								                <li class="li">Changed the Data Rates Supported for GT									channel Standard PCS and PCIe Gen3 PCS types in the "PCS Types									and Data Rates Supported by GT Channel Configurations"									table.</li>								                <li class="li">Added a related link to the <cite class="cite">Arria 10 GX, GT, and SX Device Family Pin										Connection Guidelines</cite> in the "Calibration"									section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="izj1526673851108__ul_r4c_1kf_wdb">								                <li class="li">Changed the maximum data rate for GT channels to									25.8 Gbps.</li>								                <li class="li">Changed minimum data rate supported by GT									transceiver channels to 1 Gbps from 611 Mbps.</li>								                <li class="li">Changed the figure "Arria 10 GX Devices with Six									Transceiver Channels and One PCIe Hard IP Block" to adda a									clarification about PCIe Hard IP block.</li>								                <li class="li">Updated the legend for all figures in "Arria 10									GT Device Transceiver Layout" section.</li>								                <li class="li">Changed the device package names in Table1-3 and									Table 1-4 in "Arria 10 GX and GT Device Package Details									Section."</li>								                <li class="li">Updated figure "Arria 10 SX Device with 48,36,									and 24 Transceiver Channels and Two PCIe Hard IP Blocks.</li>								                <li class="li">Updated figure "Arria 10 SX Devices with Six									Transceiver Channels and One PCIe Hard IP Block" to add a									clarification about PCIe Hard IP.</li>								                <li class="li">Updated the device package names in Table 1-5 in									"Arria 10 SX Device Package Details" section.</li>								                <li class="li">Removed all references of the note about									PCS-Direct support available in future release.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d22401e129 " valign="top" width="70.0pt">2013.12.02</td>						            <td align="left" class="entry" headers="d22401e132 " valign="top" width="NaN%">Initial release.</td>					          </tr>				        </tbody>			      </table></div>			  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398706797771">
          <h1>
          
            Implementing Protocols in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706799524">
          <h1>
          
            Transceiver Design IP Blocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706799524__fig_AD07B38E08F144799C76CF1F3E0CD0D4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 18.&nbsp;</span>            <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Design				Fundamental Building Blocks</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706799524__image_86CD54D7B6914D5895C7EE6EEF02817D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706798271.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706800855">
          <h1>
          
            Transceiver Design Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706800855__section_D1D04C0A06024836962E64D4733C3000"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706800855__fig_BAA071A378BD4D84B704A0FEB6E5E46B"><span class="figcap"><span class="enumeration fig-enumeration">Figure 19.&nbsp;</span>Transceiver Design Flow</span><span class="desc figdesc">					          <div xmlns="" class="note note" id="nik1398706800855__note_N1003F_N1003B_N1002F_N1002C_N10001"><span class="notetitle">Note:</span> The design examples on the							<cite class="cite">                     <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA							wiki</cite> page provide useful guidance for developing your own design.						However, the content on the <cite class="cite">                     <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA wiki</cite> page is not guaranteed by							<span class="keyword">               Intel<sup>Â®</sup>            </span>. </div>				        </span><div class="figbody"> 		          				                    <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706800855__image_CDF55A43A2C440FDA17ED293D6A7D3CD" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706799882.svg" type="image/svg+xml" width="624"></embed></div><br xmlns="">		  		       </div></div> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.alterawiki.com" target="_blank">http://www.alterawiki.com</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706802496">
          <h1>
          
            Select and Instantiate the PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc"> Select the appropriate PHY IP core to implement your protocol.	 </span>   </div> 	     <div class="section" id="nik1398706802496__section_DB8298990D2E4FE19FF923C47D053142">						      <p class="p"> Refer to the <em class="ph i">               <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Protocols and PHY IP Support</em>				section to decide which PHY IP to select to implement your protocol. </p>			      <p class="p">You can create your <span class="keyword">               Quartus<sup>Â®</sup> Prime</span>				project first, and then instantiate the various IPs required for your design. In				this case, specify the location to save your IP HDL files. The current version of				the PHY IP does not have the option to set the speed grade. Specify the device				family and speed grade when you create the <span class="keyword">               Quartus<sup>Â®</sup> Prime</span> project. </p>			      <p class="p">You can also instantiate the PHY IP directly to evaluate the various				features.</p>						      <p class="p">To instantiate a PHY IP: </p>			      <ol class="ol" id="nik1398706802496__ol_DEDB89B0AF9D49BCA8037682891A239E">				        <li class="li" id="nik1398706802496__li_9657CA89887D43F58CA688AAAF46DF77">Open the						<span class="keyword">               Quartus<sup>Â®</sup> Prime</span> software. </li>				        <li class="li" id="nik1398706802496__li_53FF6E988DB44F3486F8B8E9CDE38844">Click						<span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>. </li>								        <li class="li">At the top of the <span class="ph uicontrol">IP Catalog</span> window, select <span class="ph uicontrol">						            <span class="keyword">               Arria<sup>Â®</sup> 10 </span>               </span> device					family</li>				        <li class="li">In <span class="ph uicontrol">IP Catalog</span>, under						<span class="ph menucascade"><span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Interface Protocols</span></span>, select the appropriate PHY IP and then click <span class="ph uicontrol">Add</span>. </li>				        <li class="li">In the <span class="ph uicontrol">New IP Instance Dialog						Box</span>, provide the IP instance name.</li>				        <li class="li">Select <span class="ph uicontrol">						            <span class="keyword">               Arria<sup>Â®</sup> 10 </span>               </span> device					family.</li>				        <li class="li">Select the appropriate device and click <span class="ph uicontrol">OK</span>.</li>																															      </ol>						      <p class="p">The PHY IP Parameter Editor window opens.</p>									      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706802496__fig_4420E544701C438195C50E38DDB94DC1"><span class="figcap"><span class="enumeration fig-enumeration">Figure 20.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver PHY					Types</span><div class="figbody">				        				        <img xmlns="" class="image doc-portal-img" id="nik1398706802496__image_a2v_ssx_pt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1400891819464.png">			      </div></div>		    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706812037">Arria 10 Transceiver Protocols and PHY IP Support</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706802854">
          <h1>
          
            Configure the PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706802854__section_3FE3F6DBAE7442D09FC33D1AA606EC0C"> 		       <p class="p">Configure the PHY IP core by selecting the valid parameters for your		  design. The valid parameter settings are different for each protocol. Refer to		  the appropriate protocol's section for selecting valid parameters for each		  protocol. 		</p> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="For information on Native PHY IP.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="#nik1398706823111">Interlaken</a></div><div><a class="link" href="#nik1398706845795">Gigabit Ethernet (GbE) and GbE with IEEE 1588v2</a></div><div><a class="link" href="#nik1398706864364">10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants</a></div><div><a class="link" href="#nik1398706878473">10GBASE-KR PHY IP Core</a></div><div><a class="link" href="#nik1398706902539" title="The Ethernet standard comprises many different PHY standards with variations in signal transmission medium and data rates.">1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core</a></div><div><a class="link" href="#nik1398706912786">PCI Express (PIPE)</a></div><div><a class="link" href="#nik1398706952710" title="The common public radio interface (CPRI) is a high-speed serial interface developed for wireless network radio equipment controller (REC) to uplink and downlink data from available remote radio equipment (RE).">CPRI</a></div><div><a class="link" href="#nik1398706966018">Using the "Basic (Enhanced PCS)" and "Basic with KR FEC" Configurations of Enhanced PCS</a></div><div><a class="link" href="#nik1398706973096">Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS</a></div><div><a class="link" href="#nik1398707007710">Design Considerations for Implementing Arria 10 GT Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706803291">
          <h1>
          
            Generate the PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706803291__section_5694E00646944332A762D869F48C5CDE"> 		       <p class="p">After configuring the PHY IP,  complete the following steps to generate the PHY IP.</p>         <ol class="ol">            <li class="li">Click the <span class="ph uicontrol">Generate HDL</span> button in the <span class="ph uicontrol">Parameter Editor</span> window. The <span class="ph uicontrol">Generation</span> dialog box opens.</li>            <li class="li">In <span class="ph uicontrol">Synthesis</span> options, under <span class="ph uicontrol">Create HDL design for synthesis</span> select <kbd class="ph userinput">Verilog</kbd> or<kbd class="ph userinput"> VHDL</kbd>.</li>            <li class="li">Select appropriate <span class="ph uicontrol">Simulation</span> options					depending on the choice of the hardware description language you selected under						<span class="ph uicontrol">Synthesis</span> options.</li>            <li class="li">In <span class="ph uicontrol">Output Directory</span>, select <span class="ph uicontrol">Clear output directories for selected generation targets</span> if you want to clear any previous IP generation files from the selected output directory. </li>            <li class="li">Click <span class="ph uicontrol">Generate</span>.</li>         </ol>         <p class="p">The <span class="keyword">               Quartus<sup>Â®</sup> Prime</span> software generates a &lt;<em class="ph i">phy ip			 instance name</em>&gt; folder, &lt;<em class="ph i">phy ip instance name</em>&gt;_sim folder,		  &lt;<em class="ph i">phy ip instance name</em>&gt;.qip file, &lt;<em class="ph i">phy ip instance name</em>&gt;.qsys file, and &lt;<em class="ph i">phy ip instance			 name</em>&gt;.v file or &lt;<em class="ph i">phy ip instance name</em>&gt;.vhd file. This &lt;<em class="ph i">phy ip instance name</em>&gt;.v file is the top		  level design file for the PHY IP and is placed in the &lt;<em class="ph i">phy ip instance name</em>&gt;/synth folder.  The other folders contain lower level design		  files used for simulation and compilation. 		</p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706820824" title="For more information about IP core file structure">IP Core File Locations</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706804661">
          <h1>
          
            Select the PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706804661__section_7EA03ED6B078420D8AC3A51BC4E62CE3"> 		       <p class="p">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices have three types of				PLL IP cores: </p> 		       <ul class="ul" id="nik1398706804661__ul_CA677738FEE441558FF2A97C915BDB9F"> 		          <li class="li" id="nik1398706804661__li_20280E7D547A4D569287F68C20B325D1">Advanced Transmit (ATX)			 PLL IP core. 		  </li> 		          <li class="li" id="nik1398706804661__li_7E467F6436C54F3C8A8D50D8B68CCF38">Fractional PLL (fPLL) IP core. 		  </li> 		          <li class="li" id="nik1398706804661__li_509BA0ADCBD845DAA6750F1201C9AE88">Channel PLL / Clock			 Multiplier Unit (CMU) PLL IP core. 		  </li> 		       </ul> 		       <p class="p">Select the appropriate PLL IP for your design.  For additional details, refer to the 		  <em class="ph i">PLLs and Clock Networks</em> chapter.</p> 		       <p class="p">To instantiate a PLL IP: 		</p> 		       <ol class="ol" id="nik1398706804661__ol_35582A0B5B0642E2861C3772D9248DF4"> 		          <li class="li" id="nik1398706804661__li_A56547CE627A4C99BA03154B40E4FBF6">Open the <span class="keyword">               Quartus<sup>Â®</sup> Prime</span>			 software. 		  </li>            <li class="li">Click <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog.</span></span>            </li>				        <li class="li">At the top of the <span class="ph uicontrol">IP Catalog</span> window,					select <span class="ph uicontrol">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span>               </span> device family</li>            <li class="li">In <span class="ph uicontrol">IP Catalog</span>, under <span class="ph menucascade"><span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Basic Functions</span> &gt; <span class="ph uicontrol">Clocks, PLLs, and Resets</span> &gt; <span class="ph uicontrol">PLL</span></span> choose the PLL IP (<span class="ph uicontrol">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span> fPLL</span>, <span class="ph uicontrol">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span>						Transceiver ATX PLL</span>, or <span class="ph uicontrol">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver CMU						PLL</span>) you want to include in your design and then click						<span class="ph uicontrol">Add</span>.</li>            <li class="li">In the <span class="ph uicontrol">New IP Instance Dialog Box</span>, provide the IP instance name.</li>				        <li class="li">Select <span class="ph uicontrol">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span>               </span> device family.</li>            <li class="li">Select the appropriate device and click <span class="ph uicontrol">OK</span>.</li> 		       </ol> 		       <p class="p">The PLL IP GUI window opens. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706804661__fig_2D3E71D7516C40A8805C68B9C5D7D034"><span class="figcap"><span class="enumeration fig-enumeration">Figure 21.&nbsp;</span>               <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver PLL Types </span><div class="figbody">				        				        <img xmlns="" class="image doc-portal-img" id="nik1398706804661__image_wlp_3tx_pt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1400967036242.png">			      </div></div> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706949897">PLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706805223">
          <h1>
          
            Configure the PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706805223__section_74181BAB54914AC2800874BA9ED63306"> 		       <p class="p">Understand the available PLLs, clock networks, and the supported clocking				configurations. Configure the PLL IP to achieve the adequate data rate for your				design. </p> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707029992">ATX PLL IP Core</a></div><div><a class="link" href="#nik1398707032259">fPLL IP Core</a></div><div><a class="link" href="#nik1398707034712">CMU PLL IP Core</a></div><div><a class="link" href="#nik1398706951742">Using PLLs and Clock Networks</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706805613">
          <h1>
          
            Generate the PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706805613__section_D34696EAD67A456791BDDB4F80FCB380"> 		       <p class="p">After configuring the PLL IP core, complete the following steps to generate the				PLL IP core. </p>         <ol class="ol">            <li class="li">Click the <span class="ph uicontrol">Generate HDL</span> button in the <span class="ph uicontrol">Parameter Editor</span> window. The <span class="ph uicontrol">Generation</span> dialog box opens.</li>            <li class="li">In <span class="ph uicontrol">Synthesis</span> options, under <span class="ph uicontrol">Create HDL design for synthesis</span> select <kbd class="ph userinput">Verilog</kbd> or <kbd class="ph userinput">VHDL</kbd>.</li>            <li class="li">Select appropriate <span class="ph uicontrol">Simulation</span> options					depending on the choice of the hardware description language you selected under						<span class="ph uicontrol">Synthesis</span> options.</li>            <li class="li">In <span class="ph uicontrol">Output Directory</span>, select <span class="ph uicontrol">Clear output directories for selected generation targets</span> if you want to clear any previous IP generation files from the selected output directory.</li>            <li class="li">Click <span class="ph uicontrol">Generate</span>.</li>         </ol>         <p class="p"> The Quartus <sup>Â®</sup> Prime software generates a					&lt;<em class="ph i">pll ip core instance name</em>&gt; folder, &lt;<em class="ph i">pll ip core instance name</em>&gt;_sim folder, &lt;<em class="ph i">pll ip core instance name</em>&gt;.qip file, &lt;<em class="ph i">pll ip core instance name</em>&gt;.qsys, and &lt;<em class="ph i">pll ip core instance name</em>&gt;.v file or &lt;<em class="ph i">pll ip core instance name</em>&gt;.vhd file. The &lt;<em class="ph i">pll ip core instance name</em>&gt;.v file is the top level design				file for the PLL IP core and is placed in the &lt;<em class="ph i">pll ip core					instance name</em>&gt;/ synth folder. The other folders contain lower level				design files used for simulation and compilation. </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706820824" title="For more information about IP core file structure">IP Core File Locations</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706806019">
          <h1>
          
            Reset Controller 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706806019__section_907EB37983A9477CBF987B6F6901A29D"> 		       <p class="p">There are two methods to reset the transceivers in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices: </p> 		       <ul class="ul" id="nik1398706806019__ul_B3DBC5B1A06946498C9367775DAD3695"> 		          <li class="li" id="nik1398706806019__li_D08D2C71E7EC4F5D86B4AA2D36E91F6B">Use the Transceiver PHY Reset					Controller.</li> 		          <li class="li" id="nik1398706806019__li_2BE4815BE93B4347B932841BAE69D7CA">Create your own reset controller that follows the recommended reset sequence.</li> 		       </ul> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706806424">
          <h1>
          
            Create Reconfiguration Logic 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706806424__section_CC8E1EF033124D91B318E83DD522340E">Dynamic reconfiguration is			the ability to dynamically modify the transceiver channels and PLL settings during			device operation. To support dynamic reconfiguration, your design must include an Avalon			master that can access the dynamic reconfiguration registers using the Avalon-MM			interface. <p class="p">The Avalon-MM master enables PLL and channel				reconfiguration. You can dynamically adjust the PMA parameters, such as differential				output voltage swing (Vod), and pre-emphasis settings. This adjustment can be done				by writing to the Avalon-MM reconfiguration registers through the user generated				Avalon-MM master. </p>         <p class="p">For detailed information on dynamic				reconfiguration, refer to <cite class="cite">Reconfiguration Interface and Dynamic					Reconfiguration</cite> chapter. </p>		    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706806845">
          <h1>
          
            Connect the PHY IP to the PLL IP Core and Reset Controller 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706806845__section_54A8301937814DF0A400FB8CF9A365F5"> 		       <p class="p">Connect the PHY IP, PLL IP core, and the reset controller. Write the top level				module to connect all the IP blocks. </p> 		       <p class="p">All of the I/O ports for each IP, can be seen in the &lt;<em class="ph i">phy instance			 name</em>&gt;.v file or &lt;<em class="ph i">phy instance			 name</em>&gt;.vhd,  and in the &lt;<em class="ph i">phy_instance_name</em>&gt;_bb.v file.</p> 		       <p class="p">For more information about description of the ports, refer to the ports tables				in the <em class="ph i">PLLs</em>, <em class="ph i">Using the Transceiver Native					PHY IP Core</em>, and <em class="ph i">Resetting Transceiver Channels</em>				chapters. </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706815424">Enhanced PCS Ports</a></div><div><a class="link" href="#nik1398706817870">Standard PCS Ports</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707028177">PLLs and Clock Networks</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706807173">
          <h1>
          
            Connect Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="abstract"> 	      <span class="shortdesc">Connect the		transceiver PHY layer design to the Media Access Controller (MAC) IP core or to a		data generator / analyzer or a frame generator / analyzer.</span>   </div>    </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1400968644586">
          <h1>
          
            Make Analog Parameter Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body taskbody"><div class="abstract">	      <span class="shortdesc">Make analog parameter settings to I/O pins using the <span class="ph uicontrol">Assignment Editor</span> or updating the Quartus Prime Settings			File. </span>  </div>		    <div class="section context" id="nik1400968644586__context_N1001C_N10019_N10001">			      <p class="p">After verifying your design functionality, make pin assignments and  PMA analog parameter settings for the transceiver pins.</p>		    </div>		    <ol class="ol steps"><li class="li step stepexpand" id="nik1400968644586__step_N1002C_N10029_N10019_N10001">				        <span class="ph cmd">Assign FPGA pins to all the transceiver and reference clock I/O pins. For					more details, refer to the <cite class="cite">                  <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Pin Connection Guidelines</cite>.</span>			      </li><li class="li step stepexpand" id="nik1400968644586__step_N1003E_N10029_N10019_N10001">            <span class="ph cmd">Set the analog parameters to  the transmitter, receiver, and reference clock pins using the <span class="ph uicontrol">Assignment Editor</span>.</span>            <div class="itemgroup stepresult">All of the pin assignments and analog parameters set using the						<span class="ph uicontrol">Pin Planner</span> and the <span class="ph uicontrol">Assignment Editor</span> are saved in the					&lt;top_level_project_name&gt;.qsf file. You can also directly modify the					Quartus Settings File (.qsf) to set PMA analog parameters.</div>         </li></ol>	  </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="http://www.altera.com/literature/dp/arria-10/PCG-01017.pdf" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Pin				Connection Guidelines</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706807563">
          <h1>
          
            Compile the Design 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706807563__section_465C82F0E8034060826BB4A3700BEDDF">									      <p class="p">To compile the transceiver design, add the &lt;<em class="ph i">phy_instancename</em>&gt;.qip files for all the IP blocks generated using the IP				Catalog to the Quartus Prime project library. You can alternatively add the <strong class="ph b">.qsys</strong> and <strong class="ph b">.qip</strong> variants of the IP				cores. </p>			      <div class="note note" id="nik1398706807563__note_N10030_N10014_N10011_N10001"><span class="notetitle">Note:</span> If you add both the <strong class="ph b">.qsys</strong> and the <strong class="ph b">.qip</strong> file into the				Quartus Prime project, the software generates an error.</div>					    </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mwh1409960181641.html#mwh1409958382198" target="_blank" title="For more information about compilation details.">            <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> Incremental Compilation for				Hierarchical and Team-Based Design </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706807953">
          <h1>
          
            Verify Design Functionality 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706807953__section_B242CCE7B83E4A28A093B6798A66E34A"> 		       <p class="p">Simulate your design to verify the functionality of your design. For more		  details, refer		  to 		  <em class="ph i">Simulating the Native Transceiver PHY IP Core</em> section. 		</p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707014356" title="Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime software supports register transfer level (RTL) and gate-level simulation in both ModelSim - Intel FPGA Edition and third-party simulators. You run simulations using your Quartus Prime project files.">Simulating the Transceiver Native PHY IP Core</a></div><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii5v3.pdf" target="_blank" title="Information about design simulation and verification.">Quartus Prime Handbook - Volume 3: Verification </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706812037">
          <h1>
          
            Arria 10 Transceiver Protocols and PHY IP Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706812037__table_BC5D0A388323454689A61885A4588DC6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 8. &nbsp;</span>            <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Protocols				and PHY IP Support</span></span></caption>				        				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d24840e135" valign="top" width="20.318725099601593%">Protocol </th>						            <th align="center" class="entry" id="d24840e138" valign="top" width="19.9203187250996%">Transceiver PHY IP							Core</th>						            <th align="center" class="entry" id="d24840e141" valign="top" width="19.9203187250996%">PCS Support </th>						            <th align="center" class="entry" id="d24840e144" valign="top" width="19.9203187250996%">Transceiver Configuration Rule<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_9" name="fnsrc_9"><sup>9</sup></a>						            </th>						            <th align="center" class="entry" id="d24840e162" valign="top" width="19.9203187250996%">Protocol Preset <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_10" name="fnsrc_10"><sup>10</sup></a>                  </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%">                      PCIe* Gen3 x1, x2, x4, x8 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core (PIPE)/Hard IP for PCI Express*                                           <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__fn_pciehip"><sup><span class="enumeration fn-enumeration">11</span></sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard and Gen3 </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Gen3 PIPE </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">PCIe PIPE Gen3 x1 </p>							              <p class="p">PCIe PIPE Gen3 x8 </p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> PCIe Gen2 x1, x2, x4, x8 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP (PIPE) core/Hard IP for PCI Express <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__fn_pciehip"><sup><span class="enumeration fn-enumeration">11</span></sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Gen2 PIPE </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">PCIe PIPE Gen2 x1 </p>							              <p class="p">PCIe PIPE Gen2 x8 </p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> PCIe Gen1 x1, x2, x4, x8 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP (PIPE) core/Hard IP for PCI Express <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__fn_pciehip"><sup><span class="enumeration fn-enumeration">11</span></sup></a>						            </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Gen1 PIPE</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 1000BASE-X Gigabit Ethernet </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> GbE </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%"> GIGE - 1.25 Gbps </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 1000BASE-X Gigabit Ethernet with 1588 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> GbE 1588 </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%"> GIGE - 1.25 Gbps 1588 </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 10GBASE-R </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> 10GBASE-R </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">10GBASE-R Low Latency </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 10GBASE-R 1588 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> 10GBASE-R 1588 </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">10GBASE-R 1588 </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 10GBASE-R with KR FEC </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> 10GBASE-R w/KR FEC </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">10GBASE-R w/KR FEC </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 10GBASE-KR and 1000BASE-X </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> 1G/10GbE and 10GBASE-KR PHY IP<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_12" name="fnsrc_12"><sup>12</sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard and Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Not applicable </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">BackPlane_wo_1588 </p>							              <p class="p">LineSide (optical) </p>							              <p class="p">LineSide(optical)_1588 </p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 40GBASE-R </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">Low Latency Enhanced PCS <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_13" name="fnsrc_13"><sup>13</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 40GBASE-R with FEC/40GBASE-KR4 <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_14" name="fnsrc_14"><sup>14</sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic w/KR FEC </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 100GBASE-R via CAUI-4/CPPI-4/BP and							CEI-25G </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced and PCS Direct</td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic (Enhanced PCS) / PCS Direct </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">Low Latency GT<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_15" name="fnsrc_15"><sup>15</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 100GBASE-R via CAUI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">Low Latency Enhanced PCS <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_16" name="fnsrc_16"><sup>16</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 100GBASE-R via CAUI with FEC </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic w/KR FEC </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> XAUI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> XAUI PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Soft PCS </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Not applicable </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">Not applicable </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SPAUI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard and Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">							              <p class="p">Basic/Custom (Standard PCS) </p>							              <p class="p">Basic (Enhanced PCS) </p>						            </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> DDR XAUI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard and Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">							              <p class="p">Basic/Custom (Standard PCS) </p>							              <p class="p">Basic (Enhanced PCS) </p>						            </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> Interlaken (CEI-6G/11G) <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_17" name="fnsrc_17"><sup>17</sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Interlaken </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">Interlaken 10x12.5Gbps </p>							              <p class="p">Interlaken 6x10.3Gbps </p>							              <p class="p">Interlaken 1x6.25Gbps </p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> OTU-4 (100G) via OTL4.10/OIF SFI-S </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">SFI-S 64:64 4x11.3 Gbps<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_18" name="fnsrc_18"><sup>18</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> OTU-3 (40G) via OTL3.4/OIF							SFI-5.2/SFI-5.1 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%">OTU-2 (10G) via SFP+/SFF-8431/CEI-11G </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%">Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%">Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> OTU-2 (10G) via OIF SFI-5.1s </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core</td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> OTU-1 (2.7G) </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-768/STM-256 (40G) via							OIF SFI-5.2/STL256.4 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-768/STM-256 (40G) via							OIF SFI-5.1 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-192/STM-64 (10G) via							SFP+/SFF-8431/CEI-11G </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-192/STM-64 (10G) via							OIF SFI-5.1s/SxI-5/SFI-4.2 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET STS-96 (5G) via OIF SFI-5.1s </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic/Custom (Standard PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">SONET/SDH OC-96</td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-48/STM-16 (2.5G) via							SFP/TFI-5.1 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core</td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">SONET/SDH OC-48 </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SONET/SDH STS-12/STM-4 (0.622G) via							SFP/TFI-5.1 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__fn_sonet"><sup><span class="enumeration fn-enumeration">19</span></sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">SONET/SDH OC-12</td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%">							              <span class="keyword">               Intel<sup>Â®</sup>            </span> QPI 1.1/2.0 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> PCS Direct </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">PCS Direct </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SD-SDI/HD-SDI/3G-SDI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">3G/HD SDI NTSC</p>							              <p class="p">3G/HD SDI PAL</p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> Vx1 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> DisplayPort <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_20" name="fnsrc_20"><sup>20</sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%">							              <p class="p">1.25G/ 2.5G</p>							              <p class="p">10G GPON/EPON </p>						            </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 2.5G/1.25G GPON/EPON </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 16G/10G Fibre Channel </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> 8G/4G/2G/1G Fibre Channel </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> EDR Infiniband x1, x4 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%">							              <p class="p">Enhanced (low latency mode) </p>							              <p class="p">PCS Direct </p>						            </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">							              <p class="p">Basic (Enhanced PCS)</p>							              <p class="p">PCS Direct</p>						            </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> FDR/FDR-10 Infiniband x1, x4, x12 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SDR/DDR/QDR Infiniband x1, x4, x12 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%">                     <span class="ph nb">CPRI v6.1 12.16512</span>/<span class="ph nb">CPRI								v6.0 10.1376 Gbps </span>                  </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">							              <p class="p">10GBASE-R 1588 </p>							              <p class="p">10GBASE-R</p>						            </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> CPRI 4.2/OBSAI RP3 v4.2 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> CPRI (Auto) / CPRI (Manual) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">CPRI 9.8Gbps Auto Mode </p>							              <p class="p">CPRI 9.8 Gbps Manual Mode </p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SRIO 2.2/1.3 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom with Rate							Match(Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">Serial Rapid IO 1.25 Gbps</td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SAS 3.0 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic (Enhanced PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SATA 3.0/2.0/1.0 and SAS 2.0/1.1/1.0 </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">							              <p class="p">SAS Gen2/Gen1.1/Gen1</p>							              <p class="p">SATA Gen3/Gen2/Gen1</p>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> HiGig/HiGig+/HiGig2/HiGig2+ </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> JESD204A / JESD204B</td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard and Enhanced</td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) Basic							(Enhanced PCS)                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__fn_jesd"><sup><span class="enumeration fn-enumeration">21</span></sup></a>                  </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> ASI </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Standard </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic/Custom (Standard PCS) </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> SPI-5 (100G) / SPI-5 (50G) </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%"> Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%"> Enhanced </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%"> Basic (Enhanced PCS)</td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d24840e135 " valign="top" width="20.318725099601593%"> Custom and other protocols </td>						            <td align="center" class="entry" headers="d24840e138 " valign="top" width="19.9203187250996%">Native PHY IP core </td>						            <td align="center" class="entry" headers="d24840e141 " valign="top" width="19.9203187250996%">							              <p class="p">Standard and Enhanced</p>							              <p class="p">PCS Direct</p>						            </td>						            <td align="center" class="entry" headers="d24840e144 " valign="top" width="19.9203187250996%">							              <p class="p">Basis/Custom (Standard PCS) </p>							              <p class="p">Basic (Enhanced PCS) </p>							              <p class="p">Basic/Custom with Rate Match (Standard PCS) </p>							              <p class="p">PCS Direct</p>						            </td>						            <td align="center" class="entry" headers="d24840e162 " valign="top" width="19.9203187250996%">User created </td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/vgo1432534488941.html#vgo1432535777361" target="_blank">AN745: Design Guidelines for DisplayPort and HDMI Interfaces</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_9" name="fntarg_9"><sup>9</sup></a>  For more information about Transceiver Configuration								Rules, refer to <em xmlns="" class="ph i">Using the <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span>Transceiver									Native PHY IP Core</em> section.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_10" name="fntarg_10"><sup>10</sup></a>  For								more information about Protocol Presets, refer to <em xmlns="" class="ph i">Using the										<span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span>Transceiver Native PHY IP Core</em>								section.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706812037__fn_pciehip"><sup>11</sup></a>  Hard IP for PCI Express is also								available as a separate IP core.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_12" name="fntarg_12"><sup>12</sup></a>  The								1G/10GbE and 10GBASE-KR PHY IP core includes the necessary soft IP								for link training, auto speed negotiation, and sequencer								functions.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_13" name="fntarg_13"><sup>13</sup></a>  To								implement 40GBASE-R using the Low Latency Enhanced PCS preset,								change the number of data channels to four and select appropriate								PCS- FPGA Fabric and PCS-PMA width.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_14" name="fntarg_14"><sup>14</sup></a>  Link								training, auto speed negotiation and sequencer functions are not								included in the Native PHY IP. The user would have to create soft								logic to implement these functions when using Native PHY							IP.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_15" name="fntarg_15"><sup>15</sup></a>  Low Latency GT								protocol preset requires some modification to implement								CAUI-4/CPPI-4/BP-4 and CEI-25G.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_16" name="fntarg_16"><sup>16</sup></a>  To								implement 100GBASE-R via CAUI using the Low Latency Enhanced PCS								preset, change the number of data channels to 10 and select								appropriate PCS-FPGA Fabric and PCS-PMA width.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_17" name="fntarg_17"><sup>17</sup></a>  A Transmit								PCS soft bonding logic required for multi-lane bonding configuration								is provided in the design example. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_18" name="fntarg_18"><sup>18</sup></a>  To								implement OTU-4 (100G) via OTL4.10/OIF SFI-S using SFI-S 64:64								4x11.3Gbps preset, change the number of data channels to 10 for								OTL4.10 or user desired number of channels and datarate implemented								for SFI-S.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706812037__fn_sonet"><sup>19</sup></a>  The minimum operational data rate is 1.0 Gbps for both the								transmitter and receiver. For transmitter data rates less than 1.0								Gbps, oversampling must be applied at the transmitter. For receiver								data rates less than 1.0 Gbps, oversampling must be applied at the								receiver.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_20" name="fntarg_20"><sup>20</sup></a>  To meet DisplayPort								TX electrical full compliance to VESA DisplayPort Standard version								1.3 and VESA DisplayPort PHY Compliance Specification version 1.2b ,									<samp xmlns="" class="ph codeph">VCCT_GXB</samp> &amp; <samp xmlns="" class="ph codeph">VCCR_GXB</samp> needs								to be 1.03V or higher. Test Refer to <cite xmlns="" class="cite">AN745:									Design Guidelines for DisplayPort and HDMI Interfaces</cite> for								further details.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706812037__fn_jesd"><sup>21</sup></a>  For JESD204B, Enhanced								PCS is used when the data rate is above 12.0 Gbps</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706811600">
          <h1>
          
            Using the Arria 10 Transceiver Native PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body conbody"><div class="abstract">		     <span class="shortdesc">This section describes the use of the <span class="keyword">               Intel<sup>Â®</sup>            </span>-provided <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native PHY IP			core. This Native PHY IP core provides direct access to <span class="keyword">               Arria<sup>Â®</sup> 10 </span> transceiver PHY features. </span>	  </div>		    <p class="p">Use the Native PHY IP core to configure the transceiver PHY for your			protocol implementation. To instantiate the IP, click <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span> to select your IP core variation. Use the <span class="ph uicontrol">Parameter Editor</span> to specify the IP parameters and configure the PHY IP			for your protocol implementation. To quickly configure the PHY IP, select a preset that			matches your protocol configuration as a starting point. Presets are PHY IP			configuration settings for various protocols that are stored in the IP <span class="keyword wintitle">Parameter Editor</span>. Presets are explained in detail in the				<cite class="cite">Presets</cite> section below.</p>		    <p class="p">You can also configure the PHY IP by selecting an appropriate <span class="ph uicontrol">Transceiver Configuration Rule</span>. The transceiver			configuration rules check the valid combinations of the PCS and PMA blocks in the			transceiver PHY layer, and report errors or warnings for any invalid settings.</p>		    <p class="p">Use the Native PHY IP core to instantiate the following PCS options:</p>		    <ul class="ul">			      <li class="li">Standard PCS</li>			      <li class="li">Enhanced PCS</li>			      <li class="li">            PCIe* Gen3 PCS</li>			      <li class="li">PCS Direct</li>		    </ul>		    <p class="p">Based on the Transceiver Configuration Rule that you select, the PHY IP			core selects the appropriate PCS. The PHY IP core allows you to select all the PCS			blocks if you intend to dynamically reconfigure from one PCS to another. Refer to <cite class="cite">General and Datapath Parameters</cite> section for more details on			how to enable PCS blocks for dynamic			reconfiguration.			Refer to the <em class="ph i">How to Place Channels for PIPE Configuration</em> section or the PCIE			solutions guides on restrictions on placement of transceiver channels next to active			banks with PCI Express* interfaces that are Gen3			capable..</p>		    <p class="p">After you configure the PHY IP core in the <span class="ph uicontrol">Parameter Editor</span>, click <span class="ph uicontrol">Generate				HDL</span> to generate the IP instance. The top level file generated with the			IP instance includes all the available ports for your configuration. Use these ports to			connect the PHY IP core to the PLL IP core, the reset controller IP core, and to other			IP cores in your design.</p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706811600__fig_B9E3B4BE833F4FFFA9D66EB2A215F092"><span class="figcap"><span class="enumeration fig-enumeration">Figure 22.&nbsp;</span>Native PHY IP Core Ports and Functional Blocks</span><span class="desc figdesc"> </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706811600__image_9225B1E33F4641409DE38E7051219CD6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706808717.svg" type="image/svg+xml"></embed>		    </div></div>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706811600__fig_FE369104066641AEAAD86ECA9605FDA0"><span class="figcap"><span class="enumeration fig-enumeration">Figure 23.&nbsp;</span>Native PHY IP Core Parameter Editor</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706811600__image_olz_whc_fv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/pra1457131941482.svg" type="image/svg+xml"></embed>		    </div></div>		    <div class="note note" id="nik1398706811600__note_N1006D_N10016_N10001"><span class="notetitle">Note:</span> 			      <p class="p">Although the <span class="keyword">               Quartus<sup>Â®</sup> Prime</span>				software provides legality checks, the supported FPGA fabric to PCS interface widths				and the supported data rates are pending characterization. </p>		    </div>	  </div>		  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706802854">Configure the PHY IP Core</a></div><div><a class="link" href="#nik1398706823111">Interlaken</a></div><div><a class="link" href="#nik1398706845795">Gigabit Ethernet (GbE) and GbE with IEEE 1588v2</a></div><div><a class="link" href="#nik1398706864364">10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants</a></div><div><a class="link" href="#nik1398706878473">10GBASE-KR PHY IP Core</a></div><div><a class="link" href="#nik1398706902539" title="The Ethernet standard comprises many different PHY standards with variations in signal transmission medium and data rates.">1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core</a></div><div><a class="link" href="#nik1398706912786">PCI Express (PIPE)</a></div><div><a class="link" href="#nik1398706952710" title="The common public radio interface (CPRI) is a high-speed serial interface developed for wireless network radio equipment controller (REC) to uplink and downlink data from available remote radio equipment (RE).">CPRI</a></div><div><a class="link" href="#nik1398706966018">Using the "Basic (Enhanced PCS)" and "Basic with KR FEC" Configurations of Enhanced PCS</a></div><div><a class="link" href="#nik1398706973096">Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS</a></div><div><a class="link" href="#nik1398707007710">Design Considerations for Implementing Arria 10 GT Channels</a></div><div><a class="link" href="#nik1398706813800">PMA Parameters</a></div><div><a class="link" href="#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Presets</a></div><div><a class="link" href="#nik1398706813363">General and Datapath Parameters</a></div><div><a class="link" href="#nik1398706815424">Enhanced PCS Ports</a></div><div><a class="link" href="#nik1398706817870">Standard PCS Ports</a></div><div><a class="link" href="#nik1405638198487" title="This section describes the PMA and calibration ports for the Arria 10 Transceiver Native PHY IP core.">PMA Ports</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706941301">How to Place Channels for Pipe Configuration</a></div></div></div>	</mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706819321">
          <h1>
          
            Presets 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">You can select preset settings for the Native PHY IP core defined for			each protocol. Use presets as a starting point to specify parameters for your specific			protocol or application. </span>   </div> 	     <p class="p">To apply a preset to the Native PHY IP core, double-click on the preset name.			When you apply a preset, all relevant options and parameters are set in the current			instance of the Native PHY IP core. For example, selecting the <strong class="ph b">Interlaken</strong> preset enables all parameters and ports that the Interlaken protocol			requires. </p> 	     <p class="p">Selecting a preset does not prevent you from changing any parameter to meet the			requirements of your design. Any changes that you make are validated by the design rules			for the transceiver configuration rules you specified, not the selected preset. </p>		    <div class="note note" id="nik1398706819321__note_N10035_N1001D_N10001"><span class="notetitle">Note:</span> Selecting a preset clears any prior selections			user has made so far.</div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706813363">
          <h1>
          
            General and Datapath Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		    <p class="p"> You can customize your instance of the Native PHY IP core by specifying			parameter values. In the <span class="ph uicontrol">Parameter Editor</span>, the			parameters are organized in the following sections for each functional block and			feature: </p>		    <ul class="ul" id="ul_ABF6A8B8405E4413B1E85846404EDE69">			      <li class="li" id="li_D5302420CC924A359897542A0C72A4D2">General, Common PMA Options, and				Datapath Options </li>			      <li class="li" id="li_15CDEFA16FEE415887589CB65757DF7E">TX PMA 		</li>			      <li class="li" id="li_274F55A3D88F4C088D2CC765A231DD64">RX PMA 		</li>			      <li class="li">Standard PCS</li>			      <li class="li" id="li_D7C4BC75B4E444F58CB285D9B8B04356">Enhanced PCS 		</li>			      <li class="li" id="li_3801F4479AD94CC48F9BC0E781978E6A">PCS Direct Datapath </li>			      			      <li class="li">Dynamic Reconfiguration </li>         <li class="li" id="li_AAA2E201356D422FB8F3CB91812A83DB">Analog PMA Settings (Optional)</li>			      <li class="li">Generation Options</li>		    </ul>	  </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813363__table_E67015D0BF9E4A44B7C32EEC25B2574B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 9. &nbsp;</span>General, Common PMA Options, and Datapath Options </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d30764e206" valign="middle" width="100pt">Parameter 			 </th>						            <th class="entry" id="d30764e209" valign="middle" width="99.75pt">Value 			 </th>						            <th class="entry" id="d30764e212" valign="middle" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Message level for rule violations</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <p class="p">                        <span class="ph uicontrol">error</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">warning</span>                     </p>													            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%"> Specifies the messaging level for parameter rule							violations. Selecting <span class="ph uicontrol">error</span>							causes all rule violations to prevent IP generation. Selecting								<span class="ph uicontrol">warning</span> displays all rule							violations as warnings in the message window and allows IP generation							despite the violations. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_22" name="fnsrc_22"><sup>22</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">                     <samp class="ph codeph">VCCR_GXB</samp> and <samp class="ph codeph">VCCT_GXB</samp> supply voltage for the							Transceiver</td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <p class="p">                        <span class="ph props_product_a10">0_9V</span>, 1_0V, 1_1V</p>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">Selects the <samp class="ph codeph">VCCR_GXB</samp>							and <samp class="ph codeph">VCCT_GXB</samp> supply voltage for the Transceiver.<div class="p">								                <div class="note note" id="nik1398706813363__note_N100F4_N100F1_N100E4_N100CA_N1008F_N1005F_N10056_N10053_N10001"><span class="notetitle">Note:</span> This option is only used for GUI rule									validation. Use Quartus Prime Setting File (.qsf) assignments to									set this parameter in your static design.                         </div>							              </div>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">                     <span class="ph uicontrol">Transceiver Link								Type</span>                  </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <p class="p">sr, lr</p>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">Selects the type of transceiver link. sr-Short Reach							(Chip-to-chip communication), lr-Long Reach (Backplane communication).<div class="p">								                <div class="note note" id="nik1398706813363__note_N10118_N10115_N10110_N100FB_N1008F_N1005F_N10056_N10053_N10001"><span class="notetitle">Note:</span> This option is only used for GUI rule									validation. Use Quartus Prime Setting File (.qsf) assignments to									set this parameter in your static design.</div>							              </div>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">                     <span class="ph uicontrol">Transceiver configuration rules</span>                  </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">                     <p class="p">User Selection</p>                  </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">Specifies							the valid configuration rules for the transceiver.								<p class="p">This								parameter specifies the configuration rule against which the									<span class="ph uicontrol">Parameter Editor</span> checks								your PMA and PCS parameter settings for specific protocols.								Depending on the transceiver configuration rule selected, the									<span class="ph uicontrol">Parameter Editor</span>								validates the parameters and options selected by you and generates								error messages or warnings for all invalid								settings.</p>                     <p class="p">To determine the transceiver configuration rule to								be selected for your protocol, refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706812037__table_BC5D0A388323454689A61885A4588DC6">Table 8</a>								                <em class="ph i">Transceiver Configuration Rule Parameters</em>								table								for more details about each transceiver configuration rule.								</p>                     <p class="p">This								parameter is used for rule checking and is not a preset. You need to								set all parameters for your protocol								implementation.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">                     <span class="ph uicontrol">PMA configuration rules</span>                  </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">                     <p class="p">                        <span class="ph uicontrol">Basic</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">SATA/SAS</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">QPI</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">GPON</span>                     </p>                  </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">Specifies							the configuration rule for PMA. <p class="p">Select Basic for all								other protocol modes except for SATA, GPON, and QPI.</p>                     <p class="p">SATA (Serial ATA) can be used only if the <span class="ph uicontrol">Transceiver configuration rule</span> is								set to <span class="ph uicontrol">Basic/Custom (Standard									PCS)</span>.</p>                     <p class="p">GPON can be used only if								the <span class="ph uicontrol">Transceiver configuration									rule</span> is set to <span class="ph uicontrol">Basic									(Enhanced PCS)</span>. </p>                     <p class="p">QPI can be								used only if the <span class="ph uicontrol">Transceiver									configuration rule</span> is set to <span class="ph uicontrol">PCS							Direct</span>.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Transceiver mode</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <p class="p">								                <span class="ph uicontrol">TX/RX Duplex</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">TX Simplex</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">RX Simplex</span>							              </p>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p">Specifies the operational mode of the transceiver. 				</p>							              <ul class="ul" id="nik1398706813363__ul_7083F57A600C4068B5C4F66A05604527">								                <li class="li" id="nik1398706813363__li_37842FE91F7F419B98D7A0FA4CD3F87D">									                  <span class="ph uicontrol">TX/RX Duplex</span> : Specifies									a single channel that supports both transmission and reception.  </li>								                <li class="li" id="nik1398706813363__li_7D31C7252D134CD79CCC26B8C8351069">									                  <span class="ph uicontrol">TX Simplex</span>									:									Specifies a single channel that supports only transmission.								</li>								                <li class="li" id="nik1398706813363__li_94B3A030844F43B39DD24516FDBD7060">									                  <span class="ph uicontrol">RX Simplex</span>									: Specifies a single channel that supports									only reception.								</li>							              </ul>							              <p class="p">								The default is								<span class="ph uicontrol">TX/RX Duplex</span>.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Number of data channels</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <span class="ph uicontrol">1</span>							â							<em class="ph i">&lt;n&gt;</em>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p">								Specifies the number of transceiver channels to be implemented.								The maximum number of channels available, (								<em class="ph i">&lt;n&gt;</em>								), depends on the								package you select.							</p>							              <p class="p">								The default value is								<span class="ph uicontrol">1</span>.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Data rate</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt"> &lt; <em class="ph i"> valid Transceiver data rate							</em> &gt; </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p">Specifies the data rate in megabits per second (Mbps). 				</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable datapath and interface reconfiguration</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p">When you turn this option on, you can preconfigure and dynamically switch between the Standard PCS, Enhanced PCS, and PCS direct datapaths. 				</p>							              <p class="p">								The default value is								<span class="ph uicontrol">Off</span>.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable simplified data interface</span>						            </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p"> By default, all 128-bits are ports for the <samp class="ph codeph">tx_parallel_data</samp> and <samp class="ph codeph">rx_parallel_data</samp> buses are exposed. You must								understand the mapping of data and control signals within the								interface.																Refer to the <cite class="cite">Enhanced PCS TX and RX Control									Ports</cite> section for details about mapping of data and								control signals.</p>							              <p class="p"> When you turn on this option, the Native PHY IP core presents a								simplified data and control interface between the FPGA fabric and								transceiver. Only the sub-set of the 128-bits that are active for a								particular FPGA fabric width are ports. </p>							              <p class="p"> The default value is <span class="ph uicontrol">Off</span>.<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_23" name="fnsrc_23"><sup>23</sup></a>							              </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e206 " valign="top" width="100pt">                     <span class="ph uicontrol">Provide separate interface for each								channel</span>                  </td>						            <td class="entry" headers="d30764e209 " valign="top" width="99.75pt">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d30764e212 " valign="top" width="NaN%">							              <p class="p">When selected the Native PHY IP core presents separate data, reset and								clock interfaces for each channel rather than a wide bus. </p>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813363__table_C6146D404F454C0EA9D0465194007837" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 10. &nbsp;</span>Transceiver Configuration Rule Parameters</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d30764e653" valign="top" width="150pt">Transceiver Configuration Setting 			 </th>						            <th class="entry" id="d30764e656" valign="top" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Basic/Custom (Standard PCS) 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">Enforces a standard set of rules within the Standard PCS.							Select these rules to implement custom protocols requiring blocks							within the							Standard PCS or protocols not covered by the other configuration rules.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Basic/Custom w /Rate Match (Standard PCS)</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">Enforces a standard set of rules including rules for the							Rate							Match FIFO within the Standard PCS. Select these rules to implement							custom							protocols requiring blocks within the Standard PCS or protocols not							covered by							the other configuration rules. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">CPRI (Auto) 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">							Enforces rules required by the CPRI protocol. The receiver							word aligner mode is set to							<span class="ph uicontrol">Auto</span>. In							<span class="ph uicontrol">Auto</span>							mode, the word aligner is set to deterministic latency.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">CPRI (Manual)</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">							Enforces rules required by the CPRI protocol. The receiver word							aligner mode is set to							<span class="ph uicontrol">Manual</span>. In							<span class="ph uicontrol">Manual</span>							mode, logic in the FPGA fabric controls the word							aligner.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">GbE</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules that the 1 Gbps Ethernet (1 GbE) protocol							requires. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">GbE 1588</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">							Enforces rules for the 1 GbE protocol with support for							Precision time protocol (PTP) as defined in the							<em class="ph i">IEEE 1588 Standard</em>.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Gen1 PIPE 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%">							Enforces rules for a Gen1 PCIe*							              <sup class="ph sup">Â®</sup>							PIPE interface							that you can connect to a soft MAC and Data Link Layer.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Gen2 PIPE</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules for a Gen2 PCIe PIPE interface that you can							connect to a soft MAC and Data Link Layer. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Gen3 PIPE 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules for a Gen3 PCIe PIPE interface that you can							connect to a soft MAC and Data Link Layer. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Basic (Enhanced PCS) 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces a standard set of rules within the Enhanced PCS.							Select these rules to implement protocols requiring blocks within							the Enhanced							PCS or protocols not covered by the other configuration rules.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Interlaken</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules required by the Interlaken protocol.						</td>					          </tr>															          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">10GBASE-R</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules required by the 10GBASE-R protocol. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">10GBASE-R 1588</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules required by the 10GBASE-R protocol with 1588 enabled. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">10GBASE-R w/KR FEC 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces rules required by the 10GBASE-R protocol with KR FEC block enabled. 			 </td>					          </tr>               <tr class="row">                  <td class="entry" headers="d30764e653 " valign="top" width="150pt">                     <span class="ph uicontrol">40GBASE-R w/KR FEC</span>                  </td>                  <td class="entry" headers="d30764e656 " valign="top" width="NaN%">Enforces rules required by the 40GBASE-R protocol with the KR FEC block enabled.</td>               </tr>					          <tr class="row">						            <td class="entry" headers="d30764e653 " valign="top" width="150pt">							              <span class="ph uicontrol">Basic w/KR FEC 				</span>						            </td>						            <td class="entry" headers="d30764e656 " valign="top" width="NaN%"> Enforces a standard set of rules required by the Enhanced							PCS							when you enable the KR FEC block. Select this rule to implement							custom							protocols requiring blocks within the Enhanced PCS or protocols not							covered by							the other configuration rules. 			 </td>					          </tr>               <tr class="row">                  <td class="entry" headers="d30764e653 " valign="top" width="150pt">                     <span class="ph uicontrol">PCS Direct</span>                  </td>                  <td class="entry" headers="d30764e656 " valign="top" width="NaN%">Enforces rules required by the PCS Direct mode. In this configuration the data flows through the PCS channel, but all the internal PCS blocks are bypassed.  If required, the PCS functionality can be implemented in the FPGA fabric.</td>               </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706771879">Device Transceiver Layout</a></div><div><a class="link" href="#nik1415592565803" title="This section describes the tx_control and rx_control bit encodings for different protocol configurations.">Enhanced PCS TX and RX Control Ports</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_22" name="fntarg_22"><sup>22</sup></a>  Although you can generate								the PHY with warnings, you <span xmlns="" class="ph props_product_a10">can not compile									</span>                        the PHY								in Quartus Prime. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_23" name="fntarg_23"><sup>23</sup></a>  This									option cannot be used, if you intend to dynamically reconfigure									between PCS datapaths, or reconfigure the interface of the									transceiver.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706813800">
          <h1>
          
            PMA Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody" id="tb_pmaports"><div class="abstract">		    <p class="p">You can specify values for the following types of PMA			parameters:		</p>      <div class="p">TX PMA<ul class="ul">            <li class="li">TX Bonding				Options</li>            <li class="li" id="li_15CDEFA16FEE415887589CB65757DF7E">TX PLL				Options 		</li>            <li class="li" id="li_274F55A3D88F4C088D2CC765A231DD64">TX PMA				Optional Ports 		</li>         </ul>      </div>      <div class="p">RX PMA<ul class="ul">            <li class="li">RX CDR Options</li>            <li class="li" id="li_D7C4BC75B4E444F58CB285D9B8B04356">Equalization</li>            <li class="li" id="li_AAA2E201356D422FB8F3CB91812A83DB">RX PMA				Optional Ports 		</li>         </ul>      </div>			  </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_EAAAF95CE19D4320AE75224B2E43A8EF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 11. &nbsp;</span>TX  Bonding Options</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d32591e181" valign="middle" width="100pt">Parameter 			 </th>						            <th class="entry" id="d32591e184" valign="middle" width="100pt">Value 			 </th>						            <th class="entry" id="d32591e187" valign="middle" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d32591e181 " valign="top" width="100pt">							              <span class="ph uicontrol">TX channel bonding mode							</span>						            </td>						            <td class="entry" headers="d32591e184 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">Not bonded</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">PMA only bonding</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">									PMA 									and 									PCS bonding								</span>							              </p>						            </td>						            <td class="entry" headers="d32591e187 " valign="top" width="NaN%">							              <p class="p"> Selects the bonding mode to be used for the channels								specified. Bonded channels use a single TX PLL to generate a clock								that drives multiple channels, reducing channel-to-channel skew. The								following options are available: </p>							              <p class="p">								                <span class="ph uicontrol">Not bonded</span>: In a non-bonded								configuration, only the high speed serial clock is expected to be								connected from the TX PLL to the Native PHY IP core. The low speed								parallel clock is generated by the local clock generation block								(CGB) present in the transceiver channel. For non-bonded								configurations, because the channels are not related to each other								and the feedback path is local to the PLL, the skew between channels								cannot be calculated. </p>							              <p class="p">								                <span class="ph uicontrol">PMA only bonding</span>: In PMA								bonding, the high speed serial clock is routed from the transmitter								PLL to the master CGB. The master CGB generates the high speed and								low parallel clocks and the local CGB for each channel is bypassed.								Refer to the <cite class="cite">Channel Bonding</cite> section								for more details. </p>							              <p class="p">								                <span class="ph uicontrol"> PMA and PCS bonding </span>: In a								PMA and PCS bonded configuration, the local CGB in each channel is								bypassed and the parallel clocks generated by the master CGB are								used to clock the network. The master CGB generates both the high								and low speed clocks. The master channel generates the PCS control								signals and distributes to other channels through a control plane								block. </p>							              <p class="p"> The default value is <span class="ph uicontrol">Not									bonded</span>. </p>Refer to <cite class="cite">Channel								Bonding</cite> section in <cite class="cite">PLLs and Clock								Networks</cite> chapter for more details. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e181 " valign="top" width="100pt">							              <span class="ph uicontrol">PCS TX channel bonding master							</span>						            </td>						            <td class="entry" headers="d32591e184 " valign="top" width="100pt">							              <span class="ph uicontrol">								Auto, 0								to 								&lt;number of channels&gt; -1							</span>						            </td>						            <td class="entry" headers="d32591e187 " valign="top" width="NaN%">							              <p class="p"> Specifies the master PCS channel for PCS bonded configurations. Each								Native PHY IP core instance configured with bonding must specify a								bonding master. If you select <span class="ph uicontrol">Auto</span>, the Native PHY IP core automatically selects								a recommended channel. </p>							              <p class="p">								The default value is								<span class="ph uicontrol">Auto</span>. Refer to the								<cite class="cite">PLLs and Clock Networks</cite>								chapter for more information								about the TX channel bonding master.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e181 " valign="top" width="100pt">							              <span class="ph uicontrol">Actual PCS TX channel bonding								master</span>						            </td>						            <td class="entry" headers="d32591e184 " valign="top" width="100pt">							              <span class="ph uicontrol">								0								to								&lt;number of channels&gt;								-1							</span>						            </td>						            <td class="entry" headers="d32591e187 " valign="top" width="NaN%">							              <p class="p">								This parameter is automatically populated based on your								selection for the								<span class="ph uicontrol">PCS TX channel bonding master								</span>								parameter. Indicates the selected master PCS channel for PCS								bonded								configurations.							</p>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_8C3853EF31954FD7B66596DF10F37465" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 12. &nbsp;</span>TX PLL Options</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d32591e341" valign="middle" width="100pt">Parameter 			 </th>						            <th class="entry" id="d32591e344" valign="middle" width="100pt">Value 			 </th>						            <th class="entry" id="d32591e347" valign="middle" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d32591e341 " valign="top" width="100pt">							              <span class="ph uicontrol">TX local clock division factor							</span>						            </td>						            <td class="entry" headers="d32591e344 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">1, 2, 4, 8</span>							              </p>						            </td>						            <td class="entry" headers="d32591e347 " valign="top" width="NaN%">							              <p class="p">Specifies the value of the divider available in								the								transceiver								channels to divide the TX PLL output clock to								generate the correct								frequencies								for the parallel and serial								clocks.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e341 " valign="top" width="100pt">							              <span class="ph uicontrol">Number of TX PLL clock inputs per								channel</span>						            </td>						            <td class="entry" headers="d32591e344 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">									1, 2, 3									, 4								</span>							              </p>						            </td>						            <td class="entry" headers="d32591e347 " valign="top" width="NaN%">							              <p class="p">								Specifies the number of TX PLL clock inputs per channel. Use this								parameter when you plan to dynamically switch between TX PLL								clock sources. Up								to								four								input sources are possible.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e341 " valign="top" width="100pt">							              <span class="ph uicontrol">Initial TX PLL clock input								selection</span>						            </td>						            <td class="entry" headers="d32591e344 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol"> 0 to &lt;number of TX PLL clock									inputs&gt; -1 </span>							              </p>						            </td>						            <td class="entry" headers="d32591e347 " valign="top" width="NaN%">Specifies the initially							selected TX PLL clock							input. This parameter is necessary when you							plan to switch							between multiple TX							PLL clock inputs. 			 </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_37D11FABE7E543CC8AB4E983AD8CF808" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 13. &nbsp;</span>TX PMA Optional Ports</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d32591e443" valign="middle" width="120.75pt">Parameter </th>						            <th class="entry" id="d32591e446" valign="middle" width="79.5pt">Value </th>						            <th class="entry" id="d32591e449" valign="middle" width="NaN%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">                     <span class="ph uicontrol">Enable tx_pma_analog_reset_ack								port</span>                  </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%">Enables the optional <samp class="ph codeph">tx_pma_analog_reset_ack</samp> output port. This port should not							be used for register mode data transfers.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_clkout port </span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">tx_pma_clkout</samp> output clock. This is the low speed parallel							clock from the TX PMA. The source of this clock is the														serializer. It is driven by the PCS/PMA interface block. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_24" name="fnsrc_24"><sup>24</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_div_clkout port </span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">tx_pma_div_clkout</samp> output clock. This clock is generated by							the serializer. You can use this to drive core logic, to drive the FPGA							- transceivers interface. <p class="p"> If you select a <span class="ph uicontrol">tx_pma_div_clkout division factor</span>								of 1 or 2, this clock output is derived from the PMA parallel clock.								If you select a <span class="ph uicontrol">tx_pma_div_clkout									division factor</span>  of 33, 40, or 66, this clock is								derived from the PMA high serial clock. This clock is commonly used								when the interface to the TX FIFO runs at a different rate than the								PMA parallel clock frequency, such as 66:40 applications. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">tx_pma_div_clkout division factor							</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">Disabled</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>,								<span class="ph uicontrol">40</span>, <span class="ph uicontrol">66</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Selects the division factor for the <samp class="ph codeph">tx_pma_div_clkout</samp> output clock when							enabled. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_25" name="fnsrc_25"><sup>25</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">                     <span class="ph uicontrol">Enable								tx_pma_iqtxrx_clkout								port</span>                  </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%">Enables							the optional <samp class="ph codeph">tx_pma_iqtxrx_clkout</samp> output clock. This							clock can be used to cascade the TX PMA output clock to the input of a							PLL.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_elecidle port</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_pma_elecidle</samp> port. When you assert this port, the							transmitter is forced into an electrical idle condition. This port has							no effect when the transceiver is configured for PCI Express*. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_qpipullup port								(QPI)</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_pma_qpipullup</samp> control input port. Use this port only							for Quick Path Interconnect (QPI) applications. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_qpipulldn port								(QPI)</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_pma_qpipulldn</samp> control input port. Use this port only							for QPI applications. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_txdetectrx port								(QPI)</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_pma_txdetectrx</samp> control input port. The receiver detect							block							in							the  TX PMA detects the presence of a receiver							at the other end of the channel. After receiving														a 							<samp class="ph codeph">tx_pma_txdetectrx</samp> request the receiver							detect block initiates the detection process. Use this port only in QPI							applications. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">							              <span class="ph uicontrol">Enable tx_pma_rxfound port (QPI)							</span>						            </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_pma_rxfound</samp> status output port. The receiver detect							block in TX PMA detects the presence of a receiver at the other end by							using the <samp class="ph codeph">tx_pma_txdetectrx</samp> input. The								<samp class="ph codeph">tx_pma_rxfound</samp> port reports the							status of the detection operation. Use this port only in QPI							applications. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e443 " valign="top" width="120.75pt">                     <span class="ph uicontrol">Enable rx_seriallpbken							port</span>                  </td>						            <td class="entry" headers="d32591e446 " valign="top" width="79.5pt">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d32591e449 " valign="top" width="NaN%">Enables							the optional <samp class="ph codeph">rx_seriallpbken</samp> control							input port. The assertion of this signal enables the TX to RX serial							loopback path within the transceiver. This is an asynchronous input							signal.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_442B847A71CC4B178E8F596660B8841C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 14. &nbsp;</span>RX CDR Options</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d32591e754" valign="middle" width="100pt">Parameter 			 </th>						            <th class="entry" id="d32591e757" valign="middle" width="100pt">Value 			 </th>						            <th class="entry" id="d32591e760" valign="middle" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d32591e754 " valign="top" width="100pt">							              <span class="ph uicontrol">Number of CDR reference clocks							</span>						            </td>						            <td class="entry" headers="d32591e757 " valign="top" width="100pt">							              <span class="ph uicontrol">								1								-								5							</span>						            </td>						            <td class="entry" headers="d32591e760 " valign="top" width="NaN%">							              <p class="p">Specifies the number of CDR reference clocks. Up								to 5 sources								are possible. 				</p>							              <p class="p"> The default value is								1. </p>							              <p class="p">Use this feature when you want to dynamically re-configure CDR reference								clock source.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e754 " valign="top" width="100pt">							              <span class="ph uicontrol">Selected CDR reference clock							</span>						            </td>						            <td class="entry" headers="d32591e757 " valign="top" width="100pt">							              <span class="ph uicontrol">								0 								to 								&lt;number of CDR reference clocks&gt;															-1							</span>						            </td>						            <td class="entry" headers="d32591e760 " valign="top" width="NaN%">							              <p class="p"> Specifies the initial CDR reference clock. This parameter determines the								available CDR references																used. </p>							              <p class="p"> The default value is								0. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e754 " valign="top" width="100pt">							              <span class="ph uicontrol">Selected CDR reference clock								frequency</span>						            </td>						            <td class="entry" headers="d32591e757 " valign="top" width="100pt">							&lt;							<em class="ph i">data rate dependent</em>							&gt;						</td>						            <td class="entry" headers="d32591e760 " valign="top" width="NaN%"> Specifies the CDR							reference clock frequency.							This value depends on the data rate							specified. 			 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e754 " valign="top" width="100pt">							              <span class="ph uicontrol">PPM detector threshold							</span>						            </td>						            <td class="entry" headers="d32591e757 " valign="top" width="100pt">																					              <p class="p">                        <span class="ph uicontrol">100</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">300</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">500</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">1000</span>                     </p>							           </td>						            <td class="entry" headers="d32591e760 " valign="top" width="NaN%">							              <p class="p">Specifies the PPM threshold for the CDR. If the PPM between the incoming								serial data and the CDR reference clock, exceeds this threshold								value, the CDR loses lock. </p>							              <p class="p"> The default value is								1000. </p>						            </td>					          </tr>																			        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_N10551_N10041_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 15. &nbsp;</span>Equalization</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d32591e901" valign="top" width="22.88329519450801%">Parameters</th>                  <th class="entry" id="d32591e904" valign="top" width="22.88329519450801%">Value 			 </th>                  <th class="entry" id="d32591e907" valign="top" width="54.23340961098398%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d32591e901 " valign="top" width="22.88329519450801%">                     <span class="ph uicontrol">CTLEadaptation mode</span>                  </td>                  <td class="entry" headers="d32591e904 " valign="top" width="22.88329519450801%">                     <p class="p">                        <span class="ph uicontrol">Manual</span>                     </p>                  </td>                  <td class="entry" headers="d32591e907 " valign="top" width="54.23340961098398%">                     <p class="p">Specifies the Continuous Time Linear Equalization (CTLE)							operation mode.</p>							              <p class="p"> For manual mode, set the CTLE options through the Assignment Editor, or								modify the Quartus Settings File (.qsf), or write to the								reconfiguration registers using the Avalon Memory-Mapped (Avalon-MM)								interface.</p>                     <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707104770">Continuous Time Linear Equalization (CTLE)</a>								section in <cite class="cite">                           <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Architecture</cite>								chapter for more details about CTLE architecture. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a>								for more details on supported adaptation modes.</p>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d32591e901 " valign="top" width="22.88329519450801%">                     <span class="ph uicontrol">								DFE adaptation								mode							</span>                  </td>                  <td class="entry" headers="d32591e904 " valign="top" width="22.88329519450801%">							              <p class="p">								                <span class="ph uicontrol">									Adaptation									enabled</span>                     </p>							              <p class="p">                        <span class="ph uicontrol">Manual</span>,									<span class="ph uicontrol">Disabled</span>                     </p>													            </td>                  <td class="entry" headers="d32591e907 " valign="top" width="54.23340961098398%">                     <p class="p">Specifies the operating mode for the <em class="ph i">Decision Feedback Equalization</em> (DFE) block in the RX PMA. 				</p>							              <p class="p">								The default value is								<span class="ph uicontrol">Disabled</span>.							</p>                     <p class="p"> For manual mode, you can set the DFE options through the Assignment Editor, or								by modifying the Quartus Settings File (<strong class="ph b">.qsf</strong>), or write to								the reconfiguration registers using the Avalon-MM interface.</p>                     <p class="p">Refer to the <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707109192">Decision Feedback Equalization (DFE)</a> section in the <cite class="cite">                           <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver PHY									Architecture</cite> chapter for more details about DFE. Refer to									<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a> for more details on supported adaptation								modes.</p>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d32591e901 " valign="top" width="22.88329519450801%">							                     <span class="ph uicontrol">								Number of fixed DFE taps							</span>						            </td>                  <td class="entry" headers="d32591e904 " valign="top" width="22.88329519450801%">                     <span class="ph uicontrol">3</span>, <span class="ph uicontrol"> 7 </span>,<span class="ph uicontrol">								11</span>                  </td>                  <td class="entry" headers="d32591e907 " valign="top" width="54.23340961098398%">Specifies the number of fixed DFE taps.						Select the number of taps depending on the loss in your transmission channel and the type of equalization required. </td>               </tr>            </tbody>         </table></div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706813800__table_3A9EC50F6FA24B7993BBF1F225CC8526" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 16. &nbsp;</span>RX PMA Optional Ports</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d32591e1074" valign="middle" width="100pt">Parameters 			 </th>						            <th class="entry" id="d32591e1077" valign="middle" width="100pt">Value 			 </th>						            <th class="entry" id="d32591e1080" valign="middle" width="NaN%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">                     <span class="ph uicontrol">Enable rx_analog_reset_ack								port</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">Enables the optional								<samp class="ph codeph">rx_analog_reset_ack</samp> output. This port should not be							used for register mode data transfers.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_pma_clkout port </span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">rx_pma_clkout</samp> output clock. This port is the recovered							parallel clock from the RX clock data recovery (CDR). <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_26" name="fnsrc_26"><sup>26</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_pma_div_clkout port							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">rx_pma_div_clkout</samp> output clock. The deserializer generates							this clock. Use this to drive core logic, to drive the RX PCS-to-FPGA							fabric interface, or both. <p class="p"> If you select a									<span class="ph uicontrol">rx_pma_div_clkout</span> division factor of 1 or								2, this clock output is derived from the PMA parallel clock. If you								select a <span class="ph uicontrol">rx_pma_div_clkout</span> division factor of								33, 40, or 66, this clock is derived from the PMA serial clock. This								clock is commonly used when the interface to the RX FIFO runs at a								different rate than the PMA parallel clock frequency, such as 66:40								applications. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">rx_pma_div_clkout division factor							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">Disabled</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>,								<span class="ph uicontrol">40</span>, <span class="ph uicontrol">66</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%"> Selects the division factor for the <samp class="ph codeph">rx_pma_div_clkout</samp> output clock when							enabled. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_27" name="fnsrc_27"><sup>27</sup></a>                  </td>					          </tr>               <tr class="row">                  <td class="entry" headers="d32591e1074 " valign="top" width="100pt">                     <span class="ph uicontrol">Enable								rx_pma_iqtxrx_clkout							port</span>                  </td>                  <td class="entry" headers="d32591e1077 " valign="top" width="100pt">                     <span class="ph uicontrol">On/Off</span>                  </td>                  <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">Enables the optional <samp class="ph codeph">rx_pma_iqtxrx_clkout</samp> output clock. This clock can be used to cascade the RX PMA output clock to the input of a PLL.</td>               </tr>										          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_pma_clkslip port							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">							Enables the optional							<samp class="ph codeph">rx_pma_clkslip</samp>							control input port. A rising edge							on this signal causes the RX							serializer to slip the serial data by							one clock							cycle, or 2 unit							intervals (UI).						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_pma_qpipulldn port								(QPI)</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">							Enables the							<samp class="ph codeph">rx_pma_qpipulldn</samp>							control input port. Use this port							only for QPI applications.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_is_lockedtodata port							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">							Enables the optional							<samp class="ph codeph">rx_is_lockedtodata</samp>							status output port. This signal							indicates that the RX CDR is							currently in lock to data mode or is							attempting to							lock to the							incoming data stream. This is an asynchronous output							signal.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_is_lockedtoref port							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">							Enables the optional							<samp class="ph codeph">rx_is_lockedtoref</samp>							status output port. This signal							indicates that the RX CDR is							currently locked to the CDR reference clock.							This							is an							asynchronous output signal.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_set_lockedtodata port								and								rx_set_lockedtoref ports</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">rx_set_lockedtodata</samp> and <samp class="ph codeph">rx_set_lockedtoref</samp> control input ports. You can use these							control ports to manually control the lock mode of the RX CDR. These are							asynchronous input signals. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_seriallpbken port							</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">rx_seriallpbken</samp>							control input port. The assertion of this signal enables the TX to RX							serial loopback path within the transceiver. This is an asynchronous							input signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d32591e1074 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PRBS (Pseudo Random Bit Sequence)								verifier control and status port</span>						            </td>						            <td class="entry" headers="d32591e1077 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d32591e1080 " valign="top" width="NaN%">							Enables the optional							<samp class="ph codeph">rx_prbs_err</samp>,							<samp class="ph codeph">rx_prbs_clr</samp>, and							<samp class="ph codeph">rx_prbs_done</samp>							control ports. These ports control							and collect status from the							internal PRBS verifier.						</td>					          </tr>				        </tbody>			      </table></div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707028177">PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398707052002">Channel Bonding</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707104770">Continuous Time Linear Equalization (CTLE)</a></div><div><a class="link" href="#nik1398707109192">Decision Feedback Equalization (DFE)</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_24" name="fntarg_24"><sup>24</sup></a>  This clock should not be used to clock the FPGA -								transceivers  interface. This clock may be used as a reference clock								to an external clock cleaner.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_25" name="fntarg_25"><sup>25</sup></a>  The default value is <strong xmlns="" class="ph b">Disabled</strong>. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_26" name="fntarg_26"><sup>26</sup></a>  This clock should not be used to clock the FPGA -								transceiver interface. This clock may be used as a reference clock								to an external clock cleaner.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_27" name="fntarg_27"><sup>27</sup></a>  The default value is <strong xmlns="" class="ph b">Disabled</strong>.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706816049">
          <h1>
          
            Enhanced PCS Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><p class="shortdesc">This section defines parameters available in the Native PHY IP core GUI		to customize the individual blocks in the Enhanced PCS. </p>		    <div class="section" id="nik1398706816049__section_37FED3BAC3224887925B173573D51B79">			      <p class="p"> The following tables describe the available parameters. Based on the				selection of the <span class="ph uicontrol">Transceiver Configuration Rule				</span>, if the specified settings violate the protocol standard, the Native				PHY IP core<span class="ph uicontrol"> Parameter Editor </span> prints error				or warning messages. </p>			      <div class="p">				        <div class="note note" id="nik1398706816049__note_N1010D_N1010A_N100FE_N10012_N10001"><span class="notetitle">Note:</span>  For detailed					descriptions about the optional ports that you can enable or disable, refer to					the <em class="ph i">Enhanced PCS Ports</em> section. </div>			      </div>		    </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_N1003E_N10012_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 17. &nbsp;</span>Enhanced PCS Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d35677e169" valign="top" width="22.755741127348646%">Parameter </th>						            <th align="center" class="entry" id="d35677e172" valign="top" width="20.876826722338205%">Range</th>						            <th align="center" class="entry" id="d35677e175" valign="top" width="56.36743215031316%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d35677e169 " valign="top" width="22.755741127348646%">							              <span class="ph uicontrol">Enhanced PCS / PMA interface								width</span>						            </td>						            <td align="center" class="entry" headers="d35677e172 " valign="top" width="20.876826722338205%">							              <span class="ph uicontrol">32</span>, <span class="ph uicontrol">40</span>, <span class="ph uicontrol">64</span>						            </td>						            <td align="left" class="entry" headers="d35677e175 " valign="top" width="56.36743215031316%">Specifies the interface width between							the Enhanced PCS and the PMA.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d35677e169 " valign="top" width="22.755741127348646%">							              <span class="ph uicontrol">FPGA fabric /Enhanced PCS interface								width</span>						            </td>						            <td align="center" class="entry" headers="d35677e172 " valign="top" width="20.876826722338205%">							              <span class="ph uicontrol">32</span>, <span class="ph uicontrol">40</span>, , <span class="ph uicontrol">64</span>,								<span class="ph uicontrol">66</span>, <span class="ph uicontrol">67</span>						            </td>						            <td align="left" class="entry" headers="d35677e175 " valign="top" width="56.36743215031316%"> Specifies the interface width between							the Enhanced PCS and the FPGA fabric. <p class="p">The 66-bit FPGA								fabric to PCS interface width uses 64-bits from the TX and RX								parallel data. The block synchronizer determines the block boundary								of the 66-bit word, with lower 2 bits from the control bus.</p>							              <p class="p">The 67-bit FPGA fabric to PCS interface width uses								the 64-bits from the TX and RX parallel data. The block synchronizer								determines the block boundary of the 67-bit word with lower 3 bits								from the control bus.</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d35677e169 " valign="top" width="22.755741127348646%">							              <span class="ph uicontrol">Enable Enhanced PCS low latency								mode</span>						            </td>						            <td align="center" class="entry" headers="d35677e172 " valign="top" width="20.876826722338205%">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td align="left" class="entry" headers="d35677e175 " valign="top" width="56.36743215031316%">Enables the low latency path for the							Enhanced PCS. When you turn on this option, the individual functional							blocks within the Enhanced PCS are bypassed to provide the lowest							latency path from the PMA through the Enhanced PCS. When enabled, this							mode is applicable for GX devices. <span class="keyword">Intel</span> recommends not enabling it for GT							devices.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d35677e169 " valign="top" width="22.755741127348646%">							              <span class="ph uicontrol">Enable RX/TX FIFO double width								mode</span>						            </td>						            <td align="center" class="entry" headers="d35677e172 " valign="top" width="20.876826722338205%">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td align="left" class="entry" headers="d35677e175 " valign="top" width="56.36743215031316%">Enables the double width mode for the							RX and TX FIFOs. You can use double width mode to run the FPGA fabric at							half the frequency of the PCS.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_3779459CDC2B4BC5A0796456C6BD8D45" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 18. &nbsp;</span> Enhanced PCS TX FIFO Parameters </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e301" valign="top" width="22.698072805139187%"> Parameter </th>						            <th class="entry" id="d35677e304" valign="top" width="21.413276231263385%"> Range </th>						            <th class="entry" id="d35677e307" valign="top" width="55.88865096359743%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">TX FIFO Mode</span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <p class="p">								                <span class="ph uicontrol">Phase-Compensation</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Register</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Interlaken</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Basic</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Fast Register</span>							              </p>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Specifies one of the following modes:								<ul class="ul" id="nik1398706816049__ul_85CEDAAD210641A68EA2ABE814E8D582">								                <li class="li" id="nik1398706816049__li_B20A8E4679D944E3B7397FB5ACA25B51">									                  <span class="ph uicontrol">Phase Compensation</span>: The									TX FIFO compensates for the clock phase difference between the									read clock <samp class="ph codeph">rx_clkout</samp> and the									write clocks <samp class="ph codeph">tx_coreclkin</samp> or										<samp class="ph codeph">tx_clkout</samp>. You can tie										<samp class="ph codeph">tx_enh_data_valid</samp> to									1'b1.</li>								                <li class="li" id="nik1398706816049__li_F43DA2CD4B2A4847976C84F9933A31EA">									                  <span class="ph uicontrol">Register</span>: The TX FIFO is									bypassed. The <samp class="ph codeph">tx_parallel_data</samp>,										<samp class="ph codeph">tx_control</samp> and <samp class="ph codeph">tx_enh_data_valid </samp> are registered									at the FIFO output. Assert <samp class="ph codeph">tx_enh_data_valid </samp> port 1'b1 at all times. The									user must connect the write clock <samp class="ph codeph">tx_coreclkin</samp> to the read clock <samp class="ph codeph">tx_clkout</samp>.</li>								                <li class="li" id="nik1398706816049__li_6914BE1B0D0C47D3A39926116A837CA6">									                  <span class="ph uicontrol">Interlaken</span>: The TX FIFO									acts as an elastic buffer. In this mode, there are additional									signals to control the data flow into the FIFO. Therefore, the									FIFO write clock frequency does not have to be the same as the									read clock frequency. You can control writes to the FIFO with										<samp class="ph codeph">tx_enh_data_valid</samp>. By									monitoring the FIFO flags, you can avoid the FIFO full and empty									conditions. The Interlaken frame generator controls reads. </li>								                <li class="li" id="nik1398706816049__li_13EE23190DD44C6FB195E8B586D608A3">									                  <span class="ph uicontrol">Basic</span>: The TX FIFO acts									as an elastic buffer. This mode allows driving write and read									side of FIFO with different clock frequencies. <samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> must have a minimum									frequency of the lane data rate divided by 66. The frequency									range for <samp class="ph codeph">tx_coreclkin</samp> or										<samp class="ph codeph">rx_coreclkin</samp> is (data									rate/32) - (data rate/66). For best results, <span class="keyword">Intel</span> recommends that										<samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> = (data rate/32).									Monitor FIFO flag to control write and read operations. For									additional details refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> section</li>								                <li class="li">                           <span class="ph uicontrol">Fast										Register</span>: The TX FIFO allows a higher maximum									frequency (f<sub class="ph sub">MAX</sub>) between the FPGA									fabric and the TX PCS at the expense of higher latency.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">TX FIFO partially full threshold </span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol">10, 11, 12, 13</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Specifies the partially full							threshold for the Enhanced PCS TX FIFO. Enter the value at which you							want the TX FIFO to flag a partially full status.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">TX FIFO partially empty threshold							</span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol"> 2, 3, 4, 5</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Specifies the partially empty threshold for the							Enhanced PCS TX FIFO. Enter the value at which you want the TX FIFO to							flag a partially empty status. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">Enable tx_enh_fifo_full port </span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Enables the <span class="ph uicontrol">tx_enh_fifo_full port</span>. This signal indicates when the							TX FIFO is full. This signal is synchronous to <samp class="ph codeph">tx_coreclkin</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">Enable tx_enh_fifo_pfull port </span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Enables the <span class="ph uicontrol">tx_enh_fifo_pfull port</span>. This signal indicates when the							TX FIFO reaches the specified partially full threshold. This signal is							synchronous to <samp class="ph codeph">tx_coreclkin</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">Enable tx_enh_fifo_empty port </span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Enables the <span class="ph uicontrol">tx_enh_fifo_empty port</span>. This signal indicates when the							TX FIFO is empty. This signal is synchronous to <samp class="ph codeph">tx_coreclkin</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e301 " valign="top" width="22.698072805139187%">							              <span class="ph uicontrol">Enable tx_enh_fifo_pempty port </span>						            </td>						            <td class="entry" headers="d35677e304 " valign="top" width="21.413276231263385%">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e307 " valign="top" width="55.88865096359743%"> Enables the <span class="ph uicontrol">tx_enh_fifo_pempty port</span>. This signal indicates when the							TX FIFO reaches the specified partially empty threshold. This signal is							synchronous to <samp class="ph codeph">tx_coreclkin</samp>.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_C6F659CBBFAC4A34BEC71CDD4FD40C4B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 19. &nbsp;</span> Enhanced PCS RX FIFO Parameters </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e620" valign="top" width="102.00pt"> Parameter </th>						            <th class="entry" id="d35677e623" valign="top" width="99.00pt"> Range </th>						            <th class="entry" id="d35677e626" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol break"> RX FIFO Mode							</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <p class="p">								                <span class="ph uicontrol">Phase-Compensation</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Register</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Interlaken</span>							              </p>							              <span class="ph uicontrol">10GBASE-R</span>							              <p class="p">								                <span class="ph uicontrol">Basic</span>							              </p>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Specifies one of the following modes for Enhanced							PCS RX FIFO: <ul class="ul break" id="nik1398706816049__ul_5BA12EA2BC6A40298FB3D9ACDE423DC4">								                <li class="li" id="nik1398706816049__li_4440A7773161402AA5AD0DAAA027CC8B">									                  <span class="ph uicontrol">Phase Compensation</span>: This									mode compensates for the clock phase difference between the read									clocks <samp class="ph codeph">rx_coreclkin</samp> or <samp class="ph codeph">tx_clkout</samp> and the write clock										<samp class="ph codeph">rx_clkout</samp>. </li>								                <li class="li" id="nik1398706816049__li_0AD9287CBA0C4E27A3C890FE2B0E91FB">									                  <span class="ph uicontrol">Register </span>: The RX FIFO									is bypassed. The<samp class="ph codeph">										rx_parallel_data</samp>, <samp class="ph codeph">rx_control</samp>, and <samp class="ph codeph">rx_enh_data_valid</samp> are registered at the FIFO									output. The FIFO's read clock <samp class="ph codeph">rx_coreclkin</samp> and write clock <samp class="ph codeph">rx_clkout</samp> are tied together.</li>								                <li class="li" id="nik1398706816049__li_A079CA598A5F4036ABCCBE261282A850">									                  <span class="ph uicontrol">Interlaken</span>: Select this									mode for the Interlaken protocol. To implement the deskew									process, you must implement an FSM that controls the FIFO									operation based on FIFO flags. In this mode the FIFO acts as an									elastic buffer. </li>								                <li class="li" id="nik1398706816049__li_ACC9DE422E134F669A65306CD52AB25E">									                  <span class="ph uicontrol">10GBASE-R</span>: In this mode,									data passes through the FIFO after block lock is achieved. OS									(Ordered Sets) are deleted and Idles are inserted to compensate									for the clock difference between the RX PMA clock and the fabric									clock of +/- 100 ppm for a maximum packet length of 64000 bytes. </li>								                <li class="li" id="nik1398706816049__li_66B3CF21DA4543ABAFB8B080E9A0CC04">									                  <span class="ph uicontrol">Basic:</span> In this mode, the									RX FIFO acts as an elastic buffer. This mode allows driving									write and read side of FIFO with different clock frequencies.										<samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> must have a minimum									frequency of the lane data rate divided by 66. The frequency									range for <samp class="ph codeph">tx_coreclkin</samp> or										<samp class="ph codeph">rx_coreclkin</samp> is (data									rate/32) - (data rate/66). The gearbox data valid flag controls									the FIFO read enable. You can monitor the <samp class="ph codeph">rx_enh_fifo_pfull</samp> and <samp class="ph codeph">rx_enh_fifo_empty</samp> flags to									determine whether or not to read from the FIFO. For additional									details refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a>.</li>							              </ul>                     <div class="note note" id="nik1398706816049__note_N103F9_N10391_N10351_N1034E_N10321_N10318_N10014_N10001"><span class="notetitle">Note:</span> The flags are for Interlaken and Basic modes only.								They should be ignored in all other cases.</div>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">RX FIFO partially full threshold							</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt"> 18-29 </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Specifies the partially full threshold for the							Enhanced PCS RX FIFO. The default value is 23. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">RX FIFO partially empty threshold							</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt"> 2-10 </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Specifies the partially empty threshold for the							Enhanced PCS RX FIFO. The default value is 2. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable RX FIFO alignment word deletion								(Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> When you turn on this option, all alignment words							(sync words), including the first sync word, are removed after frame							synchronization is achieved. If you enable this option, you must also							enable control word deletion. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable RX FIFO control word deletion								(Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> When you turn on this option, Interlaken control							word removal is enabled. When the Enhanced PCS RX FIFO is configured in								<span class="ph uicontrol">Interlaken</span> mode, enabling							this option, removes all control words after frame synchronization is							achieved. Enabling this option requires that you also enable alignment							word deletion. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_data_valid port </span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_data_valid port</span>. This signal indicates when RX							data from RX FIFO is valid. This signal is synchronous to <samp class="ph codeph">rx_coreclkin.</samp>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_full port </span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_full port</span>. This signal indicates when the							RX FIFO is full. This is an asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_pfull port </span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_pfull port</span>. This signal indicates when the							RX FIFO has reached the specified partially full threshold. This is an							asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_empty port </span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_empty port</span>. This signal indicates when the							RX FIFO is empty. This signal is synchronous to <samp class="ph codeph">rx_coreclkin</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_pempty port </span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the<span class="ph uicontrol">								rx_enh_fifo_pempty port</span>. This signal indicates when the							RX FIFO has reached the specified partially empty threshold. This signal							is synchronous to <samp class="ph codeph">rx_coreclkin</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_del port								(10GBASEâR)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the optional <span class="ph uicontrol">rx_enh_fifo_del status output port</span>. This signal							indicates when a word has been deleted from the rate match FIFO. This							signal is only used for 10GBASE-R transceiver configuration rule. This							is an asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_insert port								(10GBASEâR)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_insert port</span>. This signal indicates when a							word has been inserted into the rate match FIFO. This signal is only							used for 10GBASE-R transceiver configuration rule. This signal is							synchronous to <samp class="ph codeph">rx_coreclkin</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_rd_en port</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_rd_en input port</span>. This signal is enabled to							read a word from the RX FIFO. This signal is synchronous to<samp class="ph codeph"> rx_coreclkin</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_align_val port								(Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_align_val status output port</span>. Only used for							Interlaken transceiver configuration rule. This signal is synchronous to								<samp class="ph codeph">rx_clkout</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e620 " valign="top" width="102.00pt">							              <span class="ph uicontrol">Enable rx_enh_fifo_align_clr port								(Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e623 " valign="top" width="99.00pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e626 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_fifo_align_clr input port</span>. Only used for							Interlaken. This signal is synchronous to <samp class="ph codeph">rx_clkout</samp>.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_7F08F19A58F740C1BAD0F3CD419512BE" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 20. &nbsp;</span>Interlaken Frame Generator Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1117" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1120" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1123" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken frame generator							</span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Enables the frame generator block of the Enhanced							PCS. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Frame generator metaframe length							</span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt"> 5-8192 </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Specifies the metaframe length of the frame							generator. This metaframe length includes 4 framing control words							created by the frame generator. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Frame Generator Burst								Control</span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Enables frame generator burst. This determines							whether the frame generator reads data from the TX FIFO based on the							input of port <samp class="ph codeph">tx_enh_frame_burst_en</samp>.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_enh_frame port </span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_enh_frame</samp> status output port. When the Interlaken frame							generator is enabled, this signal indicates the beginning of a new							metaframe. This is an asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_enh_frame_diag_status								port</span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_enh_frame_diag_status</samp> 2âbit input port. When the							Interlaken frame generator is enabled, the value of this signal contains							the status message from the framing layer diagnostic word. This signal							is synchronous to <samp class="ph codeph">tx_clkout</samp>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1117 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_enh_frame_burst_en port							</span>						            </td>						            <td class="entry" headers="d35677e1120 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1123 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_enh_frame_burst_en</samp> input port. When burst control is							enabled for the Interlaken frame generator, this signal is asserted to							control the frame generator data reads from the TX FIFO. This signal is							synchronous to <samp class="ph codeph">tx_clkout</samp>.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_D09C300FB7454B74B6CF409311C292F2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 21. &nbsp;</span>Interlaken Frame Synchronizer Parameters </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1290" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1293" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1296" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1290 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken frame								synchronizer</span>						            </td>						            <td class="entry" headers="d35677e1293 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1296 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							frame synchronizer is enabled. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1290 " valign="top" width="100pt">							              <span class="ph uicontrol">Frame synchronizer metaframe								length</span>						            </td>						            <td class="entry" headers="d35677e1293 " valign="top" width="100pt"> 5-8192 </td>						            <td class="entry" headers="d35677e1296 " valign="top" width="NaN%"> Specifies the metaframe length of the frame							synchronizer. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1290 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_frame port </span>						            </td>						            <td class="entry" headers="d35677e1293 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1296 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_frame status output port</span>. When the Interlaken							frame synchronizer is enabled, this signal indicates the beginning of a							new metaframe. This is an asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1290 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_frame_lock port </span>						            </td>						            <td class="entry" headers="d35677e1293 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1296 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_frame_lock output port</span>. When the Interlaken							frame synchronizer is enabled, this signal is asserted to indicate that							the frame synchronizer has achieved metaframe delineation. This is an							asynchronous output signal. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1290 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_frame_diag_status								port</span>						            </td>						            <td class="entry" headers="d35677e1293 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1296 " valign="top" width="NaN%"> Enables the<span class="ph uicontrol">rx_enh_frame_diag_status output port</span>. When the							Interlaken frame synchronizer is enabled, this signal contains the value							of the framing layer diagnostic word (bits [33:32]). This is a 2 bit per							lane output signal. It is latched when a valid diagnostic word is							received. This is an asynchronous signal.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_C7589D6A06704866AB4670EE55B08CFC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 22. &nbsp;</span>Interlaken CRC32 Generator and Checker Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1431" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1434" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1437" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1431 " valign="top" width="100pt">							              <span class="ph uicontrol"> Enable Interlaken TX CRC-32								Generator</span>						            </td>						            <td class="entry" headers="d35677e1434 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1437 " valign="top" width="NaN%"> When you turn on this option, the TX Enhanced PCS							datapath enables the CRC32 generator function. CRC32 can be used as a							diagnostic tool. The CRC contains the entire metaframe including the							diagnostic word. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1431 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken TX CRC-32 generator error								insertion</span>						            </td>						            <td class="entry" headers="d35677e1434 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1437 " valign="top" width="NaN%"> When you turn on this option, the error insertion							of the interlaken CRC-32 generator is enabled. Error insertion is							cycle-accurate. When this feature is enabled, the assertion of <samp class="ph codeph">tx_control[8]</samp> or <samp class="ph codeph">tx_err_ins</samp> signal causes the CRC calculation during that							word is incorrectly inverted, and thus, the CRC created for that							metaframe is incorrect. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1431 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken RX CRC-32								checker</span>						            </td>						            <td class="entry" headers="d35677e1434 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1437 " valign="top" width="NaN%"> Enables the CRC-32 checker function. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1431 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_crc32_err port </span>						            </td>						            <td class="entry" headers="d35677e1434 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1437 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the <span class="ph uicontrol">rx_enh_crc32_err								port</span>. This signal is asserted to indicate that the CRC							checker has found an error in the current metaframe. This is an							asynchronous signal.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_288368AB6012461BAB695A4D2B33A6AD" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 23. &nbsp;</span>10GBASE-R BER Checker Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1557" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1560" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1563" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1557 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_highber port								(10GBASEâR)</span>						            </td>						            <td class="entry" headers="d35677e1560 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1563 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_highber port</span>. For 10GBASE-R transceiver							configuration rule, this signal is asserted to indicate a bit error rate							higher than 10 <sup class="ph sup">-4</sup> . Per the 10GBASE-R							specification, this occurs when there are at least 16 errors within 125							Î¼s. This is an asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1557 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_highber_clr_cnt port								(10GBASEâR)</span>						            </td>						            <td class="entry" headers="d35677e1560 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1563 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_highber_clr_cnt input port</span>. For the 10GBASE-R							transceiver configuration rule, this signal is asserted to clear the							internal counter. This counter indicates the number of times the BER							state machine has entered the "BER_BAD_SH" state. This is an							asynchronous signal.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1557 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_clr_errblk_count port								(10GBASEâR) </span>						            </td>						            <td class="entry" headers="d35677e1560 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1563 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_clr_errblk_count input port</span>. For the 10GBASE-R							transceiver configuration rule, this signal is asserted to clear the							internal counter. This counter indicates the number of the times the RX							state machine has entered the RX_E state. For protocols with FEC block							enabled, this signal is asserted to reset the status counters within the							RX FEC block. This is an asynchronous signal. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_8467B99CE7334700A18875C1DCD9CA7B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 24. &nbsp;</span>64b/66b Encoder and Decoder Parameters </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1665" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1668" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1671" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1665 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX 64b/66b encoder (10GBASE-R)							</span>						            </td>						            <td class="entry" headers="d35677e1668 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1671 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the TX 64b/66b encoder. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1665 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX 64b/66b decoder (10GBASE-R)							</span>						            </td>						            <td class="entry" headers="d35677e1668 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1671 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the RX 64b/66b decoder. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1665 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX sync header error								insertion</span>						            </td>						            <td class="entry" headers="d35677e1668 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1671 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							supports cycle-accurate error creation to assist in exercising error							condition testing on the receiver. When error insertion is enabled and							the error flag is set, the encoding sync header for the current word is							generated incorrectly. If the correct sync header is 2'b01 (control							type), 2'b00 is encoded. If the correct sync header is 2'b10 (data							type), 2'b11 is encoded. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_70AFA849AD714F1C91993F006993CA7E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 25. &nbsp;</span>Scrambler and Descrambler Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1761" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1764" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1767" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1761 " valign="top" width="100pt">							              <span class="ph uicontrol"> Enable TX scrambler								(10GBASE-R/Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e1764 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1767 " valign="top" width="NaN%"> Enables the scrambler function. This option is							available for the Basic (Enhanced PCS) mode, Interlaken, and 10GBASE-R							protocols. You can enable the scrambler in Basic (Enhanced PCS) mode							when the block synchronizer is enabled and with 66:32, 66:40, or 66:64							gear box ratios. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1761 " valign="top" width="100pt">							              <span class="ph uicontrol">TX scrambler seed								(10GBASE-R/Interlaken)</span>						            </td>						            <td class="entry" headers="d35677e1764 " valign="top" width="100pt"> Userâspecified 58-bit value </td>						            <td class="entry" headers="d35677e1767 " valign="top" width="NaN%"> You must provide a non-zero seed for the Interlaken							protocol. For a multi-lane Interlaken Transceiver Native PHY IP, the							first lane scrambler has this seed. For other lanes' scrambler, this							seed is increased by 1 per each lane. The initial seed for 10GBASE-R is							0x03FFFFFFFFFFFFFF. This parameter is required for the <span class="ph nb">10GBASEâR</span> and Interlaken							protocols. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1761 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX descrambler (10GBASE-R/Interlaken)							</span>						            </td>						            <td class="entry" headers="d35677e1764 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry nb" headers="d35677e1767 " valign="top" width="NaN%"> Enables the descrambler function.							This option is available for Basic (Enhanced PCS) mode, Interlaken, and							10GBASE-R protocols. You can enable the descrambler in Basic (Enhanced							PCS) mode with the block synchronizer enabled and with 66:32, 66:40, or							66:64 gear box ratios. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_608CFAD6E6EF4AF6A708004FEDDD578C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 26. &nbsp;</span>Interlaken Disparity Generator and Checker Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1854" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1857" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1860" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1854 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken TX disparity generator							</span>						            </td>						            <td class="entry" headers="d35677e1857 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1860 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the disparity generator. This option is available for the							Interlaken protocol. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1854 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable Interlaken RX disparity checker							</span>						            </td>						            <td class="entry" headers="d35677e1857 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1860 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the disparity checker. This option is available for the							Interlaken protocol. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1854 " valign="top" width="100pt">                     <span class="ph uicontrol">Enable Interlaken TX								random disparity bit </span>                  </td>						            <td class="entry" headers="d35677e1857 " valign="top" width="100pt">                     <span class="ph uicontrol">On</span> /								<span class="ph uicontrol">Off</span>                  </td>						            <td class="entry" headers="d35677e1860 " valign="top" width="NaN%">Enables the Interlaken random disparity bit. When							enabled, a random number is used as disparity bit which saves one cycle							of latency.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_E5F3A5E59EFF4137BE053AA61A7ABB57" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 27. &nbsp;</span> Block Synchronizer Parameters </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e1951" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e1954" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e1957" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e1951 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX block synchronizer </span>						            </td>						            <td class="entry" headers="d35677e1954 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1957 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS							enables the RX block synchronizer. This options is available for the							Basic (Enhanced PCS) mode, Interlaken, and 10GBASE-R protocols. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e1951 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_blk_lock port </span>						            </td>						            <td class="entry" headers="d35677e1954 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e1957 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_enh_blk_lock</samp> port. When you enable the block							synchronizer, this signal is asserted to indicate that the block							delineation has been achieved. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_71F8D917EFAE4040A2A3B564E6AFD12E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 28. &nbsp;</span>Gearbox Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e2029" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e2032" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e2035" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX data bitslip </span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> When you turn on this option, the TX gearbox							operates in bitslip mode. The <span class="ph uicontrol">tx_enh_bitslip								port</span> controls number of bits which TX parallel data							slips before going to the PMA. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX data polarity inversion							</span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> When you turn on this option, the polarity of TX							data is inverted. This allows you to correct incorrect placement and							routing on the PCB. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX data bitslip </span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> When you turn on this option, the Enhanced PCS RX							block synchronizer operates in bitslip mode. When enabled, the								<span class="ph uicontrol">rx_bitslip port</span> is asserted							on the rising edge to ensure that RX parallel data from the PMA slips by							one bit before passing to the PCS. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX data polarity inversion							</span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> When you turn on this option, the polarity of the							RX data is inverted. This allows you to correct incorrect placement and							routing on the PCB. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_enh_bitslip port </span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">tx_enh_bitslip port</span>. When TX bit slip is enabled, this							signal controls the number of bits which TX parallel data slips before							going to the PMA. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2029 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_bitslip port </span>						            </td>						            <td class="entry" headers="d35677e2032 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d35677e2035 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_bitslip								port</span>. When RX bit slip is enabled, the <samp class="ph codeph">rx_bitslip</samp> signal is asserted on the							rising edge to ensure that RX parallel data from the PMA slips by one							bit before passing to the PCS. This port is shared between Standard PCS							and Enhanced PCS. </td>					          </tr>				        </tbody>			      </table></div>				    <div class="section" id="nik1398706816049__section_N10D88_N10014_N10001">			      <div class="note note" id="nik1398706816049__note_N10D8C_N10D88_N10014_N10001"><span class="notetitle">Note:</span> If a design is slipping more bits than the PCS/PMA width, the Enhanced RX PCS FIFO				could overflow. To clear the overflow, assert				<samp class="ph codeph">rx_digitalreset</samp>.</div>		    </div>				    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706816049__table_554AC040B0BB496D8352BA4DEA25E798" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 29. &nbsp;</span>KR-FEC Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d35677e2213" valign="top" width="100pt"> Parameter </th>						            <th class="entry" id="d35677e2216" valign="top" width="100pt"> Range </th>						            <th class="entry" id="d35677e2219" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol"> Enable RX KR-FEC error marking </span>						            </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%"> When you turn on this option, the decoder asserts							both sync bits (2'b11) when it detects an uncorrectable error. This							feature increases the latency through the KR-FEC decoder. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">                     <span class="ph uicontrol">Error								marking type</span>                  </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">                     <span class="ph uicontrol">10G,								40G</span>                  </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%">Specifies the error marking type (10G							or 40G).</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable KR-FEC TX error insertion							</span>                  </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off </span>                  </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%"> Enables the error insertion feature							of the KR-FEC encoder. This feature allows you to insert errors by							corrupting data starting a bit 0 of the current word. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol">KR-FEC TX error insertion spacing							</span>                  </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol"> User Input </span> (1 bit to 15 bit) </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%"> Specifies the spacing of the KR-FEC							TX error insertion. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_enh_frame port </span>						            </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%">							              <p class="p"> Enables the <span class="ph uicontrol">tx_enh_frame port</span>. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_frame port </span>						            </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_frame port</span>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d35677e2213 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_enh_frame_diag_status								port</span>						            </td>						            <td class="entry" headers="d35677e2216 " valign="top" width="100pt">							              <span class="ph uicontrol">On/Off</span>						            </td>						            <td class="entry" headers="d35677e2219 " valign="top" width="NaN%"> Enables the <span class="ph uicontrol">rx_enh_frame_diag_status port</span>. </td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398706966018">Using the "Basic (Enhanced PCS)" and "Basic with KR FEC" Configurations of Enhanced PCS</a></div><div><a class="link" href="#nik1398706823111">Interlaken</a></div><div><a class="link" href="#nik1398706878473">10GBASE-KR PHY IP Core</a></div><div><a class="link" href="#nik1398706815424">Enhanced PCS Ports</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706864364">10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706818401">
          <h1>
          
            Standard PCS Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><p class="shortdesc">This section provides descriptions of the parameters that		you can		specify to customize the Standard PCS.   </p>		    <div class="section" id="nik1398706818401__section_B26CFB681C9C4C3B80767FD6929B9CD9">			      <p class="p">For specific information about configuring the Standard PCS for these protocols,				refer to the sections of this user guide that describe support for these protocols. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_B15C284439EE406BA3B44AFFF5F9474B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 30. &nbsp;</span>Standard PCS Parameters</span></span><span class="desc tabledesc">					          <div xmlns="" class="note note" id="nik1398706818401__note_N10046_N10043_N1003B_N10015_N10012_N10001"><span class="notetitle">Note:</span>  For						detailed descriptions of the optional ports that you can enable or disable,						refer to the <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706817870">Standard PCS Ports</a>						section.					</div>				        </span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d41285e184" valign="top" width="100pt"> Parameter </th>							              <th align="center" class="entry" id="d41285e187" valign="top" width="100pt"> Range </th>							              <th class="entry" id="d41285e190" valign="top" width="NaN%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d41285e184 " valign="top" width="100pt">								                <span class="ph uicontrol">Standard PCS/PMA interface									width</span>							              </td>							              <td align="center" class="entry" headers="d41285e187 " valign="top" width="100pt">								                <p class="p">									                  <span class="ph uicontrol">8, 10, 16, 20</span>								                </p>							              </td>							              <td class="entry" headers="d41285e190 " valign="top" width="NaN%"> Specifies the data interface width between the								Standard PCS and the transceiver PMA. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d41285e184 " valign="top" width="100pt">								                <span class="ph uicontrol">FPGA fabric/Standard TX PCS interface									width</span>							              </td>							              <td align="center" class="entry" headers="d41285e187 " valign="top" width="100pt">								                <span class="ph uicontrol">8, 10, 16, 20, 32, 40</span>							              </td>							              <td class="entry" headers="d41285e190 " valign="top" width="NaN%"> Shows the FPGA fabric to TX PCS interface width.								This value is determined by the current configuration of individual								blocks within the Standard TX PCS datapath. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d41285e184 " valign="top" width="100pt">								                <span class="ph uicontrol">FPGA fabric/Standard RX PCS interface									width</span>							              </td>							              <td align="center" class="entry" headers="d41285e187 " valign="top" width="100pt">								                <span class="ph uicontrol">8, 10, 16, 20, 32, 40</span>							              </td>							              <td class="entry" headers="d41285e190 " valign="top" width="NaN%"> Shows the FPGA fabric to RX PCS interface width.								This value is determined by the current configuration of individual								blocks within the Standard RX PCS datapath. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d41285e184 " valign="top" width="100pt">								                <span class="ph uicontrol">Enable Standard PCS low latency									mode</span>							              </td>							              <td align="center" class="entry" headers="d41285e187 " valign="top" width="100pt">								                <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>							              </td>							              <td class="entry" headers="d41285e190 " valign="top" width="NaN%"> Enables the low latency path for the Standard								PCS. Some of the functional blocks within the Standard PCS are								bypassed to provide the lowest								latency.								You cannot turn on this parameter while using the <span class="ph uicontrol">Basic/Custom w/Rate Match (Standard									PCS)</span> specified for <span class="ph uicontrol">Transceiver configuration								rules</span>.							</td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_503E2FB7E0C0455CB218AF97A813920D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 31. &nbsp;</span>Standard PCS FIFO Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e302" valign="top" width="100pt"> Parameter 			 </th>						            <th align="center" class="entry" id="d41285e305" valign="top" width="100pt"> Range 			 </th>						            <th class="entry" id="d41285e308" valign="top" width="NaN%"> Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">TX FIFO mode</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">low_latency</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">register_fifo</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">fast_register</span>							              </p>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%">							Specifies the Standard PCS TX FIFO mode. The following modes							are available:							<ul class="ul" id="nik1398706818401__ul_31D2CA9D10D242A6A412477C640E123A">								                <li class="li" id="nik1398706818401__li_F154BD104A2743AAAA6E6B75227D2023">									                  <span class="ph uicontrol">low_latency</span>: This mode adds 2-3 cycles									of latency to the TX datapath.								</li>								                <li class="li" id="nik1398706818401__li_705FD8D270BD464DB6286C2123208C6A">									                  <span class="ph uicontrol">register_fifo</span>:									In this mode the FIFO is replaced by registers to reduce the									latency through									the PCS. Use this mode for protocols that require deterministic									latency, such									as CPRI.								</li>                        <li class="li">                           <span class="ph uicontrol">fast_register</span>: This mode allows a higher maximum frequency (f<sub class="ph sub">MAX</sub>) between the FPGA fabric and the TX PCS at the expense of higher latency.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">RX FIFO mode</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">low_latency</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">register_fifo</span>							              </p>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%">							The following modes are available:							<ul class="ul" id="nik1398706818401__ul_CEB0D257265743BF804BE9DB98F11016">								                <li class="li" id="nik1398706818401__li_7D00AE88675047B5B8C35A7A942DA985">									                  <span class="ph uicontrol">low_latency</span>: This mode adds 2-3 cycles									of latency to the RX datapath.								</li>								                <li class="li" id="nik1398706818401__li_1A7D818F1BEB4DAD9CA1155CE20F99D2">									                  <span class="ph uicontrol">register_fifo</span>: In this									mode the FIFO is replaced by registers to reduce the latency									through the PCS. Use this mode for protocols that require									deterministic latency, such as CPRI or 1588. </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_std_pcfifo_full port</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_std_pcfifo_full</samp> port.							This signal indicates when the standard TX phase compensation FIFO is							full. This signal is synchronous with <samp class="ph codeph">tx_coreclkin</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable tx_std_pcfifo_empty port</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_std_pcfifo_empty</samp> port.							This signal indicates when the standard TX phase compensation FIFO is							empty. This signal is synchronous with <samp class="ph codeph">tx_coreclkin</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_std_pcfifo_full port</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_std_pcfifo_full</samp> port.							This signal indicates when the standard RX phase compensation FIFO is							full. This signal is synchronous with <samp class="ph codeph">rx_coreclkin</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e302 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable rx_std_pcfifo_empty port</span>						            </td>						            <td align="center" class="entry" headers="d41285e305 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e308 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_std_pcfifo_empty</samp>							port. This signal indicates when the standard RX phase compensation FIFO							is empty. This signal is synchronous with <samp class="ph codeph">rx_coreclkin</samp>. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_E948AAFE493C48D68FFA7017B78A1886" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 32. &nbsp;</span>Byte Serializer and Deserializer Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e543" valign="top" width="100pt"> Parameter 			 </th>						            <th align="center" class="entry" id="d41285e546" valign="top" width="100pt"> Range 			 </th>						            <th class="entry" id="d41285e549" valign="top" width="NaN%"> Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e543 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX byte serializer</span>						            </td>						            <td align="center" class="entry" headers="d41285e546 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">Disabled</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Serialize x2</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Serialize x4</span>                     </p>						            </td>						            <td class="entry" headers="d41285e549 " valign="top" width="NaN%">							Specifies the TX byte serializer mode for the Standard PCS.							The transceiver architecture allows the Standard PCS to operate at							double or							quadruple the data width of the PMA serializer. The byte serializer allows							the							PCS to run at a lower internal clock frequency to accommodate a							wider range of							FPGA interface widths.							<span class="ph uicontrol">Serialize x4</span>							is only applicable 							for PCIe* protocol implementation.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e543 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX byte deserializer</span>						            </td>						            <td align="center" class="entry" headers="d41285e546 " valign="top" width="100pt">							              <p class="p">								                <span class="ph uicontrol">Disabled</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">Deserialize x2</span>							              </p>							              <p class="p">                        <span class="ph uicontrol">Deserialize x4</span>                     </p>													            </td>						            <td class="entry" headers="d41285e549 " valign="top" width="NaN%"> Specifies the mode for the RX byte deserializer in the Standard PCS.							The transceiver architecture allows the Standard PCS to operate at							double or quadruple the data width of the PMA deserializer. The byte							deserializer allows the PCS to run at a lower internal clock frequency							to accommodate a wider range of FPGA interface widths. <span class="ph uicontrol">Deserialize x4</span> is only applicable for							PCIe protocol implementation. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_079B12D3EC14400B8C2877E6808DC0E9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 33. &nbsp;</span>8B/10B Encoder and Decoder Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e651" valign="top" width="100pt"> Parameter 			 </th>						            <th align="center" class="entry" id="d41285e654" valign="top" width="100pt"> Range 			 </th>						            <th class="entry" id="d41285e657" valign="top" width="NaN%"> Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e651 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX 8B/10B encoder</span>						            </td>						            <td align="center" class="entry" headers="d41285e654 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e657 " valign="top" width="NaN%">							When you  turn on this option, the Standard PCS enables the TX 8B/10B encoder.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e651 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable TX 8B/10B disparity control</span>						            </td>						            <td align="center" class="entry" headers="d41285e654 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e657 " valign="top" width="NaN%">							When you turn on this option, the Standard PCS includes							disparity control for the 8B/10B encoder. You can force the disparity of							the							8B/10B encoder using the							<samp class="ph codeph">tx_forcedisp</samp>							control signal.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e651 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable RX 8B/10B decoder</span>						            </td>						            <td align="center" class="entry" headers="d41285e654 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e657 " valign="top" width="NaN%"> When you turn on this option, the Standard PCS includes							the							8B/10B decoder. 			 </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_C4F381239DF545B69E7AB21F0A57ADD5" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 34. &nbsp;</span>Rate Match FIFO Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e750" valign="top" width="116.25pt"> Parameter </th>						            <th align="center" class="entry" id="d41285e753" valign="top" width="86.25pt"> Range </th>						            <th class="entry" id="d41285e756" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">							              <span class="ph uicontrol">RX rate match FIFO mode</span>						            </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt">							              <p class="p">                        <span class="ph uicontrol">Disabled</span>                     </p>							              <p class="p">                        <span class="ph uicontrol">									Basic									10-bit PMA width								</span>                     </p>							              <span class="ph uicontrol">								Basic								20-bit PMA								width</span>							              <p class="p">                        <span class="ph uicontrol">									GbE</span>                     </p>							              <p class="p">                        <span class="ph uicontrol">PIPE</span>                     </p>                     <p class="p">								                <span class="ph uicontrol">PIPE 0 ppm </span>							              </p>                  </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%">Specifies the operation of the RX rate match FIFO in the Standard PCS.								<p class="p">                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706990522">Rate Match FIFO in Basic (Single Width) Mode</a>                     </p>                     <p class="p"></p>                     <p class="p">                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706994797">Rate Match FIFO Basic (Double Width) Mode</a>                     </p>                     <p class="p"></p>                     <p class="p">                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706855390" title="The rate match FIFO compensates frequency Part-Per-Million (ppm) differences between the upstream transmitter and the local receiver reference clock up to 125 MHz Â± 100 ppm difference.">Rate Match FIFO for GbE</a>                     </p>                     <p class="p"></p>                     <p class="p">                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706915122">Transceiver Channel Datapath for PIPE</a>                     </p>                     <p class="p"></p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">                     <span class="ph uicontrol">RX rate match								insert/delete -ve pattern (hex)</span>                  </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt">User-specified 20 bit pattern </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%">Specifies the -ve (negative) disparity value for the							RX rate match FIFO as a hexadecimal string. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">							              <span class="ph uicontrol">RX rate match insert/delete +ve pattern								(hex)</span>						            </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt"> User-specified 20 bit pattern </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%"> Specifies the +ve (positive) disparity value for							the RX rate match FIFO as a hexadecimal string. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_std_rmfifo_full port</span>						            </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%"> Enables the optional <samp class="ph codeph">rx_std_rmfifo_full</samp> port. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_std_rmfifo_empty port</span>						            </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_std_rmfifo_empty</samp> port. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e750 " valign="top" width="116.25pt">							              <span class="ph uicontrol">PCI Express* Gen3 rate match FIFO								mode</span>						            </td>						            <td align="center" class="entry" headers="d41285e753 " valign="top" width="86.25pt">							              <p class="p">                        <span class="ph uicontrol">Bypass</span>							              </p>							              <p class="p">                        <span class="ph uicontrol">0								ppm</span>                     </p>							              <p class="p">                        <span class="ph uicontrol">600 ppm</span>                     </p>						            </td>						            <td class="entry" headers="d41285e756 " valign="top" width="NaN%">Specifies the PPM tolerance for the PCI Express Gen3							rate match FIFO. </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_A9A02F0568DF44309A23640BE95E5730" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 35. &nbsp;</span>Word Aligner and Bitslip Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e985" valign="top" width="140.25pt"> Parameter </th>						            <th align="center" class="entry" id="d41285e988" valign="top" width="81pt"> Range </th>						            <th class="entry" id="d41285e991" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable TX bitslip </span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> When you turn on this option, the PCS includes the bitslip function.							The outgoing TX data can be slipped by the number of bits specified by							the <samp class="ph codeph">tx_std_bitslipboundarysel</samp> control							signal. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable tx_std_bitslipboundarysel								port</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">tx_std_bitslipboundarysel</samp>							control signal. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">RX word aligner mode</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <p class="p">								                <span class="ph uicontrol">bitslip</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">manual (PLD controlled)</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">synchronous state machine</span>							              </p>							              <p class="p">								                <span class="ph uicontrol">deterministic latency</span>							              </p>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the RX word aligner mode for the Standard PCS. The word							aligned width depends on the PCS and PMA width, and whether or not							8B/10B is enabled. <p class="p">Refer to "Word Aligner" for more							information.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">RX word aligner pattern length</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <p class="p">								                <span class="ph uicontrol">7</span>, <span class="ph uicontrol">8</span>, <span class="ph uicontrol">10</span>, <span class="ph uicontrol">16</span>,									<span class="ph uicontrol">20</span>, <span class="ph uicontrol">32</span>, <span class="ph uicontrol">40</span>							              </p>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the length of the pattern the word aligner uses for							alignment. <p class="p">Refer to "RX Word Aligner Pattern Length" table in "Word								Aligner". It shows the possible values of "Rx Word Aligner Pattern								Length" in all available word aligner modes.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">RX word aligner pattern (hex) </span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt"> User-specified </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the word							alignment							pattern in hex. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Number of word alignment patterns to achieve								sync</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <samp class="ph codeph">0-255</samp>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the number of valid word alignment							patterns that must be received before the word aligner achieves							synchronization lock. The default is 3. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Number of invalid words to lose								sync</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <samp class="ph codeph">0-63 </samp>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the number of invalid data codes or							disparity errors that must be received before the word aligner loses							synchronization. The default is 3. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Number of valid data words to decrement								error count </span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <samp class="ph codeph">0-255</samp>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Specifies the number of valid data codes that must							be received to decrement the error counter. If the word aligner receives							enough valid data codes to decrement the error count to 0, the word							aligner returns to synchronization lock. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">                     <span class="ph uicontrol">Enable fast sync status reporting for deterministic								Latency SM</span>                  </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">                     <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                  </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%">When enabled, the <samp class="ph codeph">rx_syncstatus</samp> asserts high immediately after the							deserializer has completed slipping the bits to achieve word alignment.							When it is not selected, <samp class="ph codeph">								rx_syncstatus</samp>							asserts							after the cycle slip operation is complete and the word alignment							pattern is detected by the PCS (i.e. <samp class="ph codeph">rx_patterndetect</samp> is asserted). This parameter is only							applicable when the selected protocol is CPRI (Auto).</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable rx_std_wa_patternalign								port</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_std_wa_patternalign</samp> port.							When							the word aligner is configured in manual mode and when this signal is							enabled, the word aligner aligns to next incoming word alignment							pattern.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable rx_std_wa_a1a2size port</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Enables the							optional								<samp class="ph codeph">rx_std_wa_a1a2size</samp>							control input port. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable rx_std_bitslipboundarysel								port</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Enables the							optional								<samp class="ph codeph">rx_std_bitslipboundarysel</samp>							status							output port. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e985 " valign="top" width="140.25pt">							              <span class="ph uicontrol">Enable rx_bitslip port</span>						            </td>						            <td align="center" class="entry" headers="d41285e988 " valign="top" width="81pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e991 " valign="top" width="NaN%"> Enables the <samp class="ph codeph">rx_bitslip</samp> port.							This							port is shared between the Standard PCS and Enhanced							PCS.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_9DD617F02DF04332BD0B9090942C59D5" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 36. &nbsp;</span>Bit Reversal and Polarity Inversion</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e1348" valign="top" width="116.25pt"> Parameter </th>						            <th align="center" class="entry" id="d41285e1351" valign="top" width="88.5pt"> Range </th>						            <th class="entry" id="d41285e1354" valign="top" width="NaN%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable TX bit reversal</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option,							the 8B/10B Encoder reverses TX parallel data before							transmitting							it to the PMA for serialization. The transmitted TX data bit order is							reversed. 							The							normal order is LSB to MSB. The reverse order is MSB to							LSB. During the operation of the circuit, this							setting can be							changed							through dynamic reconfiguration. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable TX byte reversal</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you							turn							on this							option,							the 8B/10B Encoder reverses the byte order before transmitting data.							This function allows you to reverse the order of bytes that were							erroneously swapped.							The							PCS can swap the ordering of either one of the 8- or 10-bit words, when							the PCS/PMA interface width is 16 or 20 bits.							This option is not valid under certain							<span class="ph uicontrol">Transceiver configuration							rules</span>.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable TX polarity inversion</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn on this option, the <samp class="ph codeph">tx_std_polinv</samp> port controls polarity inversion of TX							parallel data to the PMA. When you turn on this parameter, you also need							to turn on the <span class="ph uicontrol">Enable tx_polinv port</span>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable tx_polinv port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option,							the <samp class="ph codeph">tx_polinv</samp> input control port is							enabled. You can use this control port to swap the positive and negative							signals of a serial differential							link,							if they were erroneously swapped during board layout. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable RX bit reversal</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you							turn							on this							option,							the word aligner reverses RX parallel data. The received RX data bit							order is							reversed.							The							normal order is							LSB							to MSB.														The reverse order is MSB to LSB. This setting							can be changed							through							dynamic reconfiguration. <p class="p"> When you enable <span class="ph uicontrol">Enable RX bit								reversal</span>,								you must also enable <span class="ph uicontrol">Enable									rx_std_bitrev_ena								port</span>.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_std_bitrev_ena port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option							and							assert							the <samp class="ph codeph">rx_std_bitrev_ena</samp> control							port,							the RX data order							is							reversed.							The							normal							order							is							LSB							to							MSB.							The reverse order							is							MSB to LSB. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable RX byte reversal</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option,							the word aligner reverses the byte							order,							before storing the data in the RX FIFO. This function allows you to							reverse the order of bytes that							are							erroneously swapped.							The							PCS can swap the ordering of either one of the 8- or 10-bit words,							when							the PCS / PMA interface width is 16							or 20							bits.							This option is not valid under certain							<span class="ph uicontrol">Transceiver configuration							rules</span>.								<p class="p"> When you enable <span class="ph uicontrol">Enable RX byte								reversal</span>,								you must also select								the									<span class="ph uicontrol">Enable									rx_std_byterev_ena								port</span>.							</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_std_byterev_ena port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option							and							assert the							<samp class="ph codeph">rx_std_byterev_ena</samp> input control port,							the							order of the individual 8â or 10âbit words received from the							PMA							is swapped. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable RX polarity inversion</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%">							              <p class="p"> When you turn on this option, the <samp class="ph codeph">rx_std_polinv</samp> port inverts the polarity of RX parallel								data. When you turn on this parameter, you also need to enable									<span class="ph uicontrol">Enable rx_polinv port</span>. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_polinv port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn							on							this							option,							the <samp class="ph codeph">rx_polinv</samp> input is enabled. You							can use this control port to swap the positive and negative signals of a							serial differential link if they were erroneously swapped during board							layout. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1348 " valign="top" width="116.25pt">							              <span class="ph uicontrol">Enable rx_std_signaldetect port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1351 " valign="top" width="88.5pt">							              <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1354 " valign="top" width="NaN%"> When you turn on this option, the optional <samp class="ph codeph">rx_std_signaldetect</samp> output port is enabled. This signal is							required for the PCI Express protocol. If enabled, the signal threshold							detection circuitry senses whether the signal level present at the RX							input buffer is above the signal detect threshold voltage that you							specified. You can specify the signal detect threshold using a Quartus							Prime Assignment Editor or by modifying the Quartus Settings File (.qsf) </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818401__table_B69C47121DA3400DBA71BDBD5512469C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 37. &nbsp;</span>PCIe Ports</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d41285e1667" valign="top" width="100pt"> Parameter 			 </th>						            <th align="center" class="entry" id="d41285e1670" valign="top" width="100pt"> Range 			 </th>						            <th class="entry" id="d41285e1673" valign="top" width="NaN%"> Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d41285e1667 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PCIe dynamic datarate switch ports 				</span>						            </td>						            <td align="center" class="entry" headers="d41285e1670 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1673 " valign="top" width="NaN%"> When you turn on this option, the <samp class="ph codeph">pipe_rate</samp>, <samp class="ph codeph">pipe_sw</samp>, and								<samp class="ph codeph">pipe_sw_done</samp> ports are enabled.							You should connect these ports to the PLL IP core instance in multi-lane							PCIe Gen2 and Gen3 configurations. The <samp class="ph codeph">pipe_sw</samp> and <samp class="ph codeph">pipe_sw_done</samp>							ports are only available for multi-lane bonded configurations. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1667 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PCIe pipe_hclk_in and pipe_hclk_out								ports</span>						            </td>						            <td align="center" class="entry" headers="d41285e1670 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1673 " valign="top" width="NaN%"> When you turn on this option, the <samp class="ph codeph">pipe_hclk_in</samp>, and <samp class="ph codeph">pipe_hclk_out</samp> ports are enabled.							The								<samp class="ph codeph">pipe_hclk_in</samp>							port							must be connected to the PLL IP core instance for the PCI Express							configurations.							The <samp class="ph codeph">pipe_hclk_out</samp> port can be left floating when you							connect <samp class="ph codeph">tx_clkout</samp> to the MAC clock input.													</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1667 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PCIe Gen3 analog control ports 				</span>						            </td>						            <td align="center" class="entry" headers="d41285e1670 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1673 " valign="top" width="NaN%">							When you turn on this option, the							<samp class="ph codeph">pipe_g3_txdeemph</samp>							and							<samp class="ph codeph">pipe_g3_rxpresenthint 				</samp>							ports are enabled. You can use these ports for equalization for							Gen3 configurations.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1667 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PCIe electrical idle control and status								ports</span>						            </td>						            <td align="center" class="entry" headers="d41285e1670 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1673 " valign="top" width="NaN%">							When you turn on this option, the							<samp class="ph codeph">pipe_rx_eidleinfersel</samp>							and							<samp class="ph codeph">pipe_rx_elecidle</samp>							ports are enabled. These ports are used for							PCI Express configurations.						</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d41285e1667 " valign="top" width="100pt">							              <span class="ph uicontrol">Enable PCIe pipe_rx_polarity port</span>						            </td>						            <td align="center" class="entry" headers="d41285e1670 " valign="top" width="100pt">							              <span class="ph uicontrol">On</span>							/							<span class="ph uicontrol">Off</span>						            </td>						            <td class="entry" headers="d41285e1673 " valign="top" width="NaN%">							When you turn on this option, the							<samp class="ph codeph">pipe_rx_polarity</samp>							input control port is enabled. You can use							this option to control channel signal polarity for PCI Express							configurations. When							the Standard PCS is configured for PCIe, the assertion of this							signal inverts							the RX bit polarity. For other							<span class="ph uicontrol">Transceiver configuration rules</span>							the optional							<samp class="ph codeph">rx_polinv</samp>							port inverts the polarity of the RX bit							stream.						</td>					          </tr>				        </tbody>			      </table></div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706817870">Standard PCS Ports</a></div><div><a class="link" href="#nik1398707164465">Word Aligner</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1427211883340">
          <h1>
          
            PCS Direct 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="abstract">				    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="table_N10017_N1000E_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap">PCS Direct Datapath Parameters</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d45443e25" valign="top" width="27.845036319612586%">Parameter </th>						            <th class="entry" id="d45443e28" valign="top" width="24.213075060532688%">Range</th>						            <th align="center" class="entry" id="d45443e31" valign="top" width="47.94188861985472%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d45443e25 " valign="top" width="27.845036319612586%">                     <strong class="ph b">PCS Direct interface								width</strong>                  </td>						            <td class="entry" headers="d45443e28 " valign="top" width="24.213075060532688%">                     <strong class="ph b">8, 10, 16, 20, 32,								40, 64</strong>                  </td>						            <td class="entry" headers="d45443e31 " valign="top" width="47.94188861985472%">Specifies the data interface width							between the PLD and the transceiver PMA.</td>					          </tr>				        </tbody>			      </table></div>			  </div>	</mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706818885">
          <h1>
          
            Dynamic Reconfiguration Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		    <div class="shortdesc">Dynamic reconfiguration allows you to change the behavior of the			transceiver channels and PLLs without powering down the device. </div>		    <p class="p">Each transceiver channel and PLL includes an Avalon-MM slave interface for			reconfiguration. This interface provides direct access to the programmable address space			of each channel and PLL. Because each channel and PLL includes a dedicated Avalon-MM			slave interface, you can dynamically modify channels either concurrently or			sequentially. If your system does not require concurrent reconfiguration, you can			parameterize the Transceiver Native PHY IP to share a single reconfiguration interface. </p>		    <p class="p"> You can use dynamic reconfiguration to change many functions and features of			the transceiver channels and PLLs. For example, you can change the reference clock input			to the TX PLL. You can also change between the Standard and Enhanced datapaths.</p>		    <p class="p">To enable <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> transceiver			toolkit capability in the Native PHY IP core, you must enable the following options:</p>		    <ul class="ul" id="ul_aqw_nct_pcb">			      <li class="li">            <span class="ph uicontrol">Enable dynamic					reconfiguration</span>         </li>			      <li class="li">            <span class="ph uicontrol"> Enable Altera Debug Master Endpoint				</span>         </li>			      <li class="li">            <span class="ph uicontrol">Enable capability				registers</span>         </li>			      <li class="li">            <span class="ph uicontrol">Enable control and status					registers</span>         </li>			      <li class="li">            <span class="ph uicontrol">Enable PRBS (Pseudo Random Binary					Sequence) soft accumulators</span>         </li>		    </ul>		    	  </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_EAAAF95CE19D4320AE75224B2E43A8EF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 38. &nbsp;</span>Dynamic Reconfiguration</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th align="center" class="entry" id="d45572e206" valign="middle" width="100pt">Parameter </th>						            <th align="center" class="entry" id="d45572e209" valign="middle" width="100pt">Value </th>						            <th align="center" class="entry" id="d45572e212" valign="middle" width="NaN%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d45572e206 " valign="top" width="100pt">							              <strong class="ph b">Enable dynamic reconfiguration</strong>						            </td>						            <td align="center" class="entry" headers="d45572e209 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e212 " valign="top" width="NaN%"> When you turn on this option, the dynamic							reconfiguration interface is enabled. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e206 " valign="top" width="100pt">							              <strong class="ph b">Share reconfiguration interface</strong>						            </td>						            <td align="center" class="entry" headers="d45572e209 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e212 " valign="top" width="NaN%"> When you turn on this option, the							Transceiver Native PHY IP presents a single Avalon-MM slave interface							for dynamic reconfiguration for all channels. In this configuration, the							upper [<em class="ph i">n-1</em>:10] address bits of the							reconfiguration address bus specify the channel. The channel numbers are							binary encoded. Address bits [9:0] provide the register offset address							within the reconfiguration space for a channel. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e206 " valign="top" width="100pt">							              <strong class="ph b"> Enable Altera Debug Master Endpoint </strong>						            </td>						            <td align="center" class="entry" headers="d45572e209 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e212 " valign="top" width="NaN%"> When you turn on this option, the							Transceiver Native PHY IP includes an embedded Altera Debug Master							Endpoint (ADME) that connects internally to the Avalon-MM slave							interface for dynamic reconfiguration. The ADME can access the							reconfiguration space of the transceiver. It can perform certain test							and debug functions via JTAG using the System Console. This option							requires you to enable the <strong class="ph b">Share reconfiguration								interface</strong> option for configurations using more than one channel. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e206 " valign="top" width="100pt">                     <strong class="ph b">Separate reconfig_waitrequest from								the status of AVMM arbitration with PreSICE</strong>                  </td>						            <td align="center" class="entry" headers="d45572e209 " valign="top" width="100pt">                     <strong class="ph b">On/Off</strong>                  </td>						            <td align="left" class="entry" headers="d45572e212 " valign="top" width="NaN%">When enabled, the <samp class="ph codeph">reconfig_waitrequest</samp>							does							not indicate the status of AVMM arbitration with PreSICE. The AVMM							arbitration status							is							reflected in a soft status register bit. This feature requires that the							"Enable control and status registers" feature under "Optional							Reconfiguration Logic" be enabled. </td>					          </tr>				        </tbody>			      </table></div> 	 		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_N100C8_N1001A_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 39. &nbsp;</span>Optional Reconfiguration Logic</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d45572e320" valign="top" width="97.5pt">Parameter</th>						            <th align="center" class="entry" id="d45572e323" valign="top" width="NaN%">Value</th>						            <th align="center" class="entry" id="d45572e326" valign="top" width="NaN%">Description</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d45572e320 " valign="top" width="97.5pt">                     <span class="ph uicontrol">Enable								capability registers</span>                  </td>						            <td align="center" class="entry" headers="d45572e323 " valign="top" width="NaN%">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td align="left" class="entry" headers="d45572e326 " valign="top" width="NaN%">Enables capability registers that provide							high level information about the configuration of the transceiver							channel.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e320 " valign="top" width="97.5pt">                     <span class="ph uicontrol">Set user-defined								IP identifier</span>                  </td>						            <td align="center" class="entry" headers="d45572e323 " valign="top" width="NaN%">                     <span class="ph uicontrol">User-defined</span>                  </td>						            <td align="left" class="entry" headers="d45572e326 " valign="top" width="NaN%">Sets a user-defined numeric identifier that							can be read from the <samp class="ph codeph">user_identifier</samp>							offset when the capability registers are enabled.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e320 " valign="top" width="97.5pt">                     <span class="ph uicontrol">Enable control								and status registers</span>                  </td>						            <td align="center" class="entry" headers="d45572e323 " valign="top" width="NaN%">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td align="left" class="entry" headers="d45572e326 " valign="top" width="NaN%">Enables soft registers to read status							signals and write control signals on the PHY interface through the							embedded debug.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e320 " valign="top" width="97.5pt">                     <span class="ph uicontrol">Enable PRBS								(Pseudo Random Binary Sequence) soft							accumulators</span>                  </td>						            <td align="center" class="entry" headers="d45572e323 " valign="top" width="NaN%">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td align="left" class="entry" headers="d45572e326 " valign="top" width="NaN%">Enables soft logic for performing PRBS bit							and error accumulation when the hard PRBS generator and checker are							used.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_8C3853EF31954FD7B66596DF10F37465" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 40. &nbsp;</span>Configuration Files</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th align="center" class="entry" id="d45572e428" valign="middle" width="100pt">Parameter </th>						            <th align="center" class="entry" id="d45572e431" valign="middle" width="100pt">Value </th>						            <th align="center" class="entry" id="d45572e434" valign="middle" width="NaN%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d45572e428 " valign="top" width="100pt">							              <strong class="ph b">Configuration file prefix</strong>						            </td>						            <td align="center" class="entry" headers="d45572e431 " valign="top" width="100pt">							              <em class="ph i">&lt;prefix&gt;</em>						            </td>						            <td align="left" class="entry" headers="d45572e434 " valign="top" width="NaN%">Here, the file prefix to use for generated							configuration files is specified. Each variant of the Transceiver Native							PHY IP should use a unique prefix for configuration files. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e428 " valign="top" width="100pt">							              <strong class="ph b">Generate SystemVerilog package file</strong>						            </td>						            <td align="center" class="entry" headers="d45572e431 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e434 " valign="top" width="NaN%"> When you turn on this option, the							Transceiver Native PHY IP generates a SystemVerilog package file, <strong class="ph b">reconfig_parameters.sv</strong>. This file contains							parameters defined with the attribute values required for							reconfiguration. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e428 " valign="top" width="100pt">							              <strong class="ph b">Generate C header file</strong>						            </td>						            <td align="center" class="entry" headers="d45572e431 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e434 " valign="top" width="NaN%"> When you turn on this option, the							Transceiver Native PHY IP generates a C header file, <strong class="ph b">reconfig_parameters.h</strong>. This file contains macros defined with							the attribute values required for reconfiguration. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e428 " valign="top" width="100pt">							              <strong class="ph b">Generate MIF (Memory Initialization File)</strong>						            </td>						            <td align="center" class="entry" headers="d45572e431 " valign="top" width="100pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e434 " valign="top" width="NaN%"> When you turn on this option, the							Transceiver Native PHY IP generates a MIF, <strong class="ph b">reconfig_parameters.mif</strong>. This file contains the attribute							values required for reconfiguration in a data format. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e428 " valign="top" width="100pt">                     <strong class="ph b">Include PMA analog settings in								configuration files</strong>                  </td>						            <td align="center" class="entry" headers="d45572e431 " valign="top" width="100pt">                     <strong class="ph b">On/Off</strong>                  </td>						            <td align="left" class="entry" headers="d45572e434 " valign="top" width="NaN%">When enabled, the IP allows you to							configure the PMA analog settings that are selected in the Analog PMA							settings (Optional) tab. These settings							are							included in your generated configuration files. <div class="note note" id="nik1398706818885__note_N102CE_N102C8_N102B4_N1021D_N101E9_N101E0_N1001E_N10001"><span class="notetitle">Note:</span> You must still specify the analog settings for your								current configuration using Quartus Prime Setting File (.qsf)								assignments in Quartus. This option does not remove the requirement								to specify Quartus Prime Setting File (.qsf) assignments for your								analog settings. Refer to the <em class="ph i">Analog Parameter									Settings</em> chapter in the <em class="ph i">                           <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver PHY									User Guide</em> for details on using the QSF							assignments.</div>                  </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_N102E5_N1001E_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 41. &nbsp;</span>Configuration Profiles </span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d45572e575" valign="top" width="13.440860215053766%">Parameter</th>						            <th align="center" class="entry" id="d45572e578" valign="top" width="14.112903225806454%">Value</th>						            <th align="center" class="entry" id="d45572e581" valign="top" width="72.44623655913979%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Enable multiple reconfiguration							profiles</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">                     <strong class="ph b">On/Off</strong>                  </td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">When enabled, you can use the GUI to store							multiple configurations. This information is used by Quartus to include							the necessary timing arcs for all configurations during timing driven							compilation. The Native PHY generates reconfiguration files for all of							the stored profiles. The Native PHY also checks your multiple							reconfiguration profiles for consistency to ensure you can reconfigure							between them. Among other things this checks that you have exposed the							same ports for each configuration.<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_28" name="fnsrc_28"><sup>28</sup></a>                  </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Enable embedded reconfiguration							streamer</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">                     <strong class="ph b">On/Off</strong>                  </td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Enables the embedded reconfiguration							streamer, which automates the dynamic reconfiguration process between							multiple predefined configuration profiles. This is optional and							increases logic utilization. The PHY includes all of the logic and data							necessary to dynamically reconfigure between pre-configured							profiles.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Generate reduced reconfiguration							files</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">                     <strong class="ph b">On/Off</strong>                  </td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">When enabled, The Native PHY generates							reconfiguration report files containing only the attributes or RAM data							that are different between the multiple configured profiles. The							reconfiguration time decreases with the use of reduced .mif							files.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Number of reconfiguration profiles</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">1-8</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Specifies the number of reconfiguration							profiles to support when multiple reconfiguration profiles are							enabled.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Selected reconfiguration profile</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">0-7</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Selects which reconfiguration profile to							store/load/clear/refresh, when clicking the relevant button for the							selected profile.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Store configuration to selected							profile</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">-</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Clicking this button saves or stores the							current Native PHY parameter settings to the profile specified by the								<strong class="ph b">Selected reconfiguration profile</strong> parameter.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Load configuration from selected							profile</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">-</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Clicking this button loads the current							Native PHY with parameter settings from the stored profile specified by							the <strong class="ph b">Selected reconfiguration profile</strong> parameter.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Clear selected profile</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">-</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Clicking this button clears or erases the							stored Native PHY parameter settings for the profile specified by the <strong class="ph b">Selected reconfiguration profile</strong> parameter. An							empty profile							defaults							to the current parameter settings of the Native PHY. </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Clear all profiles</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">-</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Clicking this button clears the Native PHY							parameter settings for all the profiles.</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d45572e575 " valign="top" width="13.440860215053766%">Refresh selected profile</td>						            <td align="center" class="entry" headers="d45572e578 " valign="top" width="14.112903225806454%">-</td>						            <td align="left" class="entry" headers="d45572e581 " valign="top" width="72.44623655913979%">Clicking this button is equivalent to							clicking the <strong class="ph b">Load configuration from selected profile</strong> and								<strong class="ph b">Store configuration to selected profile</strong> buttons in sequence.							This operation loads the Native PHY parameter settings from stored							profile specified by the <strong class="ph b">Selected reconfiguration profile</strong>							parameter and subsequently stores or saves the parameters back to the							profile.</td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_qfy_5tw_kt" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 42. &nbsp;</span>Analog PMA Settings (Optional) for Dynamic Reconfiguration</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d45572e762" valign="top">                     <strong class="ph b">Parameter </strong>                  </th>						            <th class="entry" id="d45572e768" valign="top">                     <strong class="ph b">Value</strong>                  </th>						            <th class="entry" id="d45572e774" valign="top">                     <strong class="ph b">Description</strong>                  </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" colspan="3" headers="d45572e762 d45572e768 d45572e774 " valign="top">                     <strong class="ph b">TX Analog PMA Settings</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Analog Mode (Load <span class="keyword">Intel</span>-recommended Default							settings)</td>						            <td class="entry" headers="d45572e768 " valign="top">Cei_11100_lr to xfp_9950</td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the analog protocol mode to pre-select the TX pin swing							settings (VOD, Pre-emphasis, and Slew Rate). After loading the							pre-selected values in the GUI, if one or more of the individual TX pin							swing settings need to be changed, then enable the option to override							the <span class="keyword">Intel</span>-recommended defaults to individually							modify the settings.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Override <span class="keyword">Intel</span>-recommended Analog Mode							Default settings</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <span class="ph uicontrol">On/Off</span>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Enables the option to override the <span class="keyword">Intel</span>-recommended settings for the selected TX Analog Mode for one or more							TX analog parameters.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Output Swing Level (VOD)</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <span class="ph uicontrol">0-31</span>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the transmitter programmable output differential voltage							swing.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis First Pre-Tap Polarit</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">                        <samp class="ph codeph">Fir_pre_1t_neg</samp>                     </p>							              <p class="p">                        <samp class="ph codeph">Fir_pre_1t_pos</samp>                     </p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the polarity of the first pre-tap for pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis First Pre-Tap Magnitude</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <strong class="ph b">0-16</strong>							              <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_29" name="fnsrc_29"><sup>29</sup></a>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the magnitude of the first pre-tap for pre-emphasis</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis Second Pre-Tap Polarity</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">                        <samp class="ph codeph">Fir_pre_2t_neg</samp>                     </p>							              <p class="p">                        <samp class="ph codeph">Fir_pre_2t_pos</samp>                     </p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the polarity of the second pre-tap for pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis Second Pre-Tap Magnitude</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <strong class="ph b">0-7</strong>							              <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_30" name="fnsrc_30"><sup>30</sup></a>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the magnitude of the second pre-tap for pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis First Post-Tap Polarity</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">Fir_post_1t_neg</p>							              <p class="p">Fir_post_1t_pos</p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the polarity of the first post-tap for pre-emphasis</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis First Post-Tap Magnitude</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <strong class="ph b">0-25</strong>							              <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_31" name="fnsrc_31"><sup>31</sup></a>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the magnitude of the first post-tap for pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis Second Post-Tap Polarity</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">                        <samp class="ph codeph">Fir_post_2t_neg</samp>                     </p>							              <p class="p">                        <samp class="ph codeph">Fir_post_2t_pos</samp>                     </p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the polarity of the second post-tap for pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Pre-Emphasis Second Post-Tap Magnitude</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <strong class="ph b">0-12</strong>							              <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_32" name="fnsrc_32"><sup>32</sup></a>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the magnitude of the second post-tap for pre-emphasis</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Slew Rate Control</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">slew_r0</samp> to <samp class="ph codeph">slew_r5</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the slew rate of the TX output signal. Valid values span from							slowest to the fastest rate.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">High-Speed Compensation</td>						            <td class="entry" headers="d45572e768 " valign="top">Enable/Disable</td>						            <td class="entry" headers="d45572e774 " valign="top">Enables the power-distribution network (PDN) induced inter-symbol							interference (ISI) compensation in the TX driver. When enabled, it							reduces the PDN induced ISI jitter, but increases the power							consumption.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">On-Chip termination</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">                        <samp class="ph codeph">r_r1</samp>                     </p>							              <p class="p">                        <samp class="ph codeph">r_r2</samp>                     </p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the on-chip TX differential termination.</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="3" headers="d45572e762 d45572e768 d45572e774 " valign="top">                     <strong class="ph b">RX Analog PMA settings</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Override <span class="keyword">Intel</span>-recommended Default							settings</td>						            <td class="entry" headers="d45572e768 " valign="top">On/Off</td>						            <td class="entry" headers="d45572e774 " valign="top">Enables the option to override the <span class="keyword">Intel</span>-recommended settings for one or more RX analog parameters</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">CTLE (Continuous Time Linear Equalizer) mode</td>						            <td class="entry" headers="d45572e768 " valign="top">							              <p class="p">                        <samp class="ph codeph">non_s1_mode</samp>                     </p>							              <p class="p">                        <samp class="ph codeph">S1_mode</samp>                     </p>						            </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects between the RX high gain mode <samp class="ph codeph">non_s1_mode</samp> or RX high data rate mode <samp class="ph codeph">s1_mode</samp> for the Continuous Time Linear							Equalizer (CTLE).</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">DC gain control of high gain mode CTLE</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">No_dc_gain</samp> to <samp class="ph codeph">stg4_gain7</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the DC gain of the Continuous Time Linear Equalizer (CTLE) in							high gain mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">AC Gain Control of High Gain Mode CTLE</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_ctle_acgain_4s_0</samp> to <samp class="ph codeph">radp_ctle_acgain_4s_28</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the AC gain of the Continuous Time Linear Equalizer (CTLE) in							high gain mode when CTLE is in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">AC Gain Control of High Data Rate Mode CTLE</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_ctle_eqz_1s_sel_0</samp> to								<samp class="ph codeph">Radp_ctle_eqz_1s_sel_15</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the AC gain of the Continuous Time Linear Equalizer (CTLE) in							high data rate mode when CTLE is in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Variable Gain Amplifier (VGA) Voltage Swing Select</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_vga_sel_0</samp> to<samp class="ph codeph">							radp_vga_sel_7</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the Variable Gain Amplifier (VGA) output voltage swing when							both the CTLE and DFE blocks are in manual mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 1 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap1_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap1_127</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 1 of the Decision Feedback							Equalizer (DFE) when operating in manual mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 2 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap2_0 </samp>to								<samp class="ph codeph">radp_dfe_fxtap2_127</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 2 of the Decision Feedback							Equalizer (DFE) when operating in manual mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 3 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap3_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap3_127</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 3 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 4 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap4_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap4_63</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">							              <p class="p">Selects the co-efficient of the fixed tap 4 of the Decision Feedback								Equalizer (DFE) when operating in manual mode.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 5 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap5_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap5_63</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">							              <p class="p">Selects the co-efficient of the fixed tap 5 of the Decision Feedback								Equalizer (DFE) when operating in manual mode.</p>							              <p class="p"> </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 6 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap6_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap6_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 6 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 7 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap7_0</samp> to								<samp class="ph codeph">radp_dfe_fxtap7_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 7 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 8 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap8_0</samp> to <samp class="ph codeph">radp_dfe_fxtap8_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">							              <p class="p">Selects the co-efficient of the fixed tap 8 of the Decision Feedback								Equalizer (DFE) when operating in manual mode.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 9 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap9_0</samp> to <samp class="ph codeph">radp_dfe_fxtap9_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 9 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 10 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap10_0</samp> to <samp class="ph codeph">radp_dfe_fxtap10_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 10 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">Decision Feedback Equalizer (DFE) Fixed Tap 11 Co-efficient</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">radp_dfe_fxtap11_0</samp> to <samp class="ph codeph">radp_dfe_fxtap11_31</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the co-efficient of the fixed tap 11 of the Decision Feedback							Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d45572e762 " valign="top">On-Chip termination</td>						            <td class="entry" headers="d45572e768 " valign="top">                     <samp class="ph codeph">R_ext0, r_r1, r_r2</samp>                  </td>						            <td class="entry" headers="d45572e774 " valign="top">Selects the on-chip RX differential termination.</td>					          </tr>				        </tbody>			      </table></div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706818885__table_37D11FABE7E543CC8AB4E983AD8CF808" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 43. &nbsp;</span>Generation Options</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th align="center" class="entry" id="d45572e1479" valign="middle" width="92.25pt">Parameter </th>						            <th align="center" class="entry" id="d45572e1482" valign="middle" width="102.75pt">Value </th>						            <th align="center" class="entry" id="d45572e1485" valign="middle" width="NaN%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d45572e1479 " valign="top" width="92.25pt">							              <strong class="ph b">Generate parameter documentation file</strong>						            </td>						            <td align="center" class="entry" headers="d45572e1482 " valign="top" width="102.75pt">							              <strong class="ph b">On/Off</strong>						            </td>						            <td align="left" class="entry" headers="d45572e1485 " valign="top" width="NaN%"> When you turn on this option, generation							produces a Comma-Separated Value (<strong class="ph b">.csv</strong> ) file							with descriptions of the Transceiver Native PHY IP parameters. </td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="#nik1402798395174">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T</a></div><div><a class="link" href="#nik1402798395485">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T</a></div><div><a class="link" href="#nik1402798395795">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP</a></div><div><a class="link" href="#nik1402798396169">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP</a></div><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1402798393817">Transmitter Pre-Emphasis First Pre-Tap Value</a></div><div><a class="link" href="#nik1402798394143">Transmitter Pre-Emphasis Second Pre-Tap Value</a></div><div><a class="link" href="#nik1402798394472">Transmitter Pre-Emphasis First Post-Tap Value</a></div><div><a class="link" href="#nik1402798394831">Transmitter Pre-Emphasis Second Post-Tap Value</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_28" name="fntarg_28"><sup>28</sup></a>  For more								information on timing closure, refer to the <em xmlns="" class="ph i">Reconfiguration Interface and Dynamic Reconfiguration</em>								chapter. </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_29" name="fntarg_29"><sup>29</sup></a>  For more information refer to <em xmlns="" class="ph i">Available Options</em> table in the <em xmlns="" class="ph i">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T</em> section of								the <em xmlns="" class="ph i">Analog Parameter Settings</em> chapter.							</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_30" name="fntarg_30"><sup>30</sup></a>  For more information refer to <em xmlns="" class="ph i">Available									Options</em> table in the <em xmlns="" class="ph i">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T</em> section of								the <em xmlns="" class="ph i">Analog Parameter Settings</em>							chapter.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_31" name="fntarg_31"><sup>31</sup></a>  For more information refer to <em xmlns="" class="ph i">Available									Options</em> table in the <em xmlns="" class="ph i">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP</em> section of								the <em xmlns="" class="ph i">Analog Parameter Settings</em>							chapter.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_32" name="fntarg_32"><sup>32</sup></a>  For more information refer to <em xmlns="" class="ph i">Available Options</em> table in the <em xmlns="" class="ph i">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP</em> section of								the <em xmlns="" class="ph i">Analog Parameter Settings</em>							chapter.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1405638198487">
          <h1>
          
            PMA Ports 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">This section describes the PMA and calibration ports for the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native PHY IP			core.</span>  </div>		    <div class="section" id="nik1405638198487__section_N1001C_N10019_N10001">			      <p class="p">The following tables, the variables represent these parameters:</p>         <ul class="ul">            <li class="li">&lt;n&gt;âThe number of lanes</li>            <li class="li">&lt;d&gt;âThe serialization factor</li>            <li class="li">&lt;s&gt;âThe symbol size</li>            <li class="li">&lt;p&gt;âThe number of PLLs</li>         </ul>		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1405638198487__table_325FB38E76E54E51906E045F371C9211" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 44. &nbsp;</span>TX  PMA Ports</span></span></caption>                                                                           <thead align="left" class="thead"> 		                <tr class="row"> 			                  <th align="center" class="entry" id="d49454e179" valign="top" width="21.527041357370095%">Name 			 </th> 			                  <th class="entry" id="d49454e182" valign="top" width="10.604453870625663%">Direction 			 </th> 			                  <th class="entry" id="d49454e185" valign="top" width="17.073170731707318%">Clock Domain 			 </th> 			                  <th class="entry" id="d49454e188" valign="top" width="50.79533404029692%">Description 			 </th> 		                </tr>               </thead> 		             <tbody class="tbody"> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_serial_data[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%"> 				Input 				 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">N/A 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%"> 				                    <p class="p">This									is									the									serial data output of the TX PMA. </p> 			                  </td> 		                </tr>                  <tr class="row">                     <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_serial_clk0</samp>                     </td>                     <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input</td>                     <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clock</td>                     <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This								is the								serial								clock from the TX PLL. The frequency of this clock depends on the								data rate and clock division factor. This clock is for non bonded								channels only. For bonded channels use the <samp class="ph codeph">tx_bonding_clocks</samp> clock TX input. </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_bonding_clocks[&lt;n&gt;&lt;6&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input</td>                     <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clock</td>                     <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This								is a 6-bit bus which carries the low speed								parallel clock per channel. These clocks are outputs from the master								CGB. Use these clocks for bonded channels only. </td>                  </tr> 		                <tr class="row"> 			                  <td align="center" class="entry" colspan="4" headers="d49454e179 d49454e182 d49454e185 d49454e188 " valign="top">                        <strong class="ph b">Optional				  Ports</strong> 			                  </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_serial_clk1</samp> 				                    <p class="p">                           <samp class="ph codeph">tx_serial_clk2</samp> 				                    </p> 				                    <p class="p">                           <samp class="ph codeph">tx_serial_clk3</samp> 				                    </p> 				                    <p class="p">                           <samp class="ph codeph">tx_serial_clk4</samp> 				                    </p> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Inputs 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clocks 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%"> 				                    <p class="p">These are the serial clocks from the TX PLL. The									frequency of these clocks depends on the data rate and clock									division factor. These additional ports are enabled when you									specify more than one TX PLL.</p> 			                  </td> 		                </tr>						            <tr class="row">							              <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_analog_reset_ack</samp>                     </td>							              <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Output </td>							              <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Asynchronous</td>							              <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">Enables the optional									<samp class="ph codeph">tx_pma_analog_reset_ack</samp> output. This port								should not be used for register mode data transfers</td>						            </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_clkout</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%"> 				Output 				 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clock 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This clock is the low speed parallel clock from the TX								PMA. It is available when you turn on <strong class="ph b">Enable									tx_pma_clkout </strong> port in the Transceiver Native PHY IP core									<span class="ph uicontrol">Parameter Editor</span>. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_33" name="fnsrc_33"><sup>33</sup></a>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_div_clkout</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%"> 				Output 				 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clock 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">If you specify a <samp class="ph codeph">tx_pma_div_clkout</samp>								division factor of 1 or 2, this clock output is derived from the PMA								parallel clock (low speed parallel clock). If you specify a									<samp class="ph codeph">tx_pma_div_clkout</samp> division factor of 33, 40, or								66, this clock is derived from the PMA serial clock. This clock is								commonly used when the interface to the TX FIFO runs at a different								rate than the PMA parallel clock frequency, such as 66:40								applications. </td> 		                </tr> 		                <tr class="row">                     <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_iqtxrx_clkou</samp>t</td>                     <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Output 				 			 </td>                     <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Clock 			 </td>                     <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This								port is available if you turn on <strong class="ph b">Enable tx_									pma_iqtxrx_clkout </strong> port in the Transceiver Native PHY IP								core <span class="ph uicontrol">Parameter Editor</span>. This								output clock can be used to cascade the TX PMA output clock to the								input of a PLL.</td>                  </tr>                  <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_elecidle[&lt;n&gt;-1:0]</samp>							                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%"> 				Asynchronous 				 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">When you assert this signal, the				transmitter is forced to electrical idle. This port has no effect when you configure the				transceiver for the PCI Express* protocol. 			 </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_qpipullup[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This port is available if you turn on <strong class="ph b">Enable tx_pma_qpipullup </strong> port (QPI) in the Transceiver								Native PHY IP core <span class="ph uicontrol">Parameter									Editor</span>. It is only used for Quick Path Interconnect								(QPI) applications. </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_qpipulldn[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This port is available if you turn on <strong class="ph b">Enable tx_pma_qpipulldn  </strong> port (QPI) in the Transceiver								Native PHY IP core <span class="ph uicontrol">Parameter									Editor</span>. It is only used for Quick Path Interconnect								(QPI) applications. </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_txdetectrx[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This port is available if you turn on <strong class="ph b">Enable tx_pma_txdetectrx  </strong> port (QPI) in the Transceiver								Native PHY IP core <span class="ph uicontrol">Parameter									Editor</span>. When asserted, the receiver detect block in								TX PMA detects the presence of a								receiver								at the other end of the channel. After receiving the <samp class="ph codeph">tx_pma_txdetectrx</samp> request, the receiver								detect block initiates the detection process. Use this port for								Quick Path Interconnect (QPI) applications only. </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">tx_pma_rxfound[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Output 			 </td> 			                  <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">                        <p class="p">Synchronous to <samp class="ph codeph">rx_coreclkin</samp> or <samp class="ph codeph">rx_clkout</samp> based on the configuration.</p>                     </td> 			                  <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This port is available if you turn on <strong class="ph b">Enable tx_rxfound_pma </strong> port (QPI) in the Transceiver Native								PHY IP core <span class="ph uicontrol">Parameter Editor</span>.								When asserted, indicates that the receiver detect block in TX PMA								has detected a								receiver								at the other end of the channel. Use this port for Quick Path								Interconnect (QPI) applications only. </td> 		                </tr>                  <tr class="row">                     <td class="entry" headers="d49454e179 " valign="top" width="21.527041357370095%">                        <samp class="ph codeph">rx_seriallpbken[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e182 " valign="top" width="10.604453870625663%">Input</td>                     <td class="entry" headers="d49454e185 " valign="top" width="17.073170731707318%">Asynchronous</td>                     <td class="entry" headers="d49454e188 " valign="top" width="50.79533404029692%">This								port is available if you turn on <strong class="ph b">Enable									rx_seriallpbken </strong> port in the Transceiver Native PHY IP core									<span class="ph uicontrol">Parameter Editor</span>. The								assertion of this signal enables the TX to RX serial loopback path								within the transceiver. This signal can be enabled in Duplex or								Simplex mode. If enabled in Simplex mode, you must drive the signal								on both the TX and RX instances from the same source. Otherwise the								design fails compilation.</td>                  </tr> 		             </tbody> 	           </table></div> 	        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1405638198487__table_D274F59192554B5D80476A714D442169" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 45. &nbsp;</span>RX  PMA Ports</span></span></caption>                                                                           <thead align="left" class="thead"> 		                <tr class="row"> 			                  <th align="center" class="entry" id="d49454e577" valign="top" width="21.829521829521827%">Name 			 </th> 			                  <th class="entry" id="d49454e580" valign="top" width="10.395010395010393%">Direction 			 </th> 			                  <th class="entry" id="d49454e583" valign="top" width="15.384615384615383%">Clock Domain 			 </th> 			                  <th class="entry" id="d49454e586" valign="top" width="52.39085239085238%">Description 			 </th> 		                </tr>               </thead> 		             <tbody class="tbody"> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_serial_data[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%"> 				Input 				 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">N/A 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%"> 				                    <p class="p">Specifies serial data input to the RX PMA. 				</p> 			                  </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_cdr_refclk0</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%"> 				Input 				 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%"> Clock 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                         <p class="p">Specifies reference clock input to the RX clock data				recovery (CDR) circuitry. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td align="center" class="entry" colspan="4" headers="d49454e577 d49454e580 d49454e583 d49454e586 " valign="top">                        <strong class="ph b">Optional				  Ports</strong> 			                  </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_cdr_refclk1</samp>â 				<samp class="ph codeph">rx_cdr_refclk4</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%"> 				Input 				 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%"> Clock 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                         <p class="p">Specifies reference clock inputs to the RX clock data				recovery (CDR) circuitry. 			 </p>                     </td> 		                </tr>						            <tr class="row">							              <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_analog_reset_ack</samp>                     </td>							              <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output</td>							              <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Asynchronous</td>							              <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">Enables the optional								rx_pma_analog_reset_ack output. This port should not be used for								register mode data transfers.</td>						            </tr> 		                <tr class="row">                     <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_pma_clkout</samp> 			                  </td>                     <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 				 			 </td>                     <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Clock</td>                     <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                        <p class="p">This clock  is the recovered parallel clock from the RX CDR				circuitry.</p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_pma_div_clkout</samp> 			                  </td>                     <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%"> 				Output 				 			 </td>                     <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Clock 			 </td>                     <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">The deserializer generates this clock. This is used to drive								core logic, PCS-to-FPGA fabric interface, or both. If you specify a									<strong class="ph b">rx_pma_div_clkout</strong> division factor of 1								or 2, this clock output is derived from the PMA parallel clock (low								speed parallel clock). If you specify a <strong class="ph b">rx_pma_div_clkout</strong> division factor of 33, 40, or 66, this								clock is derived from the PMA serial clock. This clock is commonly								used when the interface to the RX FIFO runs at a different rate than								the PMA parallel clock (low speed parallel clock) frequency, such as								66:40 applications.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_pma_iqtxrx_clkout</samp>                     </td>                     <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%"> 				Output 				 			 </td>                     <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Clock 			 </td>                     <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">This port is available if you turn on <strong class="ph b">Enable rx_pma_iqtxrx_clkout port</strong> in the Transceiver Native PHY IP core <span class="ph uicontrol">Parameter Editor</span>. This output clock can be used to cascade the RX PMA output clock to the input of a PLL.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_pma_clkslip</samp>                     </td>                     <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 				 			 </td>                     <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Clock 			 </td>                     <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">								                <p class="p">When asserted, indicates that the deserializer has either skipped									one serial bit or paused the serial clock for one cycle to									achieve word alignment. As a result, the period of the parallel									clock could be extended by 1 unit interval (UI) during the clock									slip operation.</p>							              </td>                  </tr>                  <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_pma_qpipulldn[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Input 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                         <p class="p">This port is only used for Quick Path				Interconnect (QPI) applications. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%"> 				                    <samp class="ph codeph">rx_is_lockedtodata[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">                        <samp class="ph codeph">rx_clkout</samp>                     </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                         <p class="p">When asserted, indicates that the CDR PLL is				locked to the incoming data, 				<samp class="ph codeph">rx_serial_data</samp>. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_is_lockedtoref[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">                        <samp class="ph codeph">rx_clkout</samp>                     </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                        <p class="p">When asserted, indicates that the CDR PLL is				locked to the input reference clock. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_set_locktodata[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Input 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                        <p class="p">This port provides manual control of the RX CDR				circuitry. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_set_locktoref[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Input 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                        <p class="p">This port provides manual control of the RX CDR				circuitry. 			 </p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_seriallpbken[&lt;n&gt;-1:0]</samp>							                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Input 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">Asynchronous 			 </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">                        <p class="p">This port is available if you turn on <span class="ph uicontrol">Enable rx_ seriallpbken										port</span>  in the Transceiver Native PHY IP core										<span class="ph uicontrol">Parameter Editor</span>. The assertion of									this signal enables the TX to RX serial loopback path within the									transceiver. This signal is enabled in Duplex or Simplex mode.									If enabled in Simplex mode, you must drive the signal on both									the TX and RX instances from the same source. Otherwise the									design fails compilation.</p>                     </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_prbs_done[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">                        <samp class="ph codeph">rx_coreclkin</samp> 			 or <samp class="ph codeph">rx_clkout</samp>                     </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%"> 				                    <p class="p">When asserted, indicates the verifier has aligned and captured consecutive									PRBS patterns and the first pass through a polynomial is									complete. </p> 			                  </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_prbs_err[&lt;n&gt;-1:0]</samp> 			                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Output 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">                        <samp class="ph codeph">rx_coreclkin</samp> 			 or <samp class="ph codeph">rx_clkout</samp> 			                  </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%"> 				                    <p class="p">When asserted, indicates an error only after the <samp class="ph codeph">rx_prbs_done</samp> signal has been asserted. This signal									gets asserted for three parallel clock cycles for every error									that occurs. Errors can only occur once per word. </p> 			                  </td> 		                </tr> 		                <tr class="row"> 			                  <td class="entry" headers="d49454e577 " valign="top" width="21.829521829521827%">                        <samp class="ph codeph">rx_prbs_err_clr[&lt;n&gt;-1:0]</samp>							                  </td> 			                  <td class="entry" headers="d49454e580 " valign="top" width="10.395010395010393%">Input 			 </td> 			                  <td class="entry" headers="d49454e583 " valign="top" width="15.384615384615383%">                        <samp class="ph codeph">rx_coreclkin</samp> 			 or <samp class="ph codeph">rx_clkout</samp> 			                  </td> 			                  <td class="entry" headers="d49454e586 " valign="top" width="52.39085239085238%">When asserted, clears the PRBS pattern and				deasserts the 				<samp class="ph codeph">rx_prbs_done</samp> signal. 			 </td> 		                </tr> 		   		   		   		             </tbody> 	           </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1405638198487__table_N104EA_N1001F_N1001C_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 46. &nbsp;</span>Calibration Status Ports</span></span></caption>                                                                           <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d49454e1027" valign="top" width="24.713584288052378%">Name</th>                     <th class="entry" id="d49454e1030" valign="top" width="16.366612111292962%">Direction</th>                     <th class="entry" id="d49454e1033" valign="top" width="18.494271685761046%">Clock Domain</th>                     <th class="entry" id="d49454e1036" valign="top" width="40.425531914893625%">Description</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d49454e1027 " valign="top" width="24.713584288052378%">                        <samp class="ph codeph">tx_cal_busy[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1030 " valign="top" width="16.366612111292962%">Output</td>                     <td class="entry" headers="d49454e1033 " valign="top" width="18.494271685761046%">Asynchronous</td>                     <td class="entry" headers="d49454e1036 " valign="top" width="40.425531914893625%">When asserted, indicates that the initial TX calibration is								in progress. For both initial and manual recalibration, this signal								is								asserted during calibration and								deasserts								after calibration is completed. You must hold the channel in reset								until calibration completes.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e1027 " valign="top" width="24.713584288052378%">                        <samp class="ph codeph">rx_cal_busy[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1030 " valign="top" width="16.366612111292962%">Output</td>                     <td class="entry" headers="d49454e1033 " valign="top" width="18.494271685761046%">Asynchronous</td>                     <td class="entry" headers="d49454e1036 " valign="top" width="40.425531914893625%">When asserted, indicates that the initial RX calibration is								in progress. For both initial and manual recalibration, this signal								is								asserted during calibration and								deasserts								after calibration is completed.</td>                  </tr>               </tbody>            </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1405638198487__table_N10574_N10021_N1001E_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 47. &nbsp;</span>Reset Ports</span></span></caption>                                                                           <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d49454e1103" valign="top" width="24.72952086553323%">Name</th>                     <th class="entry" id="d49454e1106" valign="top" width="15.455950540958268%">Direction</th>                     <th class="entry" id="d49454e1109" valign="top" width="19.010819165378667%">Clock Domain<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_34" name="fnsrc_34"><sup>34</sup></a>                     </th>                     <th class="entry" id="d49454e1118" valign="top" width="40.80370942812983%">Description</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d49454e1103 " valign="top" width="24.72952086553323%">                        <samp class="ph codeph">tx_analogreset[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1106 " valign="top" width="15.455950540958268%">Input</td>                     <td class="entry" headers="d49454e1109 " valign="top" width="19.010819165378667%">Asynchronous</td>                     <td class="entry" headers="d49454e1118 " valign="top" width="40.80370942812983%">Resets the analog TX portion of the transceiver PHY.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e1103 " valign="top" width="24.72952086553323%">                        <samp class="ph codeph">tx_digitalreset[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1106 " valign="top" width="15.455950540958268%">Input</td>                     <td class="entry" headers="d49454e1109 " valign="top" width="19.010819165378667%">Asynchronous</td>                     <td class="entry" headers="d49454e1118 " valign="top" width="40.80370942812983%">Resets the digital TX portion of the transceiver PHY.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e1103 " valign="top" width="24.72952086553323%">                        <samp class="ph codeph">rx_analogreset[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1106 " valign="top" width="15.455950540958268%">Input</td>                     <td class="entry" headers="d49454e1109 " valign="top" width="19.010819165378667%">Asynchronous</td>                     <td class="entry" headers="d49454e1118 " valign="top" width="40.80370942812983%">Resets the analog RX portion of the transceiver PHY.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d49454e1103 " valign="top" width="24.72952086553323%">                        <samp class="ph codeph">rx_digitalreset[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d49454e1106 " valign="top" width="15.455950540958268%">Input</td>                     <td class="entry" headers="d49454e1109 " valign="top" width="19.010819165378667%">Asynchronous</td>                     <td class="entry" headers="d49454e1118 " valign="top" width="40.80370942812983%">Resets the digital RX portion of the transceiver PHY.</td>                  </tr>               </tbody>            </table></div>      </div>	  </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_33" name="fntarg_33"><sup>33</sup></a>  This clock is not to be used to clock the FPGA									- transceiver interface. This clock may be used as a reference									clock to an external clock cleaner.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_34" name="fntarg_34"><sup>34</sup></a>  Although the reset ports are									not synchronous to any clock domain, <span xmlns="" class="keyword">Intel</span> recommends that you synchronize the									reset ports with the system clock. </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706815424">
          <h1>
          
            Enhanced PCS Ports 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706815424__section_F2149AE180D54EB984283C384BB94CE8"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706815424__fig_B9D829FC0C084A8ABE1A82279487D225"><span class="figcap"><span class="enumeration fig-enumeration">Figure 24.&nbsp;</span>Enhanced PCS Interfaces</span><span class="desc figdesc">The labeled inputs and outputs to the PMA and PCS modules represent buses,					not individual signals.</span><div class="figbody"> 		           		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706815424__image_C7FC9347D4C6445696B051F9CDBA9A87" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706814377.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div> 	     <div class="section" id="nik1398706815424__section_A546EE3942DE480EAB02834BB9242CFA"> 		       <p class="p">In the following tables, the variables represent these parameters: 		</p> 		       <ul class="ul" id="nik1398706815424__ul_9D216A3BF6A6406ABD15BD04E3BB2C8C"> 		          <li class="li" id="nik1398706815424__li_8A92A31ADFE644FAA798457B41EDE297">               <em class="ph i">&lt;n&gt;</em>âThe			 number of lanes 		  </li> 		          <li class="li" id="nik1398706815424__li_03CE21EB69234827B67295B22678AD00">               <em class="ph i">&lt;d&gt;</em>âThe			 serialization factor 		  </li> 		          <li class="li" id="nik1398706815424__li_B4C96BA33E7A4D349906D8F0A5552A9A">               <em class="ph i">&lt;s&gt;</em>â The			 symbol size 		  </li> 		          <li class="li" id="nik1398706815424__li_BC5192A7E65E4130B7067E384ECAF4A1">               <em class="ph i">&lt;p&gt;</em>âThe			 number of PLLs 		  </li> 		       </ul> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_7B7FCE717C3E455B8C9E4946701BBFDE" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 48. &nbsp;</span>Enhanced TX PCS: Parallel Data, Control, and Clocks </span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e214" valign="top" width="20.14098690835851%">Name 				</th> 				                 <th class="entry" id="d52993e217" valign="top" width="10.070493454179255%">Direction 				</th> 				                 <th class="entry" id="d52993e220" valign="top" width="16.91842900302115%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e223" valign="top" width="52.87009063444109%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%"> 				                    <p class="p">                           <samp class="ph codeph">tx_parallel_data[&lt;n&gt;128-1:0]</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%"> 				                    <p class="p"> Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin</samp> 				  or<samp class="ph codeph"> tx_clkout</samp>)</p> 				                 </td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%">								                <p class="p">TX parallel data inputs from the FPGA fabric to the TX PCS. If you select									<strong class="ph b">Enable simplified interface</strong> in the									Transceiver Native PHY IP										<span class="ph uicontrol">Parameter										Editor</span>, <samp class="ph codeph">tx_parallel_data</samp> includes only the									bits required for the configuration you specify. </p>								                <p class="p">									You									must ground									the									data pins that are not									active.									For single width configuration, the following bits are active: </p>								                <ul class="ul" id="nik1398706815424__ul_4C13D169623A479694E7AAD451542E42">									                  <li class="li" id="nik1398706815424__li_6A0CBA3EA9184326B35E2F5E96BA0C0D">32-bit FPGA fabric										to										PCS										interface										width: tx_parallel_data[31:0]. Ground										[127:32]. </li>									                  <li class="li" id="nik1398706815424__li_42E4D66A4EA64F889B37076ACD7E1909">40-bit FPGA fabric																				to PCS										interface										width: tx_parallel_data[39:0]. Ground										[127:40]. </li>									                  <li class="li" id="nik1398706815424__li_96C3F28F653941799EFF8146938A6DC2">64-bit FPGA fabric to PCS										interface width: tx_parallel_data[63:0] Ground [127:64]. </li>								                </ul>								                <p class="p">For double width configuration, the following									bits are active: </p>								                <ul class="ul" id="nik1398706815424__ul_99BB7BF3CFA145B99D6E7122E1A7899C">																		                  <li class="li" id="nik1398706815424__li_56D1BC3E2DFE4647B3DCA77E62941ADA">40-bit FPGA fabric										to										PCS										interface										width:										data[103:64],										[39:0]. Ground										[127:104],										[63:40]. </li>									                  <li class="li" id="nik1398706815424__li_EB4F738D3C204B51A5F76DED7E2C1EBF">64-bit FPGA fabric										to										PCS										interface										width:										data[127:64],										[63:0]. </li>								                </ul>																                <p class="p">Double-width mode is not supported for 32-bit,									50-bit, and 67-bit FPGA fabric to PCS interface widths.</p>																							              </td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph">unused_tx_parallel_data</samp> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%">                        <samp class="ph codeph">tx_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%">Port is enabled, when you enable <span class="ph uicontrol">Enable simplified data interface</span>.								Connect all of these bits to 0. When <span class="ph uicontrol">Enable simplified data interface</span> is disabled, the								unused bits are a part of <samp class="ph codeph">tx_parallel_data</samp>. Refer								to <samp class="ph codeph">tx_parallel_data</samp> to identify the bits you need								to ground.</td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph break">tx_control[&lt;n&gt;&lt;3&gt;-1:0]</samp> or 				  <p class="p">                           <samp class="ph codeph break">tx_control[&lt;n&gt;&lt;18&gt;-1:0]</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%"> 				                    <p class="p"> Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin</samp> 				  or<samp class="ph codeph"> tx_clkout</samp>)</p> 				                 </td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%"> 				                    <p class="p">                           <samp class="ph codeph">tx_control</samp> bits									have									different functionality depending on the transceiver									configuration rule selected. When <span class="ph uicontrol">Simplified data interface </span>is enabled, the									number of bits in this bus change									because									the unused bits									are									shown as part of the <samp class="ph codeph">unused_tx_control</samp> port. </p>                        <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415592565803" title="This section describes the tx_control and rx_control bit encodings for different protocol configurations.">Enhanced PCS TX and RX Control Ports</a> section for more									details.</p> 				   				                 </td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph">unused_tx_control[&lt;n&gt;					 &lt;15&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%"> 				                    <p class="p"> Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%">                        <p class="p"> Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin</samp> 				  or<samp class="ph codeph"> tx_clkout</samp>)</p>                      </td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%">This port is enabled when you enable <span class="ph uicontrol">Enable simplified data interface</span>.								Connect all of these bits to 0. When <span class="ph uicontrol">Enable simplified data interface</span> is disabled, the								unused bits are a part of the <samp class="ph codeph">tx_control</samp>. <p class="p">Refer to <samp class="ph codeph">tx_control</samp> to									identify the bits you need to ground.</p>                     </td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph">tx_err_ins</samp> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%">Input 				</td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%">                        <samp class="ph codeph">tx_coreclkin</samp> 				                 </td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%"> 				                    <p class="p">For the Interlaken protocol, you can use this bit to insert the									synchronous header and CRC32 errors if you have turned on <strong class="ph b">Enable simplified data interface</strong>. </p> 				                    <p class="p">When asserted, the synchronous header for that cycle word is replaced with									a corrupted one. A CRC32 error is also inserted if <span class="ph uicontrol">Enable Interlaken TX CRC-32 generator error										insertion</span> is turned on. The corrupted sync									header is 2'b00 for a control word, and 2'b11 for a data word.									For CRC32 error insertion, the word used for CRC calculation for									that cycle is incorrectly inverted, causing an incorrect CRC32									in the Diagnostic Word of the Metaframe. </p> 				                    <p class="p">Note that a synchronous header error and a CRC32 error cannot be created									for the Framing Control Words because the Frame Control Words									are created in the frame generator embedded in TX PCS. Both the									synchronous header error and the CRC32 errors are inserted if									the CRC-32 error insertion feature is enabled in the Transceiver									Native PHY IP GUI. </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph">tx_coreclkin</samp> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%">Input 				</td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%">Clock 				</td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%"> 				                    <p class="p">The FPGA fabric clock. Drives the write side of the TX FIFO.					 For the Interlaken protocol, the frequency of this clock could be from					 datarate/67 to datarate/32. Using frequency lower than this range can cause the TX FIFO to underflow and result in data corruption.</p> 				                 </td> 			               </tr> 			  			               <tr class="row"> 				                 <td class="entry" headers="d52993e214 " valign="top" width="20.14098690835851%">                        <samp class="ph codeph">tx_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d52993e217 " valign="top" width="10.070493454179255%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e220 " valign="top" width="16.91842900302115%"> Clock 				</td> 				                 <td class="entry" headers="d52993e223 " valign="top" width="52.87009063444109%"> 				                    <p class="p">This is a parallel clock generated by the local CGB for non bonded									configurations, and master CGB for bonded configurations. This									clocks the blocks of the TX Enhanced PCS. The frequency of this									clock is equal to the datarate divided by PCS/PMA interface									width. </p> 				                 </td> 			               </tr> 			  			  			  			  			  			  			  			  			  			  			  		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_03454E1C0F3549FABE7A94D4AEE56B24" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 49. &nbsp;</span>Enhanced RX PCS: Parallel Data, Control, and Clocks</span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e556" valign="top" width="22.86036036036036%">Name 				</th> 				                 <th class="entry" id="d52993e559" valign="top" width="11.261261261261263%">Direction 				</th> 				                 <th class="entry" id="d52993e562" valign="top" width="13.85135135135135%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e565" valign="top" width="52.02702702702703%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%"> 				                    <p class="p">                           <samp class="ph codeph">rx_parallel_data[&lt;n&gt;128-1:0]</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%"> 				                    <p class="p"> Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin</samp> 				  or<samp class="ph codeph"> rx_clkout</samp>)</p> 				                 </td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%"> 				                    <p class="p">RX parallel data from the RX PCS to the FPGA fabric. If you select, <strong class="ph b">Enable simplified data interface</strong> in the									Transceiver Native PHY IP GUI, <samp class="ph codeph">rx_parallel_data</samp> includes only the bits required									for the configuration you specify. Otherwise, this interface is									128 bits wide. </p> 				                    <p class="p">When									FPGA fabric to PCS interface width is 64 bits, the following									bits are active for interfaces less than 128 bits. You can leave									the unused bits floating or not									connected.								</p> 				                    <ul class="ul" id="nik1398706815424__ul_BF68D48099A24E7DAA41F1CF6B53CAA2"> 					                      <li class="li" id="nik1398706815424__li_B8B8C29AEFFD427781EBAFA101FCD454">32-bit FPGA fabric						to PCS width: data[31:0].</li> 					                      <li class="li" id="nik1398706815424__li_0512EDC00B2449F080C8BDF025ED1D7A">40-bit FPGA fabric						to PCS width: data[39:0].</li> 					  					                      <li class="li" id="nik1398706815424__li_D3FBBD63C13742D09A9B42C86ACCCCD5">64-bit FPGA fabric						to PCS width: data[63:0]. 					 </li> 				                    </ul> 				                    <p class="p">When the FPGA fabric to PCS interface width is 128 bits, the					 following bits are active: 				  </p> 				                    <ul class="ul" id="nik1398706815424__ul_0A1FC37EB851481D8369FA9147AA9293"> 					  					                      <li class="li" id="nik1398706815424__li_6CF3A8B767E9426AA050DC580AA5B701">40-bit FPGA fabric						to PCS width: data[103:64], [39:0]. 					 </li> 					  					                      <li class="li" id="nik1398706815424__li_EF0BA7D27917428585FF75AB97F0018E">64-bit FPGA fabric						to PCS width: data[127:0]. 					 </li> 				                    </ul> 				                 </td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%">                        <samp class="ph codeph">unused_rx_parallel_data</samp> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%">This signal specifies the unused data when you turn on <strong class="ph b">Enable simplified data								interface</strong>.								When simplified data interface is not set, the unused bits are a								part of <samp class="ph codeph">rx_parallel_data</samp>. You can leave the unused								data outputs floating or not connected.							</td> 			               </tr> 			               <tr class="row break"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%">                        <samp class="ph codeph">rx_control[&lt;n&gt;					 &lt;20&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%">Output 				</td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%">                        <p class="p"> Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin</samp> 				  or<samp class="ph codeph"> rx_clkout</samp>)</p> 				                 </td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%"> 				                    <p class="p">Indicates whether the 					 <samp class="ph codeph">rx_parallel_data</samp> bus is control or data. 				  </p>                        <p class="p">Refer to the <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415592565803" title="This section describes the tx_control and rx_control bit encodings for different protocol configurations.">Enhanced PCS TX and RX Control Ports</a> section for									more details.</p> 				   				   				   				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%">                        <samp class="ph codeph">unused_rx_control[<em class="ph i">&lt;n&gt;</em>10-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%">Output 				</td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%"> 				                    <p class="p"> Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin</samp> 				  or<samp class="ph codeph"> rx_clkout</samp>)</p>                     </td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%">These signals only exist when you turn on <strong class="ph b">Enable simplified data interface</strong>. When								simplified data interface is not set, the unused bits are a part of									<samp class="ph codeph">rx_control</samp>. These outputs can be left floating. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%">                        <samp class="ph codeph">rx_coreclkin</samp> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%">Input 				</td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%">Clock 				</td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%"> 				                    <p class="p">The FPGA fabric clock. Drives the read side of the RX FIFO. For Interlaken									protocol, the frequency of this clock could be from datarate/67									to datarate/32.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e556 " valign="top" width="22.86036036036036%">                        <samp class="ph codeph">rx_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d52993e559 " valign="top" width="11.261261261261263%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e562 " valign="top" width="13.85135135135135%"> Clock 				</td> 				                 <td class="entry" headers="d52993e565 " valign="top" width="52.02702702702703%"> 				                    <p class="p">The low speed parallel clock recovered by the transceiver RX PMA, that									clocks the blocks in the RX Enhanced PCS. The frequency of this									clock is equal to data rate divided by PCS/PMA interface width. </p> 				                 </td> 			               </tr> 			  			  			  			  			  			  			  			  			  			  			  			  			  			  			  			  		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_C1A9420A8FAA4D349685AE0A093FFFBD" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 50. &nbsp;</span>Enhanced PCS TX FIFO </span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e828" valign="top" width="25.31779661016949%">Name 				</th> 				                 <th class="entry" id="d52993e831" valign="top" width="10.593220338983048%">Direction 				</th> 				                 <th class="entry" id="d52993e834" valign="top" width="15.889830508474573%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e837" valign="top" width="48.19915254237287%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e828 " valign="top" width="25.31779661016949%">                        <samp class="ph codeph">tx_enh_data_valid[&lt;n&gt;-1:0]</samp>							              </td> 				                 <td class="entry" headers="d52993e831 " valign="top" width="10.593220338983048%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e834 " valign="top" width="15.889830508474573%">                        <p class="p"> Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin</samp> 				  or<samp class="ph codeph"> tx_clkout</samp>)</p> 				   				                 </td> 				                 <td class="entry" headers="d52993e837 " valign="top" width="48.19915254237287%"> 				                    <p class="p">Assertion of this signal indicates that the TX data is valid. Connect this									signal to 1'b1 for 10GBASE-R without 1588. For 10GBASE-R with									1588, you must control this signal based on the gearbox ratio.									For Basic and Interlaken, you need to control this port based on									TX FIFO flags so that the FIFO does not underflow or overflow. </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details. </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e828 " valign="top" width="25.31779661016949%">                        <samp class="ph codeph">tx_enh_fifo_full[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e831 " valign="top" width="10.593220338983048%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e834 " valign="top" width="15.889830508474573%"> 				                    <p class="p"> Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin</samp> 				  or<samp class="ph codeph"> tx_clkout</samp>)</p> 				                 </td> 				                 <td class="entry" headers="d52993e837 " valign="top" width="48.19915254237287%"> 				                    <p class="p"> Assertion of this signal indicates the TX FIFO is full. Because the depth									is always constant, you can ignore this signal for the phase									compensation mode. </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e828 " valign="top" width="25.31779661016949%">                        <samp class="ph codeph">tx_enh_fifo_pfull[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e831 " valign="top" width="10.593220338983048%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e834 " valign="top" width="15.889830508474573%">                        <p class="p"> Synchronous to the clock driving the write side of the FIFO <samp class="ph codeph">tx_coreclkin</samp> or<samp class="ph codeph"> tx_clkout</samp>                        </p>  				   				                 </td> 				                 <td class="entry" headers="d52993e837 " valign="top" width="48.19915254237287%">                          <p class="p">This signal gets asserted when the TX FIFO reaches its partially full									threshold. Because the depth is always constant, you can ignore									this signal for the phase compensation mode. </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p>                     </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e828 " valign="top" width="25.31779661016949%">                        <samp class="ph codeph">tx_enh_fifo_empty[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e831 " valign="top" width="10.593220338983048%"> 				                    <p class="p"> Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e834 " valign="top" width="15.889830508474573%">								                <p class="p"> Synchronous to the clock driving the write side									of the FIFO <samp class="ph codeph">tx_coreclkin</samp>										or<samp class="ph codeph"> tx_clkout</samp>                        </p>							              </td> 				                 <td class="entry" headers="d52993e837 " valign="top" width="48.19915254237287%"> 				                    <p class="p">When asserted, indicates that the TX FIFO is empty. This signal gets									asserted for 2 to 3 clock cycles. Because the depth is always									constant, you can ignore this signal for the phase compensation									mode. </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e828 " valign="top" width="25.31779661016949%">                        <samp class="ph codeph">tx_enh_fifo_pempty[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e831 " valign="top" width="10.593220338983048%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e834 " valign="top" width="15.889830508474573%">								                <p class="p"> Synchronous to the clock driving the write side									of the FIFO <samp class="ph codeph">tx_coreclkin</samp>										or<samp class="ph codeph"> tx_clkout</samp>                        </p>							              </td> 				                 <td class="entry" headers="d52993e837 " valign="top" width="48.19915254237287%"> 				                    <p class="p">When asserted, indicates that the TX FIFO has reached its specified									partially empty threshold. When you turn this option on, the									Enhanced PCS enables the <samp class="ph codeph">tx_enh_fifo_pempty</samp> port, which is asynchronous.									This signal gets asserted for 2 to 3 clock cycles. Because the									depth is always constant, you can ignore this signal for the									phase compensation mode.  </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a>  for more									details.</p> 				                 </td> 			               </tr> 			  		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_720839E2D627443FB12C0A60D59A2BB2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 51. &nbsp;</span>Enhanced PCS RX FIFO</span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e1071" valign="top" width="23.992502343017804%">Name 				</th> 				                 <th class="entry" id="d52993e1074" valign="top" width="14.058106841611995%">Direction 				</th> 				                 <th class="entry" id="d52993e1077" valign="top" width="16.401124648547327%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e1080" valign="top" width="45.54826616682286%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			  			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_data_valid[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p> 				   				                 </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that <samp class="ph codeph">rx_parallel_data</samp> is valid. Discard invalid RX									parallel data when<samp class="ph codeph">rx_enh_data_valid</samp> signal is low.</p> 				                    <p class="p">This option is available when you select the following					 parameters: 				  </p> 				                    <ul class="ul" id="nik1398706815424__ul_40729E6FD7E345C99839D4F1037D8BCC"> 					                      <li class="li" id="nik1398706815424__li_4F2558138182497D81F342FE62359561"> Enhanced PCS 						<span class="ph uicontrol">Transceiver configuration rules</span>						specifies Interlaken 					 </li> 					                      <li class="li" id="nik1398706815424__li_354E7DD874CA4D02B1B0D82EF64140EE"> Enhanced PCS <span class="ph uicontrol">Transceiver configuration											rules</span> specifies Basic, and RX FIFO mode is											<strong class="ph b">Phase compensation</strong>									                  </li> 					                      <li class="li" id="nik1398706815424__li_C9734736D7BB402990F1FFAD8310FF17"> Enhanced PCS <span class="ph uicontrol">Transceiver configuration											rules</span> specifies Basic, and RX FIFO mode is											<strong class="ph b">Register</strong>									                  </li> 				                    </ul>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a>  for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_full[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">								                <p class="p">Synchronous to the clock driving the read side									of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or										<samp class="ph codeph">rx_clkout</samp>                        </p>							              </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that the RX FIFO is full. This signal gets									asserted for 2 to 3 clock cycles.Because the depth is always									constant, you can ignore this signal for the phase compensation									mode. </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_pfull[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">								                <p class="p">Synchronous to the clock driving the read side									of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or										<samp class="ph codeph">rx_clkout</samp>                        </p>							              </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that the RX FIFO has reached its specified									partially full threshold. This signal gets asserted for 2 to 3									clock cycles. Because the depth is always constant, you can									ignore this signal for the phase compensation mode.  </p>								                <p class="p">Refer to  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_empty[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p> 				   				                 </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that the RX FIFO is empty. Because the depth is									always constant, you can ignore this signal for the phase									compensation mode.  </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_pempty[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p> 				   				                 </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that the RX FIFO has reached its specified									partially empty threshold. Because the depth is always constant,									you can ignore this signal for the phase compensation mode. </p>								                <p class="p">Refer to  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1443078672631">Enhanced PCS FIFO Operation</a> for more									details.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_del[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%">                        <p class="p">Output 				</p>                     </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">								                <p class="p">Synchronous to the clock driving the read side									of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or										<samp class="ph codeph">rx_clkout</samp>                        </p>							              </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that a word has been deleted from the RX FIFO.									This									signal gets asserted for 2 to 3 clock cycles.									This signal is used for the 10GBASE-R									protocol. </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_insert[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%">                        <p class="p">Output 				</p>                     </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p> 				   				                 </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, indicates that a word has been inserted into					 the RX FIFO. This signal is used for the 10GBASE-R protocol. 				  </p> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_rd_en[&lt;n&gt;-1:0]</samp> 				                 </td>                     <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%">                        <p class="p">Output 				</p>                     </td>                     <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p>                     </td>                     <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%">For								Interlaken only, when this signal is asserted, a word is read form								the RX FIFO. You need to control this signal based on RX FIFO flags								so that the FIFO does not underflow or overflow.								</td>                  </tr> 			  			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_align_val[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%">                        <p class="p">Input 				</p>                     </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p>                     </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%">                        <p class="p">When asserted, indicates that the word				  alignment pattern has been found. This signal is only valid for the Interlaken				  protocol. 				</p>                     </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1071 " valign="top" width="23.992502343017804%">                        <samp class="ph codeph">rx_enh_fifo_align_clr[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1074 " valign="top" width="14.058106841611995%">                        <p class="p">Input 				</p>                     </td> 				                 <td class="entry" headers="d52993e1077 " valign="top" width="16.401124648547327%">                        <p class="p">Synchronous to the clock driving the read side of the FIFO <samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1080 " valign="top" width="45.54826616682286%"> 				                    <p class="p">When asserted, the FIFO resets and begins searching for a new					 alignment pattern. This signal is only valid for the Interlaken protocol.					 Assert this signal for at least 4 cycles. 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_C8399439BE494EE0B1298DAA9C0DD456" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 52. &nbsp;</span>Interlaken Frame Generator, Synchronizer, and CRC32</span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e1509" valign="top" width="25.531914893617024%">Name 				</th> 				                 <th class="entry" id="d52993e1512" valign="top" width="10.638297872340425%">Direction 				</th> 				                 <th class="entry" id="d52993e1515" valign="top" width="14.184397163120568%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e1518" valign="top" width="49.645390070921984%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">tx_enh_frame[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%">Output 				</td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">tx_clkout</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">Asserted for 2 or 3 parallel clock cycles to indicate the beginning of a									new									metaframe.									</p> 				                 </td> 			               </tr> 			  			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">tx_enh_frame_diag_status[&lt;n&gt;					 2-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">tx_clkout</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">Drives the lane status message contained in the framing layer diagnostic									word (bits[33:32]). This message is inserted into the next									diagnostic word generated by the frame generator block. This bus									must be held constant for 5 clock cycles before and after the										<samp class="ph codeph">tx_enh_frame</samp> pulse. The									following encodings are defined: </p> 				                    <ul class="ul" id="nik1398706815424__ul_A67C3B2EE9BF4E32A09E9199F68352EA"> 					                      <li class="li" id="nik1398706815424__li_EF64557EA22E471BBA1A8D5E667013A1">Bit[1]: When 1, indicates the										lane is operational. When 0, indicates the lane is not										operational. </li> 					                      <li class="li" id="nik1398706815424__li_932C8683F1BE455889ED27368D432557">Bit[0]: When 1, indicates the										link is operational. When 0, indicates the link is not										operational. </li> 				                    </ul> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">tx_enh_frame_burst_en[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%">                        <p class="p">Input</p> 				                 </td>                     <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%">                        <p class="p">                           <samp class="ph codeph">tx_clkout</samp> 				                    </p>                     </td>                     <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%">                        <p class="p">If 					 <span class="ph uicontrol">Enable frame burst</span> is enabled, this port					 controls frame generator data reads from the TX FIFO to the frame generator. It					 is latched once at the beginning of each Metaframe. If the value of 					 <samp class="ph codeph">tx_enh_frame_burst_en</samp> is 0, the frame					 generator does not read data from the TX FIFO for current Metaframe. Instead,					 the frame generator inserts SKIP words as the payload of Metaframe. When 					 <samp class="ph codeph">tx_enh_frame_burst_en</samp> is 1, the frame					 generator reads data from the TX FIFO for the current Metaframe. This port must					 be held constant for 5 clock cycles before and after the 					 <samp class="ph codeph">tx_enh_frame</samp> pulse. 				  </p>                     </td>                  </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_enh_frame[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout 				  </samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">When asserted, indicates the beginning of a new received					 Metaframe. 				  This signal is pulse stretched.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_enh_frame_lock[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%">                        <p class="p">                           <samp class="ph codeph">rx_clkout 				  </samp>                        </p> 				   				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">When asserted, indicates the Frame Synchronizer state machine					 has achieved Metaframe delineation. 				  This signal is pulse stretched.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_enh_frame_diag_status[2					 &lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout</samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">Drives the lane status message contained in the framing layer diagnostic									word (bits[33:32]). This signal is latched when a valid									diagnostic word is received in the end of the Metaframe while									the frame is locked. The following encodings are defined: </p> 				                    <ul class="ul" id="nik1398706815424__ul_3B78F7FDB43B403898646069A6104D11"> 					                      <li class="li" id="nik1398706815424__li_0CE11F4202DD4F8C868190D0E27A0369">Bit[1]: When 1, indicates the										lane is operational. When 0, indicates the lane is not										operational. </li> 					                      <li class="li" id="nik1398706815424__li_C9CC4D35BA9140D9876B78D8ED9D6E8A">Bit[0]: When 1, indicates the										link is operational. When 0, indicates the link is not										operational. </li> 				                    </ul> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1509 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_enh_crc32_err[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1512 " valign="top" width="10.638297872340425%"> 				                    <p class="p">Output 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1515 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout 				  </samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1518 " valign="top" width="49.645390070921984%"> 				                    <p class="p">When asserted, indicates a CRC error in the current Metaframe. Asserted at									the end of current Metaframe. This signal gets asserted for 2 or									3 cycles. </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_965B6840992348BEB3DB4F8C09CB5AD0" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 53. &nbsp;</span>10GBASE-R BER Checker </span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e1789" valign="top" width="25.23860021208908%">Name 				</th> 				                 <th class="entry" id="d52993e1792" valign="top" width="10.604453870625663%">Direction 				</th> 				                 <th class="entry" id="d52993e1795" valign="top" width="15.906680805938494%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e1798" valign="top" width="48.25026511134676%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1789 " valign="top" width="25.23860021208908%">                        <samp class="ph codeph">rx_enh_highber[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1792 " valign="top" width="10.604453870625663%">Output 				</td> 				                 <td class="entry" headers="d52993e1795 " valign="top" width="15.906680805938494%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout 				  </samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1798 " valign="top" width="48.25026511134676%"> 				                    <p class="p">When asserted, indicates a bit error rate that is greater than 10 <sup class="ph sup">-4</sup>. For the 10GBASE-R protocol, this									BER rate occurs when there are at least 16 errors within <span class="ph">125 Âµs</span>.									This									signal gets asserted for 2 to 3 clock									cycles.</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1789 " valign="top" width="25.23860021208908%">                        <samp class="ph codeph">rx_enh_highber_clr_cnt[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1792 " valign="top" width="10.604453870625663%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1795 " valign="top" width="15.906680805938494%"> 				                    <p class="p"> 					                      <samp class="ph codeph">rx_clkout</samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e1798 " valign="top" width="48.25026511134676%"> When asserted, clears the internal counter				  that indicates the number of times the BER state machine has entered the				  BER_BAD_SH state. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1789 " valign="top" width="25.23860021208908%">                        <samp class="ph codeph">rx_enh_clr_errblk_count[&lt;n&gt;-1:0]</samp>				  (10GBASE-R and FEC) 				</td> 				                 <td class="entry" headers="d52993e1792 " valign="top" width="10.604453870625663%"> 				                    <p class="p">Input 				  </p> 				                 </td> 				                 <td class="entry" headers="d52993e1795 " valign="top" width="15.906680805938494%">                        <p class="p">                           <samp class="ph codeph">rx_clkout</samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1798 " valign="top" width="48.25026511134676%"> 				                    <p class="p">When asserted the error block counter resets to 0. Assertion of this									signal clears the internal counter that counts the number of									times the RX state machine has entered the <samp class="ph codeph">RX_E</samp>									state. In modes where the FEC block is enabled, the assertion of									this signal resets the status counters within the RX FEC block. </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_91712D60DA8B4DC09875561FC0D82748" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 54. &nbsp;</span>Block Synchronizer </span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e1921" valign="top" width="25.531914893617024%">Name 				</th> 				                 <th class="entry" id="d52993e1924" valign="top" width="10.638297872340425%">Direction 				</th> 				                 <th class="entry" id="d52993e1927" valign="top" width="14.184397163120568%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e1930" valign="top" width="49.645390070921984%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1921 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_enh_blk_lock&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1924 " valign="top" width="10.638297872340425%">Output 				</td> 				                 <td class="entry" headers="d52993e1927 " valign="top" width="14.184397163120568%"> 				                    <p class="p">                           <samp class="ph codeph">rx_clkout 				  </samp>                        </p> 				                 </td> 				                 <td class="entry" headers="d52993e1930 " valign="top" width="49.645390070921984%">When asserted, indicates that block synchronizer has								achieved block delineation. This signal is used for <span class="ph">10GBASE-R</span> and Interlaken.								</td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_117FDC2C24044D0BAF4B59C2BDD34516" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 55. &nbsp;</span>Gearbox </span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d52993e1987" valign="top" width="25.531914893617024%">Name 				</th> 				                 <th class="entry" id="d52993e1990" valign="top" width="10.638297872340425%">Direction 				</th> 				                 <th class="entry" id="d52993e1993" valign="top" width="14.184397163120568%">Clock Domain 				</th> 				                 <th class="entry" id="d52993e1996" valign="top" width="49.645390070921984%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1987 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">rx_bitslip[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1990 " valign="top" width="10.638297872340425%">Input 				</td> 				                 <td class="entry" headers="d52993e1993 " valign="top" width="14.184397163120568%"> 				                    <p class="p"> 					                      <samp class="ph codeph">rx_clkout 					 </samp> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d52993e1996 " valign="top" width="49.645390070921984%"> 				                    <p class="p">The<samp class="ph codeph"> rx_parallel_data</samp> slips 1 bit for every					 positive edge of the 					 <samp class="ph codeph">rx_bitslip</samp> input. Keep the minimum interval between <samp class="ph codeph">rx_bitslip</samp> pulses to at least 20 cycles. The maximum shift is 					 <em class="ph i">&lt; pcswidth -1&gt;</em> bits, so that if the PCS is 64 bits					 wide, you can shift 0-63 bits. 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d52993e1987 " valign="top" width="25.531914893617024%">                        <samp class="ph codeph">tx_enh_bitslip[&lt;n&gt;-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d52993e1990 " valign="top" width="10.638297872340425%">Input 				</td> 				                 <td class="entry" headers="d52993e1993 " valign="top" width="14.184397163120568%">                        <samp class="ph codeph">rx_clkout 				  </samp> 				                 </td> 				                 <td class="entry" headers="d52993e1996 " valign="top" width="49.645390070921984%"> 				                    <p class="p">The value of this signal controls the number of bits to slip the <samp class="ph codeph">tx_parallel_data</samp> before passing to									the PMA. </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706815424__table_N10DBB_N10037_N10013_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 56. &nbsp;</span>KR-FEC</span></span></caption>                                                                           <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d52993e2092" valign="top" width="25%">Name 				</th>                     <th class="entry" id="d52993e2095" valign="top" width="11.11111111111111%">Direction 				</th>                     <th class="entry" id="d52993e2098" valign="top" width="14.666666666666666%">Clock Domain</th>                     <th class="entry" id="d52993e2101" valign="top" width="49.222222222222214%">Description 				</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d52993e2092 " valign="top" width="25%">                         <samp class="ph codeph">tx_enh_frame[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d52993e2095 " valign="top" width="11.11111111111111%">Output</td>                     <td class="entry" headers="d52993e2098 " valign="top" width="14.666666666666666%">                        <p class="p">                           <samp class="ph codeph">tx_clkout</samp>                        </p>                     </td>                     <td class="entry" headers="d52993e2101 " valign="top" width="49.222222222222214%">Asynchronous status flag output of TX KR-FEC that signifies								the beginning of generated KR FEC frame</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d52993e2092 " valign="top" width="25%">                         <samp class="ph codeph">rx_enh_frame[&lt;n&gt;-1:0]</samp>                     </td>                     <td class="entry" headers="d52993e2095 " valign="top" width="11.11111111111111%">Output</td>                     <td class="entry" headers="d52993e2098 " valign="top" width="14.666666666666666%">                        <samp class="ph codeph">rx_clkout</samp>                     </td>                     <td class="entry" headers="d52993e2101 " valign="top" width="49.222222222222214%"> Asynchronous status flag output of RX KR-FEC that signifies								the beginning of received KR FEC frame</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d52993e2092 " valign="top" width="25%">                        <samp class="ph codeph">rx_enh_frame_diag_status</samp>                     </td>                     <td class="entry" headers="d52993e2095 " valign="top" width="11.11111111111111%">Output</td>                     <td class="entry" headers="d52993e2098 " valign="top" width="14.666666666666666%">                        <samp class="ph codeph">rx_clkout</samp>                     </td>                     <td class="entry" headers="d52993e2101 " valign="top" width="49.222222222222214%">								                <p class="p">Asynchronous status flag output of RX KR-FEC that indicates the									status of the current received frame.</p>								                <ul class="ul" id="nik1398706815424__ul_bwg_p1p_vr">									                  <li class="li">00: No error </li>									                  <li class="li">01: Correctable Error </li>									                  <li class="li">10: Un-correctale error</li>									                  <li class="li"> 11: Reset condition/pre-lock condition</li>								                </ul>							              </td>                  </tr>               </tbody>            </table></div>      </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707029992">ATX PLL IP Core</a></div><div><a class="link" href="#nik1398707034712">CMU PLL IP Core</a></div><div><a class="link" href="#nik1398707032259">fPLL IP Core</a></div><div><a class="link" href="#nik1398707191068" title="You can define parameters for IP cores by using the IP core-specific parameter editor.">Ports and Parameters</a></div><div><a class="link" href="#nik1398707084311" title="This section describes the top-level signals for the Transceiver PHY Reset Controller IP core.">Transceiver PHY Reset Controller Interfaces</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1415592565803">
          <h1>
          
            Enhanced PCS TX and RX Control Ports 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		    <div class="shortdesc">This section			describes the <samp class="ph codeph">tx_control</samp> and <samp class="ph codeph">rx_control</samp> bit encodings for different protocol			configurations.		</div>		    <p class="p"> When Enable simplified data interface is ON, all of the unused ports			shown in the tables below, appear as a separate port. For example: It appears as <samp class="ph codeph">unused_tx_control</samp>/ <samp class="ph codeph">unused_rx_control</samp> port. </p>	  </div>		    <div class="section" id="nik1415592565803__section_N1002B_N10028_N10001"><h2 class="title sectiontitle">Enhanced PCS TX Control Port Bit Encodings</h2>						      												      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N100A2_N1002B_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 57. &nbsp;</span>Bit Encodings for Interlaken </span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e216" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e219" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e222" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e225" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e216 " rowspan="5" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">tx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e219 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e222 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e225 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e219 " valign="top" width="8.333333333333332%">[2]</td>							              <td class="entry" headers="d58244e222 " valign="top" width="33.33333333333333%">Inversion control</td>							              <td class="entry" headers="d58244e225 " valign="top" width="41.66666666666667%"> A logic low indicates that the								built-in disparity generator block in the Enhanced PCS maintains the								Interlaken running disparity. </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e219 " valign="top" width="8.333333333333332%">[7:3]</td>							              <td class="entry" headers="d58244e222 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e225 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e219 " valign="top" width="8.333333333333332%">[8]</td>							              <td class="entry" headers="d58244e222 " valign="top" width="33.33333333333333%">Insert								synchronous header error or CRC32</td>							              <td class="entry" headers="d58244e225 " valign="top" width="41.66666666666667%">You								can use this bit to insert synchronous header error or CRC32 errors.								The functionality is similar to <samp class="ph codeph">tx_err_ins</samp>. Refer to <samp class="ph codeph">tx_err_ins</samp> signal description for more								details.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e219 " valign="top" width="8.333333333333332%">[17:9]</td>							              <td class="entry" headers="d58244e222 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e225 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N1013B_N1002B_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 58. &nbsp;</span>Bit Encodings for 10GBASE-R , 10GBASE-KR with FEC</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d58244e323" valign="top" width="22.22222222222222%">Name</th>							              <th class="entry" id="d58244e326" valign="top" width="11.11111111111111%">Bit</th>							              <th class="entry" id="d58244e329" valign="top" width="66.66666666666666%">Functionality</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e323 " rowspan="9" valign="top" width="22.22222222222222%">                        <samp class="ph codeph">tx_control</samp>                     </td>							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[0]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[7:0]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[1]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[15:8]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[2]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[23:16]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[3]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for<samp class="ph codeph"> parallel_data[31:24]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[4]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[39:32]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[5]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[47:40]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[6]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[55:48]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[7]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">XGMII control signal for<samp class="ph codeph"> parallel_data[63:56]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e326 " valign="top" width="11.11111111111111%">[17:8]</td>							              <td class="entry" headers="d58244e329 " valign="top" width="66.66666666666666%">Unused</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N101E8_N1002B_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 59. &nbsp;</span>Bit Encodings for Basic Single Width Mode</span></span><span class="desc tabledesc">For basic single width mode, the total word length is 66-bit with 64-bit					data and 2-bit synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e473" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e476" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e479" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e482" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e473 " rowspan="2" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">tx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e476 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e479 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e482 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e476 " valign="top" width="8.333333333333332%">[17:2]</td>							              <td class="entry" headers="d58244e479 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e482 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N10253_N1002B_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 60. &nbsp;</span>Bit Encodings for Basic Double Width Mode</span></span><span class="desc tabledesc">For basic double width mode, the total word length is 66-bit with 128-bit					data and 4-bit synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e544" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e547" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e550" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e553" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e544 " rowspan="4" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">tx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e547 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e550 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e553 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e547 " valign="top" width="8.333333333333332%">[8:2]</td>							              <td class="entry" headers="d58244e550 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e553 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e547 " valign="top" width="8.333333333333332%">[10:9]</td>							              <td class="entry" headers="d58244e550 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e553 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e547 " valign="top" width="8.333333333333332%">[17:11]</td>							              <td class="entry" headers="d58244e550 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e553 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N102E7_N1002B_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 61. &nbsp;</span>Bit Encodings for Basic Mode</span></span><span class="desc tabledesc">In this case, the total word length is 67-bit with 64-bit data and 2-bit					synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e639" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e642" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e645" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e648" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e639 " rowspan="2" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">tx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e642 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e645 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e648 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e642 " valign="top" width="8.333333333333332%">[2]</td>							              <td class="entry" headers="d58244e645 " valign="top" width="33.33333333333333%">Inversion control</td>							              <td class="entry" headers="d58244e648 " valign="top" width="41.66666666666667%"> A logic low indicates that								built-in disparity generator block in the Enhanced PCS maintains the								running disparity. </td>						            </tr>					          </tbody>				        </table></div>					    </div>				    <div class="section" id="nik1415592565803__section_N1034F_N10028_N10001"><h2 class="title sectiontitle">Enhanced				PCS RX Control Port Bit Encodings</h2>                  <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N1035B_N10355_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 62. &nbsp;</span>Bit Encodings for Interlaken </span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d58244e714" valign="top" width="18.629550321199144%">Name</th>							              <th class="entry" id="d58244e717" valign="top" width="10.706638115631693%">Bit</th>							              <th class="entry" id="d58244e720" valign="top" width="40.57815845824411%">Functionality</th>							              <th class="entry" id="d58244e723" valign="top" width="30.085653104925054%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e714 " rowspan="10" valign="top" width="18.629550321199144%">                        <samp class="ph codeph">rx_control</samp>                     </td>							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[1:0]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Synchronous header</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">The value 2'b01 indicates a data								word. The value 2'b10 indicates a control word.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[2]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Inversion control</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic low indicates that the								built-in disparity generator block in the Enhanced PCS maintains the								Interlaken running disparity. In the current implementation, this								bit is always tied logic low (1'b0).</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[3]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Payload word location</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates the								payload word location in a metaframe.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[4]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Synchronization word								location</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates the								synchronization word location in a metaframe.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[5]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Scrambler state word								location</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates the								scrambler word location in a metaframe.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[6]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">SKIP word location</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates the								SKIP word location in a metaframe.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[7]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Diagnostic word location</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates the								diagnostic word location in a metaframe.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[8]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Synchronization header error,								metaframe error, or CRC32 error status</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates								synchronization header error, metaframe error, or CRC32 error								status.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[9]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Block lock and frame lock								status</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">A logic high (1'b1) indicates								that block lock and frame lock have been achieved. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e717 " valign="top" width="10.706638115631693%">[19:10]</td>							              <td class="entry" headers="d58244e720 " valign="top" width="40.57815845824411%">Unused</td>							              <td class="entry" headers="d58244e723 " valign="top" width="30.085653104925054%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N104C7_N10355_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 63. &nbsp;</span>Bit Encodings for 10GBASE-R , 10GBASE-KR with FEC</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d58244e877" valign="top" width="22.22222222222222%">Name</th>							              <th class="entry" id="d58244e880" valign="top" width="11.11111111111111%">Bit</th>							              <th class="entry" id="d58244e883" valign="top" width="66.66666666666666%">Functionality</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e877 " rowspan="9" valign="top" width="22.22222222222222%">                        <samp class="ph codeph">rx_control</samp>                     </td>							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[0]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[7:0]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[1]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[15:8]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[2]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[23:16]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[3]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for<samp class="ph codeph"> parallel_data[31:24]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[4]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[39:32]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[5]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[47:40]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[6]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[55:48]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[7]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%">XGMII control signal for <samp class="ph codeph">parallel_data[63:56]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e880 " valign="top" width="11.11111111111111%">[19:8]</td>							              <td class="entry" headers="d58244e883 " valign="top" width="66.66666666666666%"> Unused</td>						            </tr>					          </tbody>				        </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N10574_N10355_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 64. &nbsp;</span>Bit Encodings for Basic Single Width Mode</span></span><span class="desc tabledesc">For basic single width mode, the total word length is 66-bit with 64-bit					data and 2-bit synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e1027" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e1030" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e1033" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e1036" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e1027 " rowspan="4" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">rx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e1030 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e1033 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e1036 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e1030 " valign="top" width="8.333333333333332%">[7:2]</td>							              <td class="entry" headers="d58244e1033 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e1036 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e1030 " valign="top" width="8.333333333333332%">[9:8]</td>							              <td class="entry" headers="d58244e1033 " valign="top" width="33.33333333333333%">Synchronous header error status</td>							              <td class="entry" headers="d58244e1036 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e1030 " valign="top" width="8.333333333333332%">[19:10]</td>							              <td class="entry" headers="d58244e1033 " valign="top" width="33.33333333333333%">Unused</td>							              <td class="entry" headers="d58244e1036 " valign="top" width="41.66666666666667%">&nbsp;</td>						            </tr>					          </tbody>				        </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N10608_N10355_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 65. &nbsp;</span>Bit Encodings for Basic Double Width Mode</span></span><span class="desc tabledesc">For basic double width mode, total word length is 66-bit with 128-bit					data, and 4-bit synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d58244e1121" valign="top" width="15.996425379803398%">Name</th>							              <th class="entry" id="d58244e1124" valign="top" width="8.936550491510276%">Bit</th>							              <th class="entry" id="d58244e1127" valign="top" width="35.92493297587131%">Functionality</th>							              <th class="entry" id="d58244e1130" valign="top" width="39.14209115281501%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e1121 " rowspan="8" valign="top" width="15.996425379803398%">                        <samp class="ph codeph">rx_control</samp>                     </td>							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[1:0]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Synchronous header</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[7:2]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Unused</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[8]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Synchronous header error status</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">Active-high status signal that indicates a synchronous								header error.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[9]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Block lock is achieved</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">Active-high status signal								indicating when block lock is achieved.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[11:10]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Synchronous header</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[17:12]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Unused</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">&nbsp;</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[18]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Synchronous header error status</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">Active-high status signal that indicates a synchronous								header error.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d58244e1124 " valign="top" width="8.936550491510276%">[19]</td>							              <td class="entry" headers="d58244e1127 " valign="top" width="35.92493297587131%">Block lock is achieved</td>							              <td class="entry" headers="d58244e1130 " valign="top" width="39.14209115281501%">Active-high status signal								indicating when Block Lock is achieved.</td>						            </tr>					          </tbody>				        </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415592565803__table_N106CF_N10355_N10028_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 66. &nbsp;</span>Bit Encodings for Basic Mode</span></span><span class="desc tabledesc">In this case, the total word length is 67-bit with 64-bit data and 2-bit					synchronous header.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d58244e1265" valign="top" width="16.666666666666664%">Name</th>							              <th align="center" class="entry" id="d58244e1268" valign="top" width="8.333333333333332%">Bit</th>							              <th align="center" class="entry" id="d58244e1271" valign="top" width="33.33333333333333%">Functionality</th>							              <th align="center" class="entry" id="d58244e1274" valign="top" width="41.66666666666667%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d58244e1265 " rowspan="2" valign="top" width="16.666666666666664%">                        <samp class="ph codeph">rx_control</samp>                     </td>							              <td align="center" class="entry" headers="d58244e1268 " valign="top" width="8.333333333333332%">[1:0]</td>							              <td class="entry" headers="d58244e1271 " valign="top" width="33.33333333333333%">Synchronous header</td>							              <td class="entry" headers="d58244e1274 " valign="top" width="41.66666666666667%">The								value 2'b01 indicates a data word. The value 2'b10 indicates a								control word.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d58244e1268 " valign="top" width="8.333333333333332%">[2]</td>							              <td class="entry" headers="d58244e1271 " valign="top" width="33.33333333333333%">Inversion control</td>							              <td class="entry" headers="d58244e1274 " valign="top" width="41.66666666666667%"> A logic low indicates that								built-in disparity generator block in the Enhanced PCS maintains the								running disparity. </td>						            </tr>					          </tbody>				        </table></div>      </div>			  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706817870">
          <h1>
          
            Standard PCS Ports 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706817870__section_F2149AE180D54EB984283C384BB94CE8"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706817870__fig_B9D829FC0C084A8ABE1A82279487D225"><span class="figcap"><span class="enumeration fig-enumeration">Figure 25.&nbsp;</span>Transceiver Channel using the Standard PCS Ports</span><span class="desc figdesc">Standard PCS ports					appear					if either one of the transceiver configuration modes is selected that uses					Standard PCS or if <span xmlns="" class="ph uicontrol">Data Path						Reconfiguration</span> is selected even if the transceiver					configuration is not one of those that uses Standard PCS.</span><div class="figbody">				         		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706817870__image_D2588B2E655042069942FB74569E59F0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706816626.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <p class="p">In the following tables, the variables represent these parameters: 		</p> 		       <ul class="ul" id="nik1398706817870__ul_9D216A3BF6A6406ABD15BD04E3BB2C8C"> 		          <li class="li" id="nik1398706817870__li_8A92A31ADFE644FAA798457B41EDE297">               <em class="ph i">&lt;n&gt;</em>âThe			 number of lanes 		  </li> 		          <li class="li" id="nik1398706817870__li_60C82393B7824F90BC92E2A5E965754C">               <em class="ph i">&lt;w&gt;</em>âThe width			 of the interface 		  </li> 		          <li class="li" id="nik1398706817870__li_03CE21EB69234827B67295B22678AD00">               <em class="ph i">&lt;d&gt;</em>âThe			 serialization factor 		  </li> 		          <li class="li" id="nik1398706817870__li_B4C96BA33E7A4D349906D8F0A5552A9A">               <em class="ph i">&lt;s&gt;</em>â The			 symbol size 		  </li> 		          <li class="li" id="nik1398706817870__li_BC5192A7E65E4130B7067E384ECAF4A1">               <em class="ph i">&lt;p&gt;</em>âThe			 number of PLLs 		  </li> 		       </ul> 	     </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_20D9E35A8F434B9C8678905E2880DAC9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 67. &nbsp;</span>TX Standard PCS: Data, Control, and Clocks</span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e221" valign="top" width="23.81516587677725%">Name 			 </th> 			               <th class="entry" id="d61897e224" valign="top" width="11.848341232227488%">Direction 			 </th> 			               <th class="entry" id="d61897e227" valign="top" width="13.744075829383887%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e230" valign="top" width="50.59241706161137%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e221 " valign="top" width="23.81516587677725%">                     <samp class="ph codeph">tx_parallel_data[&lt;n&gt;128-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e224 " valign="top" width="11.848341232227488%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e227 " valign="top" width="13.744075829383887%"> 				                 <p class="p">                        <samp class="ph codeph">tx_clkout</samp> 				                 </p> 			               </td> 			               <td class="entry" headers="d61897e230 " valign="top" width="50.59241706161137%"> 				                 <p class="p">TX parallel data input from the FPGA fabric to the TX PCS.  </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e221 " valign="top" width="23.81516587677725%">                     <samp class="ph codeph">unused_tx_parallel_data</samp> 			               </td> 			               <td class="entry" headers="d61897e224 " valign="top" width="11.848341232227488%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e227 " valign="top" width="13.744075829383887%">                     <samp class="ph codeph">tx_clkout</samp> 			               </td> 			               <td class="entry" headers="d61897e230 " valign="top" width="50.59241706161137%">This signal specifies the unused data when you turn on <strong class="ph b">Enable simplified data interface</strong>. When							simplified data interface is not set, the unused bits are a part of								<samp class="ph codeph">tx_parallel_data</samp>. Connect all these bits to 0. If							you do not connect the unused data bits to 0, then TX parallel data may							not be serialized correctly by the Native PHY IP core.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e221 " valign="top" width="23.81516587677725%">                     <samp class="ph codeph">tx_coreclkin</samp> 			               </td> 			               <td class="entry" headers="d61897e224 " valign="top" width="11.848341232227488%">Input 			 </td> 			               <td class="entry" headers="d61897e227 " valign="top" width="13.744075829383887%">Clock 			 </td> 			               <td class="entry" headers="d61897e230 " valign="top" width="50.59241706161137%"> 				                 <p class="p">The FPGA fabric clock. This clock drives the write port of the				  TX FIFO. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e221 " valign="top" width="23.81516587677725%">                     <samp class="ph codeph">tx_clkout</samp> 			               </td> 			               <td class="entry" headers="d61897e224 " valign="top" width="11.848341232227488%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e227 " valign="top" width="13.744075829383887%"> Clock 			 </td> 			               <td class="entry" headers="d61897e230 " valign="top" width="50.59241706161137%"> 				                 <p class="p">This is the parallel clock generated by the local CGB for non bonded								configurations, and master CGB for bonded configuration. This clocks								the <samp class="ph codeph">tx_parallel_data</samp> from the FPGA								fabric to the TX PCS. </p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	  	  	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_5C9E10E6BF674F85A71F5B27FF9CC9F2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 68. &nbsp;</span>RX Standard PCS: Data, Control, Status, and Clocks</span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e368" valign="top" width="24.022988505747126%">Name 			 </th> 			               <th class="entry" id="d61897e371" valign="top" width="11.49425287356322%">Direction 			 </th> 			               <th class="entry" id="d61897e374" valign="top" width="13.563218390804598%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e377" valign="top" width="50.919540229885065%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e368 " valign="top" width="24.022988505747126%">                     <samp class="ph codeph">rx_parallel_data[&lt;n&gt;				  128-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e371 " valign="top" width="11.49425287356322%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e374 " valign="top" width="13.563218390804598%"> 				                 <p class="p">Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin 				  </samp> 				or <samp class="ph codeph">rx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e377 " valign="top" width="50.919540229885065%"> 				                 <p class="p">RX parallel data from the RX PCS to the FPGA fabric. For each 128-bit word								of <samp class="ph codeph"> rx_parallel_data</samp>, the data								bits correspond to <samp class="ph codeph">rx_parallel_data[7:0]</samp> when 8B/10B decoder is enabled								and <samp class="ph codeph">rx_parallel_data[9:0]</samp> when								8B/10B decoder is disabled. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e368 " valign="top" width="24.022988505747126%">                     <samp class="ph codeph">unused_rx_parallel_data</samp> 			               </td> 			               <td class="entry" headers="d61897e371 " valign="top" width="11.49425287356322%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e374 " valign="top" width="13.563218390804598%"> 				                 <p class="p">Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin 				  </samp> 				or <samp class="ph codeph">rx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e377 " valign="top" width="50.919540229885065%">This signal specifies the unused data when you turn on <strong class="ph b">Enable simplified data interface</strong>. When							simplified data interface is not set, the unused bits are a part of								<samp class="ph codeph">rx_parallel_data</samp>. These outputs can be left							floating.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e368 " valign="top" width="24.022988505747126%">                     <samp class="ph codeph">rx_clkout</samp> 			               </td> 			               <td class="entry" headers="d61897e371 " valign="top" width="11.49425287356322%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e374 " valign="top" width="13.563218390804598%"> Clock 			 </td> 			               <td class="entry" headers="d61897e377 " valign="top" width="50.919540229885065%"> 				                 <p class="p">The low speed parallel clock recovered by the transceiver RX PMA, that								clocks the blocks in the RX Standard PCS. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e368 " valign="top" width="24.022988505747126%">                     <samp class="ph codeph">rx_coreclkin</samp> 			               </td> 			               <td class="entry" headers="d61897e371 " valign="top" width="11.49425287356322%">Input 			 </td> 			               <td class="entry" headers="d61897e374 " valign="top" width="13.563218390804598%">Clock 			 </td> 			               <td class="entry" headers="d61897e377 " valign="top" width="50.919540229885065%"> 				                 <p class="p">RX parallel clock that drives the read side clock of the RX				  FIFO. 				</p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_7B7FCE717C3E455B8C9E4946701BBFDE" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 69. &nbsp;</span>Standard PCS FIFO</span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e530" valign="top" width="24.376417233560087%">Name 			 </th> 			               <th class="entry" id="d61897e533" valign="top" width="11.337868480725623%">Direction 			 </th> 			               <th class="entry" id="d61897e536" valign="top" width="14.17233560090703%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e539" valign="top" width="50.11337868480725%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e530 " valign="top" width="24.376417233560087%">                     <samp class="ph codeph">tx_std_pcfifo_full[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e533 " valign="top" width="11.337868480725623%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e536 " valign="top" width="14.17233560090703%"> 				                 <p class="p">Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin 				  </samp> 				or <samp class="ph codeph">tx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e539 " valign="top" width="50.11337868480725%"> 				                 <p class="p">Indicates when the standard TX FIFO is full. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e530 " valign="top" width="24.376417233560087%">                     <samp class="ph codeph">tx_std_pcfifo_empty[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e533 " valign="top" width="11.337868480725623%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e536 " valign="top" width="14.17233560090703%"> 				                 <p class="p">Synchronous to the clock driving the write side of the FIFO (<samp class="ph codeph">tx_coreclkin 				  </samp> 				or <samp class="ph codeph">tx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e539 " valign="top" width="50.11337868480725%"> 				                 <p class="p">Indicates when the standard TX FIFO is empty. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e530 " valign="top" width="24.376417233560087%">                     <samp class="ph codeph">rx_std_pcfifo_full[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e533 " valign="top" width="11.337868480725623%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e536 " valign="top" width="14.17233560090703%"> 				                 <p class="p">Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin 				  </samp> 				or <samp class="ph codeph">rx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e539 " valign="top" width="50.11337868480725%"> 				                 <p class="p">Indicates when the standard RX FIFO is full. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e530 " valign="top" width="24.376417233560087%">                     <samp class="ph codeph">rx_std_pcfifo_empty[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e533 " valign="top" width="11.337868480725623%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e536 " valign="top" width="14.17233560090703%"> 				                 <p class="p">Synchronous to the clock driving the read side of the FIFO (<samp class="ph codeph">rx_coreclkin 				  </samp> 				or <samp class="ph codeph">rx_clkout</samp>)</p> 			               </td> 			               <td class="entry" headers="d61897e539 " valign="top" width="50.11337868480725%"> 				                 <p class="p">Indicates when the standard RX FIFO is empty. </p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_4040BDD86B3448D789D55D882D9B1210" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 70. &nbsp;</span>Rate Match FIFO </span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e701" valign="top" width="24.86248624862486%">Name 			 </th> 			               <th class="entry" id="d61897e704" valign="top" width="11.001100110011002%">Direction 			 </th> 			               <th class="entry" id="d61897e707" valign="top" width="14.19141914191419%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e710" valign="top" width="49.94499449944995%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e701 " valign="top" width="24.86248624862486%">                     <samp class="ph codeph">rx_std_rmfifo_full[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e704 " valign="top" width="11.001100110011002%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e707 " valign="top" width="14.19141914191419%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e710 " valign="top" width="49.94499449944995%"> 				                 <p class="p">Rate match FIFO full flag. When asserted the rate match FIFO is				  full. You must synchronize this signal. This port is only used for GigE mode. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e701 " valign="top" width="24.86248624862486%">                     <samp class="ph codeph">rx_std_rmfifo_empty[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e704 " valign="top" width="11.001100110011002%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e707 " valign="top" width="14.19141914191419%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e710 " valign="top" width="49.94499449944995%"> 				                 <p class="p">Rate match FIFO empty flag. When asserted, match FIFO is empty.				  You must synchronize this signal. This port is only used for GigE mode. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e701 " valign="top" width="24.86248624862486%">                     <samp class="ph codeph">rx_rmfifostatus[&lt;n&gt;-1:0]</samp>							               </td> 			               <td class="entry" headers="d61897e704 " valign="top" width="11.001100110011002%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d61897e707 " valign="top" width="14.19141914191419%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e710 " valign="top" width="49.94499449944995%"> 				                 <p class="p">Indicates FIFO status. The following encodings are defined: 				</p> 				                 <ul class="ul" id="nik1398706817870__ul_997944DABC4C4528A6C00226ECCC3B86"> 				                    <li class="li" id="nik1398706817870__li_0ED850D356894A86972CC4B80334DDCF">2'b00: Normal					 operation 				  </li> 				                    <li class="li" id="nik1398706817870__li_7B056FF7CCD348F8B84632A2677A0B65">2'b01: Deletion, 					 <samp class="ph codeph">rx_std_rmfifo_full = 1</samp> 				                    </li> 				                    <li class="li" id="nik1398706817870__li_9297AE35DC7847FB81FB6731E5A14E83">2'b10: Insertion, 					 <samp class="ph codeph">rx_std_rmfifo_empty = 1</samp> 				                    </li> 				                    <li class="li" id="nik1398706817870__li_E5951E30DC2E442F9A5525DD45D23C32">2'b11: Full. 					 <samp class="ph codeph">rx_rmfifostatus</samp> is a part of 					 <samp class="ph codeph">rx_parallel_data</samp>. 					 <samp class="ph codeph">rx_rmfifostatus</samp> corresponds to 					 <samp class="ph codeph">rx_parallel_data[14:13]</samp>. 				  </li> 				                 </ul> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_67DC5786D486476080C6D63F6168BB32" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 71. &nbsp;</span>8B/10B Encoder and Decoder </span></span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d61897e855" valign="top" width="24.324324324324326%">Name </th>						            <th class="entry" id="d61897e858" valign="top" width="10.81081081081081%">Direction </th>						            <th class="entry" id="d61897e861" valign="top" width="14.378378378378379%">Clock Domain </th>						            <th class="entry" id="d61897e864" valign="top" width="50.486486486486484%">Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">tx_datak</samp>                  </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">							              <p class="p">Input </p>						            </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">tx_clkout</p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">                     <samp class="ph codeph">tx_datak</samp> is exposed							if 8B/10B enabled and simplified data interface is set.When 1, indicates							that the 8B/10B encoded word of tx_parallel_data is control. When 0,							indicates that the 8B/10B encoded word of								<samp class="ph codeph">tx_parallel_data</samp> is data. <samp class="ph codeph">tx_datak</samp>							is a part of <samp class="ph codeph"> tx_parallel_data</samp> when simplified data							interface is not set.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">tx_forcedisp[&lt;n&gt;(&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">							              <p class="p">Input </p>						            </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">Asynchronous </p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">							              <p class="p">This signal allows you to force the disparity of the								8B/10B encoder. When "1", forces the disparity of the output data to								the value driven on <samp class="ph codeph">tx_dispval</samp>.								When "0", the current running disparity continues. <samp class="ph codeph">tx_forcedisp</samp> is a part of <samp class="ph codeph">tx_parallel_data</samp>. <samp class="ph codeph">tx_forcedisp</samp> corresponds to <samp class="ph codeph">tx_parallel_data[9]</samp>. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">tx_dispval[&lt;n&gt;(&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">							              <p class="p">Input </p>						            </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">Asynchronous </p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">							              <p class="p">Specifies the disparity of the data. When 0, indicates positive								disparity, and when 1, indicates negative disparity. <samp class="ph codeph">tx_dispval</samp> is a part of <samp class="ph codeph">tx_parallel_data</samp>. <samp class="ph codeph">tx_dispval</samp> corresponds to <samp class="ph codeph">tx_dispval[10]</samp>. </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_datak[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">							              <p class="p">Output </p>						            </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">                        <samp class="ph codeph">rx_clkout</samp>							              </p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">							              <p class="p">                        <samp class="ph codeph">rx_datak</samp> is exposed if 8B/10B is enabled and simplified								data interface is set. When 1, indicates that the 8B/10B decoded								word of rx_parallel_data is control. When 0, indicates that the								8B/10B decoded word of <samp class="ph codeph">rx_parallel_data</samp> is data.									<samp class="ph codeph">rx_datak</samp> is a part of									<samp class="ph codeph">rx_parallel_data</samp> when simplified data interface								is not set.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_errdetect[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">Output </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">Synchronous to the clock driving the read side of								the FIFO (<samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>)</p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">							              <p class="p">When asserted, indicates a code group violation								detected on the received code group. Used along with <samp class="ph codeph">rx_disperr</samp> signal to differentiate								between code group violation and disparity errors. The following								encodings are defined for <samp class="ph codeph">rx_errdetect/rx_disperr</samp>: </p>							              <ul class="ul" id="nik1398706817870__ul_310409805F3B45C38D81E7B731EBE46C">								                <li class="li" id="nik1398706817870__li_60456D7CD1594C4DB6238F3B8E2E9D06">2'b00:									no error </li>								                <li class="li" id="nik1398706817870__li_3E94C3D9E18F48F89B069CE6952E2A18">2'b10:									code group violation </li>								                <li class="li" id="nik1398706817870__li_29766599E17B40DC979A2540E381C6F4">2'b11:									disparity error. <samp class="ph codeph">rx_errdetect</samp>									is a part of <samp class="ph codeph">rx_parallel_data</samp>.									For each 128-bit word, <samp class="ph codeph">rx_errdetect</samp> corresponds to <samp class="ph codeph">rx_parallel_data[9]</samp>. </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_disperr[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">Output </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">Synchronous to the clock driving the read side of								the FIFO (<samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>)</p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">When asserted, indicates a disparity							error on the received code group. <samp class="ph codeph">rx_disperr</samp> is a part of <samp class="ph codeph">rx_parallel_data</samp>. For each 128-bit word, <samp class="ph codeph">rx_disperr</samp> corresponds to <samp class="ph codeph">rx_parallel_data[11]</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_runningdisp[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">Output </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">							              <p class="p">Synchronous to the clock driving the read side of								the FIFO (<samp class="ph codeph">rx_coreclkin </samp> or <samp class="ph codeph">rx_clkout</samp>)</p>						            </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">When high, indicates that <samp class="ph codeph">rx_parallel_data</samp> was received with							negative disparity. When low, indicates that <samp class="ph codeph">rx_parallel_data</samp> was received with positive disparity.								<samp class="ph codeph">rx_runningdisp</samp> is a part of								<samp class="ph codeph">rx_parallel_data</samp>. For each 128 bit							word, <samp class="ph codeph">rx_runningdisp</samp> corresponds to								<samp class="ph codeph">rx_parallel_data[15]</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_patterndetect[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">Output </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">Asynchronous </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">When asserted, indicates that the							programmed word alignment pattern has been detected in the current word							boundary. <samp class="ph codeph">rx_patterndetect</samp> is a part							of <samp class="ph codeph">rx_parallel_data</samp>. For each 128-bit							word, <samp class="ph codeph">rx_patterndetect</samp> corresponds to								<samp class="ph codeph">rx_parallel_data[12]</samp>. </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d61897e855 " valign="top" width="24.324324324324326%">                     <samp class="ph codeph">rx_syncstatus[&lt;n&gt;&lt;w&gt;/&lt;s&gt;-1:0]</samp>						            </td>						            <td class="entry" headers="d61897e858 " valign="top" width="10.81081081081081%">Output </td>						            <td class="entry" headers="d61897e861 " valign="top" width="14.378378378378379%">Asynchronous </td>						            <td class="entry" headers="d61897e864 " valign="top" width="50.486486486486484%">When asserted, indicates that the							conditions required for synchronization are being met.<samp class="ph codeph"> rx_syncstatus</samp> is a part of <samp class="ph codeph">rx_parallel_data</samp>. For each 128-bit word,								<samp class="ph codeph">rx_syncstatus</samp> corresponds								to<samp class="ph codeph"> rx_parallel_data[10]</samp>. </td>					          </tr>				        </tbody>			      </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_65C00D6191734A608BF6124D137AA355" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 72. &nbsp;</span>Word Aligner and Bitslip </span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e1259" valign="top" width="25.210084033613445%">Name 			 </th> 			               <th class="entry" id="d61897e1262" valign="top" width="10.504201680672269%">Direction 			 </th> 			               <th class="entry" id="d61897e1265" valign="top" width="14.180672268907566%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e1268" valign="top" width="50.10504201680672%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1259 " valign="top" width="25.210084033613445%">                     <samp class="ph codeph">tx_std_bitslipboundarysel[5				  &lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1262 " valign="top" width="10.504201680672269%">Input 			 </td> 			               <td class="entry" headers="d61897e1265 " valign="top" width="14.180672268907566%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1268 " valign="top" width="50.10504201680672%"> 				                 <p class="p">Bitslip boundary selection signal. Specifies the number of bits				  that the TX bit slipper must slip. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1259 " valign="top" width="25.210084033613445%">                     <samp class="ph codeph">rx_std_bitslipboundarysel[5				  &lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1262 " valign="top" width="10.504201680672269%">Output 			 </td> 			               <td class="entry" headers="d61897e1265 " valign="top" width="14.180672268907566%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1268 " valign="top" width="50.10504201680672%"> 				                 <p class="p">This port is used in deterministic latency word aligner mode.								This								port reports the number of bits that the RX block slipped. This port								values should be taken into consideration in either Deterministic								Latency Mode or Manual Mode of Word Aligner.</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1259 " valign="top" width="25.210084033613445%">                     <samp class="ph codeph">rx_std_wa_patternalign[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1262 " valign="top" width="10.504201680672269%">Input 			 </td> 			               <td class="entry" headers="d61897e1265 " valign="top" width="14.180672268907566%"> 				                 <p class="p">Synchronous to <samp class="ph codeph">rx_clkout</samp>                     </p> 			               </td> 			               <td class="entry" headers="d61897e1268 " valign="top" width="50.10504201680672%"> 				                 <p class="p">Active when you place the word aligner in manual mode. In manual mode, you								align words by asserting <samp class="ph codeph">rx_std_wa_patternalign</samp>. When the PCS-PMA Interface								width is 10 bits, <samp class="ph codeph">rx_std_wa_patternalign</samp> is level sensitive. For all the								other PCS-PMA Interface widths, <samp class="ph codeph">rx_std_wa_patternalign</samp> is positive edge sensitive. </p>                     <p class="p">You can use this port  only when the word aligner is configured in manual or deterministic latency mode.</p>                     <p class="p">When the word aligner is in manual mode, and the PCS-PMA interface width is 10 bits, this is a level sensitive signal. In this case, the word aligner monitors the input data for the word alignment pattern, and updates the word boundary when it finds the alignment pattern.</p>                     <p class="p">For all other PCS-PMA interface widths, this signal is edge sensitive.This signal is internally synchronized inside the PCS using the PCS parallel clock and should be asserted for at least 2 clock cycles to allow synchronization.</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1259 " valign="top" width="25.210084033613445%">                     <samp class="ph codeph">rx_std_wa_a1a2size[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1262 " valign="top" width="10.504201680672269%">Input 			 </td> 			               <td class="entry" headers="d61897e1265 " valign="top" width="14.180672268907566%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1268 " valign="top" width="50.10504201680672%"> 				                 <p class="p">Used for the SONET protocol. Assert when the A1 and A2 framing				  bytes must be detected. A1 and A2 are SONET backplane bytes and are only used				  when the PMA data width is 8 bits. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1259 " valign="top" width="25.210084033613445%">                     <samp class="ph codeph">rx_bitslip[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1262 " valign="top" width="10.504201680672269%">Input 			 </td> 			               <td class="entry" headers="d61897e1265 " valign="top" width="14.180672268907566%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1268 " valign="top" width="50.10504201680672%"> 				                 <p class="p">Used when word aligner mode is bitslip mode. When the Word				  Aligner is in either Manual (PLD controlled), Synchronous State Machine or				  Deterministic Latency ,the<samp class="ph codeph"> rx_bitslip signal</samp> is not valid and				  should be tied to 0. For every rising edge of the 				  <samp class="ph codeph">rx_std_bitslip</samp> signal, the word boundary is				  shifted by 1 bit. Each bitslip removes the earliest received bit from the				  received data. 				</p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706817870__table_BD8FE5A943E54676815DB18D5E2503EA" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 73. &nbsp;</span>Bit Reversal and Polarity Inversion</span></span></caption>                                                            <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d61897e1445" valign="top" width="25.531914893617024%">Name 			 </th> 			               <th class="entry" id="d61897e1448" valign="top" width="10.638297872340425%">Direction 			 </th> 			               <th class="entry" id="d61897e1451" valign="top" width="14.184397163120568%">Clock Domain 			 </th> 			               <th class="entry" id="d61897e1454" valign="top" width="49.645390070921984%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1445 " valign="top" width="25.531914893617024%">                     <samp class="ph codeph">rx_std_byterev_ena[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1448 " valign="top" width="10.638297872340425%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e1451 " valign="top" width="14.184397163120568%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1454 " valign="top" width="49.645390070921984%"> 				                 <p class="p">This control signal is available when the PMA width is 16 or 20				  bits. When asserted, enables byte reversal on the RX interface. Used if the MSB				  and LSB of the transmitted data are erroneously swapped. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1445 " valign="top" width="25.531914893617024%">                     <samp class="ph codeph">rx_std_bitrev_ena[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1448 " valign="top" width="10.638297872340425%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e1451 " valign="top" width="14.184397163120568%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1454 " valign="top" width="49.645390070921984%"> 				                 <p class="p">When asserted, enables bit reversal on the RX interface. Bit order may be								reversed if external transmission circuitry transmits the most								significant bit first. When enabled, the receive circuitry receives								all words in the reverse order. The bit reversal circuitry operates								on the output of the word aligner. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1445 " valign="top" width="25.531914893617024%">                     <samp class="ph codeph">tx_polinv[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1448 " valign="top" width="10.638297872340425%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e1451 " valign="top" width="14.184397163120568%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1454 " valign="top" width="49.645390070921984%"> 				                 <p class="p">When asserted, the TX polarity bit is inverted. Only active when				  TX bit polarity inversion is enabled. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d61897e1445 " valign="top" width="25.531914893617024%">                     <samp class="ph codeph">rx_polinv[&lt;n&gt;-1:0]</samp> 			               </td> 			               <td class="entry" headers="d61897e1448 " valign="top" width="10.638297872340425%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d61897e1451 " valign="top" width="14.184397163120568%"> 				                 <p class="p">Asynchronous 				</p> 			               </td> 			               <td class="entry" headers="d61897e1454 " valign="top" width="49.645390070921984%"> 				                 <p class="p">When asserted, the RX polarity bit is inverted. Only active when				  RX bit polarity inversion is enabled. 				</p> 			               </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d61897e1445 " valign="top" width="25.531914893617024%">                     <samp class="ph codeph">rx_std_signaldetect[&lt;n&gt;-1:0]</samp>                  </td>                  <td class="entry" headers="d61897e1448 " valign="top" width="10.638297872340425%">                     <p class="p">Output 				</p>                  </td>                  <td class="entry" headers="d61897e1451 " valign="top" width="14.184397163120568%">                     <p class="p">Asynchronous 				</p>                  </td>                  <td class="entry" headers="d61897e1454 " valign="top" width="49.645390070921984%">                     <p class="p">When enabled, the signal threshold detection circuitry senses whether the signal								level present at the RX input buffer is above the signal detect								threshold voltage. You can specify the signal detect threshold using								a Quartus Prime Settings File (.qsf) assignment. This signal is								required for the PCI Express*, SATA and SAS protocols. </p>                  </td>               </tr> 		          </tbody> 	        </table></div> 	    </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707029992">ATX PLL IP Core</a></div><div><a class="link" href="#nik1398707034712">CMU PLL IP Core</a></div><div><a class="link" href="#nik1398707032259">fPLL IP Core</a></div><div><a class="link" href="#nik1398707191068" title="You can define parameters for IP cores by using the IP core-specific parameter editor.">Ports and Parameters</a></div><div><a class="link" href="#nik1398707084311" title="This section describes the top-level signals for the Transceiver PHY Reset Controller IP core.">Transceiver PHY Reset Controller Interfaces</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706820824">
          <h1>
          
            IP Core File Locations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706820824__section_5D71D3D4AFE94FE58E3C54F0E30EE920"> 		       <p class="p">When you generate your Transceiver Native PHY IP, the  Quartus<sup>Â®</sup> Prime software generates the HDL files that define				your instance of the IP. In addition, the Quartus Prime software generates an				example Tcl script to compile and simulate your design in the ModelSim*  simulator. It			also generates simulation scripts for Synopsys* VCS, Aldec* Active-HDL, Aldec			Riviera-Pro, and Cadence* Incisive Enterprise.</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706820824__fig_30B8C0FACF264E69BDB685594807CA16"><span class="figcap"><span class="enumeration fig-enumeration">Figure 26.&nbsp;</span>Directory Structure for Generated Files</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1401079138248.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div> 	     <div class="section" id="nik1398706820824__section_C7520E27A9DD45B793A14EDCB5373093"> 		       <p class="p">The following table describes the directories and the most important		  files for the parameterized Transceiver Native PHY IP core and the simulation		  environment. These files are in clear text. 		</p> 	     </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706820824__table_22D402C10A854627BE20A9340AF9C80B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 74. &nbsp;</span>Transceiver Native PHY Files and Directories</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d65831e209" valign="top" width="NaN%"> 				                 <strong class="ph b"> File Name 				</strong> 			               </th> 			               <th class="entry" id="d65831e215" valign="top" width="NaN%"> 				                 <strong class="ph b">Description 				</strong> 			               </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt; 				</em> 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> The top-level project directory. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;your_ip_name&gt; 				</em> 				                 <strong class="ph b">.v 				</strong> or 				<strong class="ph b"> .vhd 				</strong> 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> The top-level design file. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;your_ip_name&gt; 				</em> 				                 <strong class="ph b">.qip 				</strong> 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> A list of all files necessary for Quartus Prime compilation. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;your_ip_name&gt; 				</em> 				                 <strong class="ph b">.bsf 				</strong> 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> A Block Symbol File (.bsf) for your Transceiver Native PHY				instance. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/&lt;your_ip_name&gt;/ 				</em> 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> The directory that stores the HDL files that define the Transceiver Native PHY IP. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/sim</em> 				 				 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> The simulation directory. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/sim/<strong class="ph b">aldec</strong> 				                 </em> 				 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> Simulation files for Riviera-PRO simulation tools. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/sim/<strong class="ph b">cadence 				</strong>                     </em> 				 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> Simulation files for Cadence simulation tools. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/sim/<strong class="ph b">mentor 				</strong>                     </em> 				 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> Simulation files for Mentor simulation tools. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d65831e209 " valign="top" width="NaN%"> 				                 <em class="ph i">&lt;project_dir&gt;/sim/<strong class="ph b">synopsys 				</strong>                     </em> 				 			               </td> 			               <td class="entry" headers="d65831e215 " valign="top" width="NaN%"> Simulation files for Synopsys simulation tools. 			 </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d65831e209 " valign="top" width="NaN%">                     <em class="ph i">&lt;project_dir&gt;/synth</em> 				 			               </td>                  <td class="entry" headers="d65831e215 " valign="top" width="NaN%">The directory that stores files used for synthesis.</td>               </tr> 		          </tbody> 	        </table></div> 	     <div class="section" id="nik1398706820824__section_FC2780CFEDC745039E31E5D8AEAD7332"> 		       <p class="p">The Verilog and VHDL Transceiver Native PHY IP cores have been tested		  with the following simulators: 		</p> 		       <ul class="ul" id="nik1398706820824__ul_80CAFE194F2840DCBE5F1FE62C7774BE"> 		          <li class="li" id="nik1398706820824__li_F9377BFB43CB4A65BE0E3511038E1EAE">ModelSim SE 		  </li> 		          <li class="li" id="nik1398706820824__li_37EB7B0518F44B6F8FAD60974924AFC7">Synopsys VCS MX 		  </li> 		          <li class="li" id="nik1398706820824__li_DC36A869F163463F83D02D7E7EBE5E04">Cadence NCSim 		  </li> 		       </ul> 		       <p class="p">If you select VHDL for your transceiver PHY, only the wrapper generated by the				Quartus Prime software is in VHDL. All the underlying files are written in Verilog				or SystemVerilog. To enable simulation using a VHDL-only ModelSim license, the				underlying Verilog and SystemVerilog files for the Transceiver Native PHY IP are				encrypted so that they can be used with the top-level VHDL wrapper without using a				mixed-language simulator. </p> 		       <p class="p">For more information about simulating with ModelSim, refer to the <cite class="cite">Mentor Graphics ModelSim and QuestaSim Support </cite>chapter in				volume 3 of the <cite class="cite">Quartus Prime Handbook</cite>. </p> 		       <p class="p">The Transceiver Native PHY IP cores do not support the NativeLink feature in				the Quartus Prime software. </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707014356" title="Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime software supports register transfer level (RTL) and gate-level simulation in both ModelSim - Intel FPGA Edition and third-party simulators. You run simulations using your Quartus Prime project files.">Simulating the Transceiver Native PHY IP Core</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/mwh1410385117325.html#mwh1410383443743" target="_blank">Mentor Graphics ModelSim and QuestaSim Support </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="xds1469805498685">
          <h1>
          
            Unused Transceiver RX Channels 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">To prevent performance degradation of unused transceiver RX channels over			time, the following assignments must be added to an <span class="keyword">               Arria<sup>Â®</sup> 10 </span> device QSF. You can either use a global assignment or			per-pin assignments.</span>  </div>		    <div class="section" id="xds1469805498685__section_N1001D_N1001A_N10001">         <p class="p">            <samp class="ph codeph">set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON</samp>         </p> or <p class="p">            <samp class="ph codeph">set_instance_assignment -name					PRESERVE_UNUSED_XCVR_CHANNEL ON -to					&lt;pin_name					(U34, for				example)&gt;</samp>         </p>         <p class="p">An example of a <samp class="ph codeph">&lt;pin_name&gt;</samp> is				U34, not PIN_U34.</p>         <p class="p">When you perform this				procedure, the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software instantiates the				clock data recovery (CDR) PLL corresponding to each unused receiver channel. The CDR				uses <samp class="ph codeph">CLKUSR</samp> as reference clock and is configured to				run at 1 Gbps. To use <samp class="ph codeph">CLKUSR</samp> as reference clock,				the pin must be assigned a 100- to 125 MHz clock. When you implement these				assignments, it causes a power consumption increase per receiver channel. Please				contact your local support center for details.</p>      </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#dri1470844801638">Unused/Idle Clock Line Requirements</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jyb1490397447996">
          <h1>
          
            Unsupported Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">Native PHY should not be included in QXP.</span>  </div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706823111">
          <h1>
          
            Interlaken 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Interlaken is a scalable, channelized chip-to-chip interconnect		protocol. 	 </p> 	     <p class="p">The key advantages of Interlaken are scalability and low I/O count		compared to earlier protocols such as SPI 4.2. Other key features include flow		control, low overhead framing, and extensive integrity checking. Interlaken		operates on 64-bit data words and 3 control bits, which are striped round-robin		across the lanes. The protocol accepts packets on 256 logical channels and is		expandable to accommodate up to 65,536 logical channels. Packets are split into		small bursts that can optionally be interleaved. The burst semantics include		integrity checking and per logical channel flow control. 	 </p> 	     <p class="p">The Interlaken interface is supported with 1 to 48 lanes running at data rates			up to 12.5 Gbps per lane on Arria 10 devices. Interlaken is implemented using the			Enhanced PCS. The Enhanced PCS has demonstrated interoperability with Interlaken ASSP			vendors and third-party IP suppliers. </p>		    <p class="p">Arria 10 devices provide three preset variations for Interlaken in the Arria 10			Transceiver Native PHY IP Parameter Editor: </p>		    <ul class="ul" id="nik1398706823111__ul_tqd_jnd_pr">			      <li class="li">Interlaken 10x12.5 Gbps</li>			      <li class="li">Interlaken 1x6.25 Gbps</li>			      <li class="li">Interlaken 6x10.3 Gbps</li>		    </ul>		    <p class="p">Depending on the line rate, the enhanced PCS can use a PMA to PCS interface			width of 32, 40, or 64 bits.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706823111__fig_B13B22267DA043C2B25A3371BB280D39"><span class="figcap"><span class="enumeration fig-enumeration">Figure 27.&nbsp;</span>Transceiver Channel Datapath and Clocking for Interlaken</span><span class="desc figdesc">This figure assumes the serial data rate is 12.5 Gbps and the PMA width is 40				bits. </span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706823111__image_4905B29EA98645D2A2D5A66FD7BD8658" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706821744.svg" type="image/svg+xml" width="672"></embed></div><br xmlns=""> 	     </div></div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.interlakenalliance.com/" target="_blank"> Interlaken Protocol Definition v1.2 </a></div><div><a class="link" href="http://www.interlakenalliance.com/" target="_blank">Interlaken Look-Aside Protocol Definition, v1.1 </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706827285">
          <h1>
          
            Metaframe Format and Framing Layer Control Word 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706827285__section_D7FF2FA33A2E46518BE4EF0FBD2AF615"> 		       <p class="p">The Enhanced PCS supports programmable metaframe lengths from 5 to 8192 words.				However, for stability and performance, <span class="keyword">Intel</span> recommends				you set the frame length to no less than 128 words. In simulation, use a smaller				metaframe length to reduce simulation times. The payload of a metaframe could be				pure data payload and a Burst/Idle control word from the MAC layer. </p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706827285__fig_N10022_N10012_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 28.&nbsp;</span>Framing Layer Metaframe Format</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706823532.svg" type="image/svg+xml"></embed>         </div></div> 		       <p class="p">The framing control words include: 		</p> 		       <ul class="ul" id="nik1398706827285__ul_FEE7BA2D301F4E85AA74FECE3DEA240A"> 		          <li class="li" id="nik1398706827285__li_10CD274A38B9443780B7860F4F050C70">Synchronization (SYNC)âfor			 frame delineation and lane alignment (deskew) 		  </li> 		          <li class="li" id="nik1398706827285__li_72AB5962D78C4532AB5503DDC88F39CD">Scrambler State (SCRM)âto			 synchronize the scrambler 		  </li> 		          <li class="li" id="nik1398706827285__li_E131386C4D9C44ACADE3F6FFD2944FF4">Skip (SKIP)âfor clock			 compensation in a repeater 		  </li> 		          <li class="li" id="nik1398706827285__li_2DC2CE3DD17D487C8B1C6D8F7C695E12">Diagnostic (DIAG)âprovides			 per-lane error check and optional status message 		  </li> 		       </ul> 		       <p class="p">To form a metaframe, the Enhanced PCS frame generator inserts the		  framing control words and encapsulates the control and data words read from the		  TX FIFO as the metaframe payload. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706827285__fig_N10076_N10012_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 29.&nbsp;</span>Interlaken Synchronization and Scrambler State Words			 Format</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706824379.svg" type="image/svg+xml"></embed>         </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706827285__fig_N1006B_N10012_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 30.&nbsp;</span>Interlaken Skip Word Format</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706825211.svg" type="image/svg+xml"></embed>         </div></div> 		       <p class="p">The DIAG word is comprised of a status field and a CRC-32 field. The		  2-bit status is defined by the Interlaken specification as: 		</p> 		       <ul class="ul" id="nik1398706827285__ul_F158415F2A7C4CD4808682F378E87D32"> 		          <li class="li" id="nik1398706827285__li_096BD9B26C594C3980AD6ACEE69B6685">Bit 1 (Bit 33): Lane			 health 			 <ul class="ul" id="nik1398706827285__ul_CF420A0B932649578148182F00B50269"> 				              <li class="li" id="nik1398706827285__li_EDF508C9573E4324967A2193E97D6F69">1: Lane is healthy 				</li> 				              <li class="li" id="nik1398706827285__li_25AAA1C9970E43DCB31A7407062D9E6F">0: Lane is not healthy				  				</li> 			            </ul> 		          </li> 		          <li class="li" id="nik1398706827285__li_0B4BF9244F224D4CA9C3B3E9723FB0C0">Bit 0 (Bit 32): Link			 health 			 <ul class="ul" id="nik1398706827285__ul_FB31F03FF53A4052A328683EC31FF5C6"> 				              <li class="li" id="nik1398706827285__li_7AF3A40C413741F88AE3F03ED5488FD6">1: Link is healthy 				</li> 				              <li class="li" id="nik1398706827285__li_356EB3EDA2294DFC863ECB3A83C04490">0: Link is not healthy				  				</li> 			            </ul> 		          </li> 		       </ul> 		       <p class="p">The 		  <samp class="ph codeph">tx_enh_frame_diag_status[1:0]</samp> input from the FPGA		  fabric is inserted into the Status field each time a DIAG word is created by		  the framing generator. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706827285__fig_N100C7_N10012_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 31.&nbsp;</span>Interlaken Diagnostic Word</span><div class="figbody"> 	                       <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706826120.svg" type="image/svg+xml"></embed>         </div></div>      </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706827769">
          <h1>
          
            Interlaken Configuration Clocking and Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706827769__section_5E5BDFA8DD0C484998FD243B82716AFD"> 		       <p class="p">The Arria 10 Interlaken PHY layer solution is scalable and has flexible data				rates. You can implement a single lane link or bond up to 48 lanes together. You can				choose a lane data rate up to 17.4 Gbps for GX devices and 25.8 Gbps for GT devices.				You can also choose between different reference clock frequencies, depending on the				PLL used to clock the transceiver. Refer to the <cite class="cite">Arria 10 Device					Datasheet</cite> for the minimum and maximum data rates that Arria 10				transceivers can support at different speed grades. </p> 		       <p class="p"> You can use an ATX PLL or fPLL to provide the clock for the transmit channel.				An ATX PLL has better jitter performance compared to an fPLL. You can use the CMU				PLL to clock only the non-bonded Interlaken transmit channels. However, if you use				the CMU PLL, you lose one RX transceiver channel. </p> 		       <p class="p">For the multi-lane Interlaken interface, TX channels are usually bonded together				to minimize the transmit skew between all bonded channels. Currently, xN bonding and				PLL feedback compensation bonding schemes are available to support a multi-lane				Interlaken implementation. If the system tolerates higher channel-to-channel skew,				you can choose to not bond the TX channels. </p> 		       <p class="p">To implement bonded multi-channel Interlaken, all channels must be		  placed contiguously. The channels may all be placed in one bank (if not greater		  than six lanes) or they may span several banks. 		</p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706829009">
          <h1>
          
            xN Clock Bonding Scenario 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706829009__section_CFFE64B2CD0744839D862055681334AE"> 		       <p class="p">The following figure shows a xN bonding example supporting 10 lanes.		  Each lane is running at 12.5 Gbps. The first six TX channels reside in one		  transceiver bank and the other four TX channels reside in the adjacent		  transceiver bank. The ATX PLL provides the serial clock to the master CGB. The		  CGB then provides parallel and serial clocks to all of the TX channels inside		  the same bank and other banks through the xN clock network. 		</p> 		       <p class="p">Because of xN clock network skew, the maximum achievable data rate		  decreases when TX channels span several transceiver banks. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706829009__fig_A68BF7DC89C44721AC685E6A722C8204"><span class="figcap"><span class="enumeration fig-enumeration">Figure 32.&nbsp;</span>10X12.5 Gbps xN Bonding</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706829009__image_AC9972BC006D470987D4AB3101AD1320" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706828128.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707061265" title="For detailed information on xN bonding limitations">Implementing x6/xN Bonding Mode</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706830481">
          <h1>
          
            TX Multi-Lane Bonding and RX Multi-Lane Deskew Alignment State Machine 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706830481__section_28A1CA58D57E4C4CA9D5CCF6C07D2F89"> 		       <p class="p">The Interlaken configuration sets the enhanced PCS TX and RX FIFOs in Interlaken				elastic buffer mode. In this mode of operation, TX and RX FIFO control and status				port signals are provided to the FPGA fabric. Connect these signals to the MAC layer				as required by the protocol. Based on these FIFO status and control signals, you can				implement the multi-lane deskew alignment state machine in the FPGA fabric to				control the transceiver RX FIFO block. </p>			      <div class="note note" id="nik1398706830481__note_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> You must also implement the soft bonding logic to control the transceiver TX FIFO				block. </div> 	     </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706833535">
          <h1>
          
            TX FIFO Soft Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706833535__section_302C77686F564509BBF8E7934EDDAEC0"> 		       <p class="p">The MAC layer logic and TX soft bonding logic control the writing of the				Interlaken word to the TX FIFO with <samp class="ph codeph">tx_enh_data_valid</samp> (functions as a TX FIFO write enable) by monitoring				the TX FIFO flags					(<samp class="ph codeph">tx_fifo_full</samp>,					<samp class="ph codeph">tx_fifo_pfull</samp>, <samp class="ph codeph">tx_fifo_empty</samp>,					<samp class="ph codeph">tx_fifo_pempty</samp>, 												and so forth). On the TX FIFO read side, a read enable is controlled by the frame				generator. If <samp class="ph codeph">tx_enh_frame_burst_en</samp> is asserted				high, the frame generator reads data from the TX FIFO. </p> 		       <p class="p">A TX FIFO pre-fill stage must be implemented to perform the TX channel		  soft bonding. The following figure shows the state of the pre-fill process. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706833535__fig_B961B8C0AAD946C9A40F0C1E32D866D6"><span class="figcap"><span class="enumeration fig-enumeration">Figure 33.&nbsp;</span>TX Soft Bonding Flow</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706833535__image_B75117E990834EAFB689EC075756819A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706830793.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <p class="p">The following figure shows that after deasserting <samp class="ph codeph">tx_digitalreset</samp>, TX soft bonding logic starts filling		  the TX FIFO until all lanes are full. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706833535__fig_75390193A1994A2A9C01DFEB86825DDB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 34.&nbsp;</span>TX FIFO Pre-fill (6-lane Interface)</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706833535__image_jhp_kg5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jca1477424663039.svg" type="image/svg+xml"></embed>			      </div></div> 		       <p class="p">After the TX FIFO pre-fill stage completes, the transmit lanes synchronize and the MAC layer begins to send valid data to the		  transceiverâs TX FIFO. You must never allow the TX FIFO to overflow or		  underflow. If it does, you must reset the transceiver and repeat the TX FIFO		  pre-fill stage. 		</p> 		       <p class="p">For a single lane Interlaken implementation, TX FIFO soft bonding is		  not required. You can begin sending an Interlaken word to the TX FIFO after <samp class="ph codeph">tx_digitalreset</samp> deasserts. 		</p> 		       <p class="p">The following figure shows the MAC layer sending valid data to the		  Native PHY after the pre-fill stage. 		  <samp class="ph codeph">tx_enh_frame_burst_en</samp> is asserted, allowing the frame		  generator to read data from the TX FIFO. The TX MAC layer can now control 		  <samp class="ph codeph">tx_enh_data_valid</samp> and write data to the TX FIFO based		  on the FIFO status signals. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706833535__fig_C8379185E5E944D4AC46795251A6AC0A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 35.&nbsp;</span>MAC Sending Valid Data (6-lane Interface)</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706833535__image_pjl_5g5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mkl1477424805896.svg" type="image/svg+xml"></embed>			      </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706836086">
          <h1>
          
            RX Multi-lane FIFO Deskew State Machine 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706836086__section_E1EB00A95B1D4ECE86F5F3CD7EBF3115"> 		       <p class="p">Add deskew logic at the receiver side to eliminate the		  lane-to-lane skew created at the transmitter of the link partner, PCB, medium,		  and local receiver PMA. 		</p> 		       <p class="p">Implement a multi-lane alignment deskew state machine to		  control the RX FIFO operation based on available RX FIFO status flags and		  control signals. 		</p> 		 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706836086__fig_BFE62C364329411AA76E13B33A394992"><span class="figcap"><span class="enumeration fig-enumeration">Figure 36.&nbsp;</span>State Flow of the RX FIFO Deskew</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706836086__image_DF85B5883890474297DE91B3C94D3530" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706833971.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <p class="p"> Each lane's 		  <samp class="ph codeph">rx_enh_fifo_rd_en</samp> should remain deasserted before the		  RX FIFO deskew is completed. After frame lock is achieved (indicated by the		  assertion of 		  <samp class="ph codeph">rx_enh_frame_lock</samp>; this signal is not shown in the		  above state flow), data is written into the RX FIFO after the first alignment		  word (SYNC word) is found on that channel. Accordingly, the RX FIFO partially		  empty flag (<samp class="ph codeph">rx_enh_fifo_pempty</samp>) of that channel is asserted.		  The state machine monitors the 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> and 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> signals of all channels. If the 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> signals from all channels deassert		  before any channels 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> assert, which implies the SYNC word		  has been found on all lanes of the link, the MAC layer can start reading from		  all the RX FIFO by asserting 		  <samp class="ph codeph">rx_enh_fifo_rd_en</samp> simultaneously. Otherwise, if the 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> signal of any channel asserts high		  before the 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> signals deassertion on all		  channels, the state machine needs to flush the RX FIFO by asserting 		  <samp class="ph codeph">rx_enh_fifo_align_clr</samp> high for 4 cycles and repeating		  the soft deskew process. 		</p> 		       <p class="p">The following figure shows one RX deskew scenario. In this scenario,		  all of the RX FIFO partially empty lanes are deasserted while the pfull lanes		  are still deasserted. This indicates the deskew is successful and the FPGA		  fabric starts reading data from the RX FIFO. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706836086__fig_8B87223DE4014BC5B57A52E8975D3271"><span class="figcap"><span class="enumeration fig-enumeration">Figure 37.&nbsp;</span>RX FIFO Deskew</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398706836086__image_B996F772DA414933897C9F75B5434C13" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706835131.svg" type="image/svg+xml" width="624"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706841402">
          <h1>
          
            How to Implement Interlaken in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398706841402__prereq_43AB4234DEC348838752006B18AD7684"> 		       <p class="p"> You should be familiar with the Interlaken protocol, Enhanced PCS and		  PMA architecture, PLL architecture, and the reset controller before		  implementing the Interlaken protocol PHY layer. 		</p>			      <p class="p">Arria 10 devices provide three preset variations for Interlaken in the IP Parameter				Editor: </p>			      <ul class="ul" id="nik1398706841402__ul_tqd_jnd_pr">				        <li class="li">Interlaken 10x12.5 Gbps</li>				        <li class="li">Interlaken 1x6.25 Gbps</li>				        <li class="li">Interlaken 6x10.3 Gbps</li>			      </ul> 	     </div> 	     <ol class="ol steps" id="nik1398706841402__steps_CCED9DBCC1834F899565E5E69AE0054B"><li class="li step stepexpand" id="nik1398706841402__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate					the <strong class="ph b">Arria 10 Transceiver Native PHY					IP</strong>					from the IP Catalog (<span class="ph menucascade"><span class="ph uicontrol">Installed IP</span> &gt; <span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Interface Protocols</span> &gt; <span class="ph uicontrol">Transceiver PHY</span> &gt; <span class="ph uicontrol">Arria 10 Transceiver Native PHY</span></span>).</span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>			 for more details. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_7CBAF0A651B649729ADCD92205B7DC5C">            <span class="ph cmd"> Select 			 <strong class="ph b">Interlaken</strong> from the 			 <strong class="ph b">Transceiver configuration rules</strong> list located under 			 <strong class="ph b">Datapath Options</strong>, depending on which protocol you are implementing.</span> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_CF58E7D197FD42CBB3B3F7060CF4B925">            <span class="ph cmd">Use the parameter			 values in the tables in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706836649" title="This section contains the recommended parameter values for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Transceiver Native PHY IP Parameters for Interlaken				Transceiver Configuration Rules</a>. Or you can use			 the protocol presets described in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. You can then			 modify the settings to meet your specific requirements.</span> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_3A9C371770A04C61A057CEF7DC6AEF8D">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate</strong> to generate the Native PHY IP (this is your RTL			 file).</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706841402__fig_0EA51E8ED85B45AC85621C8B15D84FD4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 38.&nbsp;</span>Signals and Ports of Native PHY IP for							Interlaken</span><div class="figbody">						            						            <embed xmlns="" class="image doc-portal-img" id="nik1398706841402__image_xh4_bsn_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/lgm1477346817353.svg" type="image/svg+xml"></embed>					          </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_C138B71DA68E4EAB85D4A8D66025B66C">            <span class="ph cmd"> Configure and instantiate your PLL.</span> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_275D1BD157494DB9A25131EE7848430E">            <span class="ph cmd">Create a transceiver reset controller. You can use your own reset controller or					use the					Transceiver					PHY Reset Controller.</span> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_F15FDE833D9F480B8FBDD81C3C042596">            <span class="ph cmd">Implement a TX soft			 bonding logic and an RX multi-lane alignment deskew state machine using fabric			 logic resources for multi-lane Interlaken implementation.</span> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_4FD45FB3F027448F9E9EFC4DD9B19610">            <span class="ph cmd"> Connect the Native			 PHY IP to the PLL IP and the reset controller. 		  </span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706841402__fig_90D005126FF642D9A77B3B353D86C2FC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 39.&nbsp;</span>Connection Guidelines for an Interlaken PHY							Design</span><span class="desc figdesc">							              <p xmlns="" class="p">This figure shows the connection of all these blocks								in the Interlaken PHY design example available on the <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA Wiki								website. </p>							              <p xmlns="" class="p">For the blue blocks, <span class="keyword">Intel</span> provides an IP core. The gray blocks use								the TX soft bonding logic that is included in the design example.								The white blocks are your test logic or MAC layer logic. </p>						            </span><div class="figbody">						            						            						            <embed xmlns="" class="image doc-portal-img" id="nik1398706841402__image_wv2_nrn_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jnh1477346541821.svg" type="image/svg+xml"></embed>					          </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706841402__step_DD5F351DED86478DAF2EAEF2D1BFE001">            <span class="ph cmd"> Simulate your			 design to verify its functionality.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706841402__fig_91FA04F756E94CB696F447D7679C439E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 40.&nbsp;</span> 24 Lanes Bonded Interlaken Link, TX							Direction</span><span class="desc figdesc"> To show more details, three different time segments							are shown with the same zoom level. </span><div class="figbody">						            						            						            <embed xmlns="" class="image doc-portal-img" id="nik1398706841402__image_qxn_5rn_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/bou1477346644104.svg" type="image/svg+xml"></embed>						            <p xmlns="" class="p">24 lanes bonded Interlaken link, TX direction </p>					          </div></div> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706841402__fig_F472A4416E32443F96D191483FEAEAC4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 41.&nbsp;</span> 24 Lanes Bonded Interlaken Link, RX							Direction</span><span class="desc figdesc"> To show more details, three different time segments							are shown with different zoom level. </span><div class="figbody">						            						            						            <embed xmlns="" class="image doc-portal-img" id="nik1398706841402__image_vyd_xrn_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jli1477346736986.svg" type="image/svg+xml"></embed>					          </div></div> 		          </div> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262" title="For more information about Enhanced PCS architecture">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706815424" title="For detailed information about the available ports in the Interlaken protocol">Enhanced PCS Ports</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706841870">
          <h1>
          
            Design Example 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">	     <div class="section" id="nik1398706841870__section_618FCCB1878A4A808098DA4BD93D63F2">		       <p class="p">            <span class="keyword">Intel</span> provides a PHY layer-only design example to help				you integrate an Interlaken PHY into your complete design. </p>		       <p class="p">The TX soft bonding logic is included in the design example. <span class="keyword">Intel</span> recommends that you integrate this module into your				design. </p>		       <p class="p">The 		  <cite class="cite">Interlaken Design Example</cite> is available on the Arria 10		  Transceiver PHY Design Examples Wiki page. 		</p>		       <div class="note note" id="nik1398706841870__note_N1002B_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The design examples on the Wiki page provide useful guidance for		  developing your own designs, but they are not guaranteed by <span class="keyword">               Intel<sup>Â®</sup>            </span>. Use them		  with caution. 		</div> 	     </div>  </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples" target="_blank">Interlaken Design Example 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706836649">
          <h1>
          
            Native PHY IP Parameter Settings for Interlaken 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	     <div class="body refbody"><div class="abstract">		     <span class="shortdesc">This section contains the recommended parameter values for this			protocol. Refer to <span class="ph">            <cite class="cite">Using the Arria 10					Transceiver Native PHY IP Core</cite>         </span> for the full range of parameter			values.</span>	  </div> 	     <div class="section" id="nik1398706836649__section_B91FEC9B855647E184C85623A7ADBB73">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_1420E121BC14468A8169967588D8521B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 75. &nbsp;</span>General and Datapath Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e146" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e152" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Message level for rule										violations</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">error</span>								                </p>								                <p class="p">									                  <span class="ph uicontrol">warning</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Transceiver										configuration										rules</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Interlaken</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">                        <span class="ph uicontrol">PMA configuration								rules</span>                     </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">                        <span class="ph uicontrol">basic</span>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Transceiver										mode</span>                        </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX / RX										Duplex</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">TX Simplex</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">RX Simplex</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Number of data										channels</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">1</span> to										<span class="ph uicontrol">96</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Data rate</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Up to 17.4 Gbps for GX devices									</span>								                </p>																                <p class="p">(Depending on Enhanced PCS to PMA interface width									selection)</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable										datapath										and interface										reconfiguration</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable simplified data										interface</span>								                </p>							              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e146 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Provide separate										interface for each channel</span>								                </p>															              </td>							              <td class="entry" headers="d67932e152 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_1D358D3A5EAD45C5B97F1E31354D7A33" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 76. &nbsp;</span>TX PMA Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e397" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e403" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX channel bonding										mode</span>								                </p>							              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Not										bonded</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">PMA-only										bonding</span>                        </p>																                <p class="p">                           <span class="ph uicontrol">PMA and PCS										bonding</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">PCS TX channel bonding										master</span>								                </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">If										<span class="ph uicontrol">TX channel bonding										mode</span> is set to <span class="ph uicontrol">PMA										and PCS bonding</span>,									then:</p>																								                <p class="p">                           <span class="ph uicontrol">Auto</span>, <span class="ph uicontrol">0</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>,										<span class="ph uicontrol">3</span>									through [Number of data channels â 1]</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Actual PCS TX channel										bonding master</span>								                </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																								                <p class="p">If <span class="ph uicontrol">TX channel										bonding mode</span> is set to <span class="ph uicontrol">PMA and PCS bonding</span>, then:</p>								                <p class="p">									                  <span class="ph uicontrol">0</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">3</span>									through [Number of data channels â 1]</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX local clock										division factor</span>								                </p>							              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">								                <p class="p">If <span class="ph uicontrol">TX channel										bonding mode</span> is not bonded, then:</p>								                <p class="p">                           <span class="ph uicontrol">1</span>,										<span class="ph uicontrol">2</span>, <span class="ph uicontrol">4</span>, <span class="ph uicontrol">8</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Number of TX										PLL										clock										inputs										per channel</span>								                </p>							              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">								                <p class="p">If <span class="ph uicontrol">TX channel										bonding mode</span> is not bonded, then:</p>								                <p class="p">                           <span class="ph uicontrol">1</span>,										<span class="ph uicontrol">2</span>, <span class="ph uicontrol">3</span>, <span class="ph uicontrol">4</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Initial										TX PLL										clock										input selection</span>								                </p>							              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">0</span>                        </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable tx_pma_clkout										port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_div_clkout port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol"> tx_pma_div_clkout										division factor</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">								                <p class="p">When <span class="ph uicontrol">Enable										tx_pma_div_clkout port</span> is <span class="ph uicontrol">On</span>, then:</p>								                <p class="p">                           <span class="ph uicontrol">Disabled</span>,										<span class="ph uicontrol">1</span>,										<span class="ph uicontrol">2</span>,										<span class="ph uicontrol">33</span>,										<span class="ph uicontrol">40</span>,										<span class="ph uicontrol">66</span>                        </p>																															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_elecidle port</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_qpipullup port										(QPI)</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Off</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_qpipulldn port										(QPI)</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Off</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_txdetectrx port (QPI)</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Off</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										tx_pma_rxfound port (QPI)</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Off</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e397 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_seriallpbken port</span>                        </p>															              </td>							              <td class="entry" headers="d67932e403 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_2AAFD78CA369447B942334CC0099E6D4" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 77. &nbsp;</span>RX PMA Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e866" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e872" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Number of CDR										reference clocks</span>								                </p>							              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">1</span> to										<span class="ph uicontrol">5</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Selected CDR										reference clock</span>								                </p>							              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">0</span> to										<span class="ph uicontrol">4</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Selected CDR										reference clock frequency</span>								                </p>							              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																								                <p class="p">Select legal range defined by the Quartus Prime software</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">PPM detector										threshold</span>								                </p>							              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">100</span>,										<span class="ph uicontrol">300</span>, <span class="ph uicontrol">500</span>, <span class="ph uicontrol">1000</span>                        </p>																							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">CTLE adaptation										mode</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																								                <p class="p">                           <span class="ph uicontrol">manual</span>, </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">DFE adaptation										mode</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">adaptation										enabled</span>,									manual, disabled									</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Number of fixed dfe										taps</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																								                <p class="p">                           <span class="ph uicontrol">3</span>, <span class="ph uicontrol">7</span>,										<span class="ph uicontrol">11</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable rx_pma_clkout										port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_pma_div_clkout port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">rx_pma_div_clkout										division factor</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">When <span class="ph uicontrol">Enable										rx_pma_div_clkout port</span> is <span class="ph uicontrol">On</span>, then:</p>								                <p class="p">                           <span class="ph uicontrol">Disabled</span>,										<span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>, <span class="ph uicontrol">40</span>,										<span class="ph uicontrol">66</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_pma_clkslip port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_pma_qpipulldn port (QPI)</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Off</span>                        </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_is_lockedtodata port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_is_lockedtoref port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_set_locktodata and rx_set_locktoref ports</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable										rx_seriallpbken port</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e866 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable PRBS verifier										control and status ports</span>								                </p>															              </td>							              <td class="entry" headers="d67932e872 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_9943C67E102C46CB9A0AB79C53CD2454" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 78. &nbsp;</span>Enhanced PCS Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e1326" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e1332" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enhanced PCS										/										PMA interface width</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">32</span>,										<span class="ph uicontrol">40</span>, <span class="ph uicontrol">64</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">FPGA fabric										/										Enhanced PCS interface width</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">67</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable 'Enhanced										PCS' low latency mode</span>								                </p>															              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">																                <p class="p"> Allowed when the PMA interface width is 32 and preset variations for									data rate is 10.3125 Gbps or 6.25 Gbps; otherwise <span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable RX/TX FIFO										double-width mode</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX FIFO										mode</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Interlaken</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX FIFO partially										full threshold</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">8</span>									to										<span class="ph uicontrol">15</span>                        </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX FIFO partially										empty threshold</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">										1</span>									to <span class="ph uicontrol">8</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_fifo_full										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_fifo_pfull port									</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_fifo_empty										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_fifo_pempty										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">RX FIFO										mode</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Interlaken</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">RX FIFO partially										full threshold</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">from <span class="ph uicontrol">10</span>-<span class="ph uicontrol">29</span>									(no less than pempty_threshold+8) </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">RX FIFO partially										empty threshold</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">2</span> to <span class="ph uicontrol">10</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol"> Enable RX FIFO										alignment word deletion (Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable RX FIFO control word deletion										(Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable										rx_enh_data_valid										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_full										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_pfull										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_empty										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_pempty										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_del port										(10GBASE-R)</span>								                </p>															              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_insert port										(10GBASE-R)</span>								                </p>															              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_fifo_rd_en										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable										rx_enh_fifo_align_val port (Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1326 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable										rx_enh_fifo_align_clr port (Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e1332 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_3C113A2AEB4942C680960FEAFDD1A3FF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 79. &nbsp;</span>Interlaken Frame Generator Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e1964" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e1970" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable Interlaken frame										generator</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Frame generator metaframe										length</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">5</span> to <span class="ph uicontrol">8192</span> (<span class="keyword">Intel</span> recommends a minimum metaframe length									of 128)</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable										frame										generator										burst										control</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_frame port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_frame_diag_status										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e1964 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_frame_burst_en										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e1970 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_F9C9415EDE7F40F38DE43D0D625D0EAF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 80. &nbsp;</span>Interlaken Frame Synchronizer Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2132" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2138" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2132 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable Interlaken frame										synchronizer</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2138 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2132 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Frame synchronizer metaframe										length</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2138 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">5</span> to <span class="ph uicontrol">8192</span> (<span class="keyword">Intel</span> recommends a minimum metaframe length									of 128)</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2132 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_frame port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2138 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2132 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_frame_lock										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2138 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2132 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_frame_diag_status										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2138 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_FCE25CDE5C2244DC9419F1AF2FDB4449" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 81. &nbsp;</span>Interlaken CRC-32 Generator and Checker Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2283" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2289" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2283 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable Interlaken TX										CRC-32 generator</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2289 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2283 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable										Interlaken										TX CRC-32 generator error										insertion</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2289 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2283 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable Interlaken RX CRC-32										checker</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2289 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2283 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_crc32_err										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2289 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>									      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_C2CC617453164724BEBD3D5F2864941E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 82. &nbsp;</span>Scrambler and Descrambler Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2407" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2413" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2407 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable TX scrambler										(10GBASE-R / Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e2413 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2407 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">TX scrambler seed										(10GBASE-R / Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e2413 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">0x1</span> to <span class="ph uicontrol">0x3FFFFFFFFFFFFFF</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2407 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable RX										descrambler (10GBASE-R / Interlaken) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e2413 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_347E8563A83543CFAD18D34794D26A8B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 83. &nbsp;</span>Interlaken Disparity Generator and Checker					Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2507" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2513" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2507 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable Interlaken TX										disparity generator</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2513 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2507 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable Interlaken RX disparity										checker</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2513 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2507 " valign="top" width="50%">																                <p class="p">									                  <span class="ph uicontrol">Enable Interlaken TX random										disparity bit</span>								                </p>															              </td>							              <td class="entry" headers="d67932e2513 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_F48F0F5FD9974E02BD0F3BEA04A75CA4" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 84. &nbsp;</span>Block					Sync					Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2607" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2613" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2607 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable RX block										synchronizer</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2613 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2607 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_enh_blk_lock										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2613 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_2369771375FC40A1B8D11D452B5CAAC7" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 85. &nbsp;</span>Gearbox Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2686" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2692" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable TX data										bitslip</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable TX data										polarity inversion</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable RX data										bitslip</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable RX data										polarity inversion</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable tx_enh_bitslip										port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2686 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Enable rx_bitslip port</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2692 " valign="top" width="50%">								                <p class="p">									                  <span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>									      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_BA42831EEC4A47CB89F290F4B5A2E408" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 86. &nbsp;</span>Dynamic Reconfiguration Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e2854" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e2860" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable dynamic										reconfiguration</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Share										reconfiguration interface</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable										Altera										Debug Master										Endpoint</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol"> Separate reconfig_waitrequest from the										status of AVMM arbitration with PreSICE </span>								                </p>															              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable capability										registers</span>								                </p>							              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Set user-defined IP										identifier:</span>								                </p>															              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">0</span> to										<span class="ph uicontrol">255</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable control and										status registers</span>								                </p>															              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e2854 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">Enable prbs soft										accumulators</span>								                </p>															              </td>							              <td class="entry" headers="d67932e2860 " valign="top" width="50%">																                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_1C96CF3F7D7F49DBA4BE6E7E731AFB05" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 87. &nbsp;</span>Configuration Files Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e3081" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e3087" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e3081 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Configuration file										prefix</span>								                </p>							              </td>							              <td class="entry" headers="d67932e3087 " valign="top" width="50%">								                <p class="p">â </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3081 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Generate										SystemVerilog package file</span>								                </p>							              </td>							              <td class="entry" headers="d67932e3087 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3081 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Generate C header										file </span>								                </p>							              </td>							              <td class="entry" headers="d67932e3087 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3081 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Generate MIF (Memory										Initialization File) </span>								                </p>							              </td>							              <td class="entry" headers="d67932e3087 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3081 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Include PMA analog										settings in configuration files</span>								                </p>							              </td>							              <td class="entry" headers="d67932e3087 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>					          </tbody>				        </table></div>						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706836649__table_A022F18B8FA543BBB43424D7072955C9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 88. &nbsp;</span>Configuration Profiles Parameters</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d67932e3229" valign="top" width="50%">								                <p class="p"> Parameter </p>							              </th>							              <th class="entry" id="d67932e3235" valign="top" width="50%">								                <p class="p"> Value </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d67932e3229 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">Enable multiple reconfiguration									profiles</span>                        </p>							              </td>							              <td class="entry" headers="d67932e3235 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3229 " valign="top" width="50%">                        <span class="ph uicontrol">Enable embedded reconfiguration									streamer   </span>                     </td>							              <td class="entry" headers="d67932e3235 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3229 " valign="top" width="50%">                        <span class="ph uicontrol">Generate reduced reconfiguration									files</span>                     </td>							              <td class="entry" headers="d67932e3235 " valign="top" width="50%">								                <p class="p">                           <span class="ph uicontrol">On</span> /										<span class="ph uicontrol">Off</span>								                </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3229 " valign="top" width="50%">                        <span class="ph uicontrol">Number of reconfiguration									profiles</span>                     </td>							              <td class="entry" headers="d67932e3235 " valign="top" width="50%">								                <p class="p">1 to 8</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d67932e3229 " valign="top" width="50%">                        <span class="ph uicontrol">Selected reconfiguration									profile</span>                     </td>							              <td class="entry" headers="d67932e3235 " valign="top" width="50%">								                <p class="p">1 to 7</p>							              </td>						            </tr>					          </tbody>				        </table></div>		    </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706842774">
          <h1>
          
            Ethernet 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">The Ethernet standard comprises many different PHY standards		with variations in signal transmission medium and data rates.   	 </span>   The 1G/10GbE and		10GBASE-KR PHY IP Core enables Ethernet connectivity at 1 Gbps and 10 Gbps over		backplanes. The 10GBASE-KR PHY IP is also known as the Backplane Ethernet PHY		IP. It includes link training and auto negotiation to support the IEEE		Backplane Ethernet standard.</div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706842774__table_573AC06365114D4DAD25722E6602E129" rules="all" summary="">                                    <thead align="left" class="thead"> 			            <tr class="row"> 				              <th class="entry" id="d74929e138" valign="top" width="22.22222222222222%">Data Rate 				</th> 				              <th class="entry" id="d74929e141" valign="top" width="77.77777777777779%">Transceiver Configuration Rule/IP 				</th> 			            </tr>            </thead> 		          <tbody class="tbody"> 			            <tr class="row"> 				              <td class="entry" headers="d74929e138 " valign="top" width="22.22222222222222%">1G 				</td> 				              <td class="entry" headers="d74929e141 " valign="top" width="77.77777777777779%"> 				                 <ul class="ul" id="nik1398706842774__ul_DBDB628537FF4151909EB2E11EFC9A3C"> 					                   <li class="li" id="nik1398706842774__li_40B5C97508124FC294ACCF971140210C">Gigabit Ethernet 					 </li> 					                   <li class="li" id="nik1398706842774__li_28716F882520492BAFDD4E9EB22C5D06">Gigabit Ethernet						1588 					 </li> 				                 </ul> 				              </td> 			            </tr> 			            <tr class="row"> 				              <td class="entry" headers="d74929e138 " valign="top" width="22.22222222222222%">10G 				</td> 				              <td class="entry" headers="d74929e141 " valign="top" width="77.77777777777779%"> 				                 <ul class="ul" id="nik1398706842774__ul_3888BEC6B8AC4C8A847208AB80F7E24A"> 					                   <li class="li" id="nik1398706842774__li_ED47667B7701429FB32ABB65192F5A5B">10GBASE-R 					 </li> 					                   <li class="li" id="nik1398706842774__li_8DB7DAB45C4A4926967C9BB6752A8D9F">10GBASE-R 1588 					 </li> 					                   <li class="li" id="nik1398706842774__li_34A86BA45E614A458C81AD3504B02834">10GBASE-R with KR						FEC 					 </li> 					                   <li class="li" id="nik1398706842774__li_88F810EFC8C34BE8AAAFD50D0F185D36">10GBASE-KR PHY IP 					 </li> 				                 </ul> 				              </td> 			            </tr> 			            <tr class="row"> 				              <td class="entry" headers="d74929e138 " valign="top" width="22.22222222222222%">1G/10G 				</td> 				              <td class="entry" headers="d74929e141 " valign="top" width="77.77777777777779%">1G/10G Ethernet PHY IP 				</td> 			            </tr> 		          </tbody> 		       </table></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706845795">
          <h1>
          
            Gigabit Ethernet (GbE) and GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> Gigabit Ethernet (GbE) is a high-speed local area network technology that			provides data transfer rates of about 1 Gbps. GbE builds on top of the ethernet			protocol, but increases speed tenfold over Fast Ethernet. IEEE 802.3 defines GbE as an			intermediate (or transition) layer that interfaces various physical media with the media			access control (MAC) in a Gigabit Ethernet system. Gigabit Ethernet PHY shields the MAC			layer from the specific nature of the underlying medium and is divided into three			sub-layers shown in the following figure. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706845795__fig_11C6D6BFDBEB45BFB58E36FB039B1AF8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 42.&nbsp;</span>GbE PHY Connection to IEEE 802.3 MAC and RS</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706845795__image_EE1CB939E43F46B3BE408623271DC330" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706843227.svg" type="image/svg+xml"></embed></div><br xmlns="">			     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706845795__fig_7BF611F00C7846EDB13C0708C8152EAB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 43.&nbsp;</span>Transceiver Channel Datapath and Clocking at 1250 Mbps for GbE,		  GbE with IEEE 1588v2</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706845795__image_1B935128443047DCBD126C7EE6EA7438" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706844573.svg" type="image/svg+xml"></embed></div><br xmlns="">			     </div></div> 	     <div class="note note" id="nik1398706845795__note_N10049_N1001D_N10001"><span class="notetitle">Note:</span> The Native PHY only supports basic PCS			functions. The Native PHY does not support auto-negotiation state machine,			collision-detect, and carrier-sense. If required, you must implement these functions in			the FPGA fabric or external circuits. </div> 	     <p class="p">         <strong class="ph b">GbE with IEEE 1588v2</strong> 	     </p> 	     <p class="p"> GbE with IEEE 1588v2 provides a standard method to synchronize devices on a		network with submicrosecond precision. To improve performance, the protocol		synchronizes slave clocks to a master clock so that events and time stamps are		synchronized in all devices. The protocol enables heterogeneous systems that		include clocks of various inherent precision, resolution, and stability to		synchronize to a grandmaster clock. 	 </p>		    <p class="p">The TX FIFO and RX FIFO are set to <span class="ph uicontrol">register_fifo</span> mode for GbE with			IEEE 1588v2.</p>   </div>    <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com.my/literature/ug/ug_ethernet.pdf" target="_blank" title="For more information about the IEEE 1588v2 implementation in GbE PHY and MAC, and design examples.">            <span class="ph">               <cite class="cite">Triple-Speed						Ethernet IP Function User Guide</cite>            </span>.</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706847239">
          <h1>
          
            8B/10B Encoding for GbE, GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The 8B/10B encoder clocks 8-bit data and 1-bit control		identifiers from the transmitter phase compensation FIFO and generates 10-bit		encoded data. The 10-bit encoded data is sent to the PMA. 	 </span>   </div> 	     <p class="p"> The IEEE 802.3 specification requires GbE to transmit Idle ordered sets (/I/)			continuously and repetitively whenever the gigabit media-independent interface (GMII) is			Idle. This transmission ensures that the receiver maintains bit and word synchronization			whenever there is no active data to be transmitted. </p> 	     <p class="p"> For the GbE protocol, the transmitter replaces any /Dx.y/ following a /K28.5/			comma with either a /D5.6/ (/I1/ ordered set) or a /D16.2/ (/I2/ ordered set), depending			on the current running disparity. The exception is when the data following the /K28.5/			is /D21.5/ (/C1/ ordered set) or /D2.2/ (/C2/) ordered set. If the running disparity			before the /K28.5/ is positive, an /I1/ ordered set is generated. If the running			disparity is negative, a /I2/ ordered set is generated. The disparity at the end of a			/I1/ is the opposite of that at the beginning of the /I1/. The disparity at the end of a			/I2/ is the same as the beginning running disparity immediately preceding transmission			of the Idle code. This sequence ensures a negative running disparity at the end of an			Idle ordered set. A /Kx.y/ following a /K28.5/ does not get replaced. </p> 	     <div class="note note" id="nik1398706847239__note_N10025_N1001A_N10001"><span class="notetitle">Note:</span>  /D14.3/, /D24.0/, and /D15.8/ are replaced by /D5.6/ or /D16.2/ (for		I1 and I2 ordered sets). D21.5 (/C1/) is not replaced. 	 </div>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706847239__fig_FA7824649D8A44B0AD942D8E2B1035BA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 44.&nbsp;</span> Idle Ordered-Set Generation Example </span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706847239__image_qfg_3r2_z1b" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jgl1503497370560.svg" type="image/svg+xml"></embed>		    </div></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707157712">8B/10B Encoder</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706848492">
          <h1>
          
            Reset Condition for 8B/10B Encoder in GbE, GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">   </div> 	     <p class="p"> After deassertion of 		<samp class="ph codeph">tx_digitalreset</samp>, the transmitters automatically transmit		at least three /K28.5/ comma code groups before transmitting user data on the 		<samp class="ph codeph">tx_parallel_data</samp> port. This transmission could affect the		synchronization state machine behavior at the receiver. 	 </p> 	     <p class="p"> Depending on when you start transmitting the synchronization sequence, there			could be an even or odd number of /Dx.y/ code groups transmitted between the last of the			three automatically sent /K28.5/ code groups and the first /K28.5/ code group of the			synchronization sequence. If there is an even number of <span class="ph nb">/Dx.y/</span>code groups received between these two /K28.5/ code groups, the first			/K28.5/ code group of the synchronization sequence begins at an odd code group boundary.			The synchronization state machine treats this as an error condition and goes into the			loss of synchronization state. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706848492__fig_F5952DD9873446EFA6000D2B6B88B3CA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 45.&nbsp;</span>Reset Condition</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706848492__image_7AA3CAD62E8C484385E6335869A344C1" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706847676.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706849810">
          <h1>
          
            Word Alignment for GbE, GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The word aligner for the GbE and GbE with IEEE 1588v2 protocols is configured			in automatic synchronization state machine mode. The <span class="keyword"></span> software automatically configures the synchronization state machine			to indicate synchronization when the receiver receives three consecutive synchronization			ordered sets. A synchronization ordered set is a /K28.5/ code group followed by an odd			number of valid /Dx.y/ code groups. The fastest way for the receiver to achieve			synchronization is to receive three continuous {/K28.5/, /Dx.y/} ordered sets. </p> 	     <p class="p">  The GbE PHY IP core signals receiver synchronization status  on the 		<samp class="ph codeph">rx_syncstatus</samp> port of each channel. A high on the 		<samp class="ph codeph">rx_syncstatus</samp> port indicates that the lane is		synchronized; a low on the 		<samp class="ph codeph">rx_syncstatus</samp> port indicates that the lane has fallen		out of synchronization. The receiver loses synchronization when it detects		three invalid code groups separated by less than three valid code groups or		when it is reset. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706849810__table_0C96E7580CF542E08546C224133692BA" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 89. &nbsp;</span>Synchronization State Machine Parameter Settings for GbE</span></span></caption>            <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th class="entry" id="d75434e160" valign="middle">Synchronization State Machine Parameter 			 </th> 			               <th class="entry" id="d75434e163" valign="middle">Setting 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d75434e160 d75434e163 " valign="top"> Number of word alignment patterns to achieve sync 			 </td> 			               <td align="center" class="entry" headers="d75434e160 d75434e163 " valign="top">3 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d75434e160 d75434e163 " valign="top"> Number of invalid data words to lose sync 			 </td> 			               <td align="center" class="entry" headers="d75434e160 d75434e163 " valign="top">3 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d75434e160 d75434e163 " valign="top"> Number of valid data words to decrement error count 			 </td> 			               <td align="center" class="entry" headers="d75434e160 d75434e163 " valign="top">3 			 </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <p class="p"> The following figure shows <samp class="ph codeph">rx_syncstatus</samp> high			when three consecutive ordered sets are sent through <samp class="ph codeph">rx_parallel_data</samp>. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706849810__fig_9146714BFD7045869222613790F94BE8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 46.&nbsp;</span>rx_syncstatus High</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706849810__image_655C18A055014481BA13CD2BDF3E1057" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706848914.svg" type="image/svg+xml" width="672"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707164465">Word Aligner</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706851017">
          <h1>
          
            8B/10B Decoding for GbE, GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The 8B/10B decoder takes a		10-bit encoded value as input and produces an 8-bit data value and 1-bit control		value as output. 	 </span>   </div> 	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706851017__fig_648B35C315B5486BA7E7209D64360BE9"><span class="figcap"><span class="enumeration fig-enumeration">Figure 47.&nbsp;</span>Decoding for GbE</span><span class="desc figdesc">Dx.y(0x8d), Dx.y(0xa4), K28.5(0xbc), and Dx.y(0x50)		are received at 		<samp xmlns="" class="ph codeph">rx_parallel_data</samp>. /K28.5/ is set as the word alignment		pattern. 		<samp xmlns="" class="ph codeph">rx_patterndetect</samp> goes high whenever it detects		/K28.5/(0xbc). 		<samp xmlns="" class="ph codeph">rx_datak</samp> is high when bc is received, indicating that		the decoded word is a control word. Otherwise, 		<samp xmlns="" class="ph codeph">rx_datak</samp> is low. 		<samp xmlns="" class="ph codeph">rx_runningdisp</samp> is high for 0x8d, indicating that the		decoded word has negative disparity and 0xa4 has positive disparity. 	 </span><div class="figbody"> 		                         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706851017__image_311555586A6647BE89CB0A8F33E8089B" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706850153.svg" type="image/svg+xml" width="672"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707169383">8B/10B Decoder</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706855390">
          <h1>
          
            Rate Match FIFO for GbE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The rate match FIFO			compensates			frequency Part-Per-Million (ppm)			differences			between the upstream transmitter and the local receiver reference			clock up to 125			MHz Â± 100 ppm difference. </span>   </div> 	     <div class="note note" id="nik1398706855390__note_N10026_N10023_N10001"><span class="notetitle">Note:</span>  200 ppm total is only true if calculated as (125 MHz + 100 ppm) - (125 MHz - 100 ppm) = 200 ppm.  By contrast,  (125 MHz + 0 ppm) - (125 MHz - 200 ppm) is out of specification. 	 </div> 	     <p class="p"> The GbE protocol requires the transmitter to send idle ordered sets		/I1/ (/K28.5/D5.6/) and /I2/ (/K28.5/D16.2/) during inter-packet gaps (IPG) adhering		to the rules listed in the IEEE 802.3-2008 specification. 	 </p> 	     <p class="p"> The rate match operation begins after the synchronization state machine		in the word aligner indicates synchronization is acquired by driving the 		<samp class="ph codeph">rx_syncstatus</samp> signal high. The rate matcher deletes or inserts both symbols  /K28.5/ and /D16.2/ of the /I2/ ordered sets as a pair in the operation to prevent the rate match FIFO from overflowing or underflowing. The rate match operation can insert or delete as many /I2/ ordered sets as necessary. 	 </p> 	  	     <p class="p">The following figure shows a rate match deletion operation example where three		symbols must be deleted. Because the rate match FIFO can only delete /I2/		ordered sets, it deletes two /I2/ ordered sets (four symbols deleted). 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706855390__fig_53EA35C0A8C3442382B5C91BA5C3A321"><span class="figcap"><span class="enumeration fig-enumeration">Figure 48.&nbsp;</span>Rate Match FIFO Deletion</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706855390__image_A6E2FC0FB7F749819E38E9D06EEA8CC5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706851267.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> The following figure shows an example of rate match FIFO insertion in		the case where one symbol must be inserted. Because the rate match FIFO can		only insert /I2/ ordered sets, it inserts one /I2/ ordered set (two symbols		inserted). 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706855390__fig_35C8A5199AE449F1B02D275AFA0B7372"><span class="figcap"><span class="enumeration fig-enumeration">Figure 49.&nbsp;</span>Rate Match FIFO Insertion</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706855390__image_217D9B0DF9E3427292FEAD4A0E62D881" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706851942.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">         <samp class="ph codeph">rx_std_rmfifo_full</samp> and 		<samp class="ph codeph">rx_std_rmfifo_empty</samp> are forwarded to the FPGA fabric to		indicate rate match FIFO full and empty conditions. 	 </p> 	     <p class="p"> The rate match FIFO does not delete code groups to overcome a FIFO full		condition. It asserts the 		<samp class="ph codeph">rx_std_rmfifo_full</samp> flag for at least two recovered clock		cycles to indicate rate match FIFO full. The following figure shows the rate		match FIFO full condition when the write pointer is faster than the read		pointer. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706855390__fig_99686F69C4764CC8ACB4D51284DA7A46"><span class="figcap"><span class="enumeration fig-enumeration">Figure 50.&nbsp;</span>Rate Match FIFO Full Condition</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706855390__image_BF49CD3DA9BE4070884503CBEC704702" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706852634.svg" type="image/svg+xml" width="672"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> The rate match FIFO does not insert code groups to overcome the FIFO		empty condition. It asserts the 		<samp class="ph codeph">rx_std_rmfifo_empty</samp> flag for at least two recovered		clock cycles to indicate that the rate match FIFO is empty. The following		figure shows the rate match FIFO empty condition when the read pointer is		faster than the write pointer. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706855390__fig_F7A348BA39594B5DB1BC5EFBD263DDC1"><span class="figcap"><span class="enumeration fig-enumeration">Figure 51.&nbsp;</span>Rate Match FIFO Empty Condition</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706855390__image_8CF5EE29CCAD4AEDB0E3482AD2BB6B91" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706854683.svg" type="image/svg+xml" width="672"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">In the case of rate match FIFO full and empty conditions, you must		assert the 		<samp class="ph codeph">rx_digitalreset</samp> signal to reset the receiver PCS blocks.			 </p>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707168209">Rate Match FIFO</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706858615">
          <h1>
          
            How to Implement GbE, GbE with IEEE 1588v2 in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">   </div> 	     <div class="section prereq p" id="nik1398706858615__prereq_28D5C18E57C348E3A205F08CDC5369F2"> You should be		familiar with the Standard PCS and PMA architecture, PLL architecture, and the		reset controller before implementing the GbE protocol. 	 </div> 	     <ol class="ol steps" id="nik1398706858615__steps_F288AE1C44C347AABAB800141A16D3BD"><li class="li step stepexpand" id="nik1398706858615__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate the <span class="ph uicontrol">Arria 10 Transceiver Native PHY IP</span> from the IP Catalog. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>.			 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_5781D8A0A84246F8A0FD7B146B09E1B4">            <span class="ph cmd"> Select 			 <strong class="ph b">GbE</strong> or 			 <strong class="ph b">GbE 1588</strong> from the 			 <strong class="ph b">Transceiver configuration rules</strong> list located under 			 <strong class="ph b">Datapath Options</strong>, depending on which protocol you are			 implementing.</span> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_84432D2B5A8F4DCDAF5477D02DD72E3E">				        <span class="ph cmd"> Use the parameter values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706855858" title="This section contains the recommended parameter values for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Native PHY IP Parameter Settings for GbE and GbE with IEEE 1588v2</a>					as a starting point. Or, you can use the protocol presets described in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. Use the						<span class="ph uicontrol">GIGE-1.25 Gbps</span> preset for GbE, and the						<span class="ph uicontrol">GIGE-1.25 Gbps 1588</span> preset for GbE 1588. You can then					modify the setting to meet your specific requirements. </span>			      </li><li class="li step stepexpand" id="nik1398706858615__step_1E9AB8407E4B4D2D94365F6A8ADEB5D9">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate</strong> to generate the Native PHY IP core top-level RTL			 file.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706858615__fig_27147E82606E40FBA85D4FB60F1E64FF"><span class="figcap"><span class="enumeration fig-enumeration">Figure 52.&nbsp;</span>Signals and Ports for Native PHY IP Configured for GbE or GbE				  with IEEE 1588v2</span><span class="desc figdesc">Generating the IP core creates signals and ports based on your							parameter settings.</span><div class="figbody"> 				              						                              <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706858615__image_58E1A1FBA18C4FE3B5F51FAC1B07E6B2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706856375.svg" type="image/svg+xml"></embed></div><br xmlns="">							            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_FE0F305666994CB9851DCF00D9615592">            <span class="ph cmd"> Instantiate and			 configure your PLL. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_C353005B69434848A751FEACCD82E22C">            <span class="ph cmd">Instantiate a			 transceiver reset controller.</span> 		          <div class="itemgroup info">You can use your own reset controller or use the Native PHY Reset			 Controller IP core. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_6AD989E5844742A19729C106B769A7D7">            <span class="ph cmd"> Connect the Native			 PHY IP to the PLL IP and the reset controller. Use the information in 			 the figure below			 to connect the ports.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706858615__fig_3655881B3DAD4318B605A452227F3046"><span class="figcap"><span class="enumeration fig-enumeration">Figure 53.&nbsp;</span> Connection Guidelines for a GbE/GbE with IEEE 1588v2 PHY				  Design</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706858615__image_FE5AEF988AAD4547A7B97B559DB95292" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706857596.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706858615__step_2BE2FC8DA64440B5AD426A6E25375963">            <span class="ph cmd"> Simulate your			 design to verify its functionality.</span> 		       </li></ol>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370" title="For more information about Standard PCS architecture">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706817870" title="Port definitions for the Transceiver Native PHY Standard Datapath">Standard PCS Ports</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706855858">
          <h1>
          
            Native PHY IP Parameter Settings for GbE and GbE with IEEE 1588v2 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc">This section contains the recommended parameter values for this protocol. Refer			to <span class="ph">            <cite class="cite">Using the Arria 10 Transceiver Native PHY IP Core</cite>         </span>  for the full			range of parameter values.</span>	  </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706855858__table_E67015D0BF9E4A44B7C32EEC25B2574B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 90. &nbsp;</span>General and Datapath Options</span></span><span class="desc tabledesc">The first two sections of the Native PHY [IP] parameter editor for the		Native PHY IP provide a list of general and datapath options to customize the		transceiver. 	 </span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th class="entry" id="d76248e177" valign="middle" width="60%">Parameter 			 </th> 			               <th class="entry" id="d76248e180" valign="middle" width="40%">Value 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		   		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Message level for rule violations</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%"> 				                 <p class="p"> 				                    <strong class="ph b">error</strong> 				                 </p> 				                 <p class="p">								                <strong class="ph b">warning</strong>							              </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%">                     <strong class="ph b">Transceiver configuration rules</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">GbE</span> (for GbE) 				  </p>                     <p class="p">                        <span class="ph uicontrol">GbE						1588</span> (for GbE with IEEE 1588v2)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Transceiver mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%"> 				                 <p class="p">                        <strong class="ph b">TX/RX Duplex</strong> 				                 </p> 				                 <p class="p">                        <strong class="ph b">TX Simplex</strong> 				                 </p> 				                 <p class="p">                        <strong class="ph b">RX Simplex</strong> 				                 </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of data channels</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%">                     <span class="ph uicontrol">1 to				  96</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Data rate</strong> 				                 <kbd class="ph userinput"></kbd> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%"> 				                 <span class="ph uicontrol">1250 Mbps 				</span>			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable datapath and interface reconfiguration</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%">														              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>																																		            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e177 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable simplified data interface</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e180 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706855858__table_A9725C2D1A3741BDAE9AE529BF90929A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 91. &nbsp;</span>TX PMA Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th class="entry" id="d76248e352" valign="middle" width="60%">Parameter 			 </th> 			               <th class="entry" id="d76248e355" valign="middle" width="40%">Value 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">TX channel bonding mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%"> 				                 <strong class="ph b">Not bonded</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">TX local clock division factor</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%"> 				                 <strong class="ph b">1</strong>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">4</span>, 				<span class="ph uicontrol">8</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">Number of TX PLL clock inputs per				  channel</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">							              <strong class="ph b">1</strong>, <span class="ph uicontrol">2</span>,								<span class="ph uicontrol">3</span>, <span class="ph uicontrol">4</span>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">Initial TX PLL clock input selection</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">                     <strong class="ph b">0 to								3</strong>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_clkout port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_div_clkout port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">tx_pma_div_clkout division factor</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">                     <span class="ph uicontrol">Disabled</span>, 				<span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">33</span>, 				<span class="ph uicontrol">40</span>, 				<span class="ph uicontrol">66</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_elecidle port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_qpipullup port (QPI)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_pma_qpipulldn port (QPI)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_txdetectrx port (QPI)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e352 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_pma_rxfound port (QPI)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d76248e352 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_seriallpbken port</strong>                  </td>                  <td align="center" class="entry" headers="d76248e355 " valign="middle" width="40%">														              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td>               </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706855858__table_49559714EC8B4D3ABFF8BCE412DA29DC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 92. &nbsp;</span>RX PMA Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th class="entry" id="d76248e635" valign="middle" width="60%">Parameter 			 </th> 			               <th class="entry" id="d76248e638" valign="middle" width="40%">Value 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of CDR reference Clocks</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">                     <strong class="ph b">1</strong> to 				<span class="ph uicontrol">5</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">Selected CDR reference clock 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">                     <strong class="ph b">0</strong> to 				<span class="ph uicontrol">4</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">Selected CDR reference clock frequency 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">Select legal range							defined by the Quartus Prime software </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">PPM detector threshold 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%"> 				                 <span class="ph uicontrol">100</span>, 				<span class="ph uicontrol">300</span>, 				<span class="ph uicontrol">500</span>, 				<strong class="ph b">1000</strong> 			               </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">CTLE adaptation mode</strong>                  </td>                  <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">                     <strong class="ph b">manual</strong>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">DFE adaptation mode</strong>                  </td>                  <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">                     <strong class="ph b">disabled</strong>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Number of fixed dfe taps</strong>                  </td>                  <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">N/A</td>               </tr> 		   		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_clkout port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_div_clkout port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%"> 				                 <strong class="ph b">rx_pma_div_clkout division factor</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">                     <strong class="ph b">Disabled</strong>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>, <span class="ph uicontrol">40</span>,								<span class="ph uicontrol">66</span>						            </td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_pma_iqtxrx_clkout								port</strong>                  </td>						            <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">							              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>						            </td>					          </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_pma_clkslip port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_pma_qpipulldn port (QPI)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_is_lockedtodata port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_is_lockedtoref port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_set_locktodata and				  rx_set_locktoref ports</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_seriallpbken port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e635 " valign="middle" width="60%">                     <strong class="ph b">Enable PRBS verifier control and status				  ports</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e638 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706855858__table_B95C217E8B6041F98C438509471D8F8E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 93. &nbsp;</span>Standard PCS Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th class="entry" id="d76248e991" valign="middle" width="60%">Parameters 			 </th> 			               <th class="entry" id="d76248e994" valign="middle" width="40%">Value 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Standard PCS / PMA interface width</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <strong class="ph b">10</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">FPGA fabric / Standard TX				  PCS interface width</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <strong class="ph b">8</strong>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">FPGA fabric / Standard RX				  PCS interface width</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <strong class="ph b">8</strong>						            </td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d76248e991 " valign="middle" width="60%">							              <strong class="ph b">Enable Standard PCS low latency mode</strong>						            </td>						            <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">TX FIFO mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">low						latency</span> (for GbE) 				  </p>                     <p class="p">                        <span class="ph uicontrol">register_fifo</span>					 (for GbE with IEEE 1588v2)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">RX FIFO mode</strong>						            </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">low						latency</span> (for GbE)</p>                     <p class="p">                        <span class="ph uicontrol">register_fifo</span>					 (for GbE with IEEE 1588v2)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_std_pcfifo_full				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_std_pcfifo_empty				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable								rx_std_pcfifo_full port</strong>						            </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_pcfifo_empty				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">TX byte serializer mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">							              <span class="ph uicontrol">Disabled</span>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">RX byte deserializer mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">							              <span class="ph uicontrol">Disabled</span>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX 8B/10B encoder</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX 8B/10B disparity control</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable RX 8B/10B decoder</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">RX rate match FIFO mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">gige</span> (for GbE)</p>                     <p class="p">                        <span class="ph uicontrol">disabled</span> (for					 GbE with IEEE 1588v2)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">RX rate match insert /				  delete -ve pattern (hex)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <p class="p">                        <kbd class="ph userinput">0x000ab683 </kbd>(/K28.5/D2.2/) (for GbE) </p>                     <p class="p">                        <kbd class="ph userinput">0x00000000</kbd> (disabled for GbE with IEEE								1588v2)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">RX rate match insert /				  delete +ve pattern (hex)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <p class="p">                        <kbd class="ph userinput">0x000a257c 					 </kbd> (/K28.5/D16.2/) (for GbE) 				  </p>                     <p class="p">                        <kbd class="ph userinput">0x00000000</kbd> (disabled for GbE with IEEE								1588v2) </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_rmfifo_full				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>							              <p class="p">(option disabled for GbE with IEEE 1588v2)</p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_rmfifo_empty				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>							              <p class="p">(option disabled for GbE with IEEE 1588v2)</p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">                        PCI Express* Gen3 rate match				  FIFO mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <strong class="ph b">Bypass</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX bit slip</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_std_bitslipboundarysel port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">RX word aligner mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">				  Synchronous state machine</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">RX word aligner pattern length</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">7</span>						            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">RX word aligner pattern (hex)</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <kbd class="ph userinput">0x000000000000007c</kbd> (Comma) (for 7-bit aligner pattern length), 				<kbd class="ph userinput">0x000000000000017c</kbd> 			 (/K28.5/) (for 10-bit aligner pattern length)</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of word alignment patterns to achieve sync</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">3 				</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of invalid data words to lose sync</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">3 				</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of valid data words to decrement error count</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">3 				</span> 			               </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable fast sync status reporting for deterministic latency SM</strong>                  </td>                  <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">														              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td>               </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_std_wa_patternalign port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_std_wa_a1a2size port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_std_bitslipboundarysel port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_bitslip port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%"> 				                 <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX bit reversal</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX byte reversal</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable TX polarity inversion</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable tx_polinv port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable RX bit reversal</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_std_bitrev_ena port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable RX byte reversal</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_byterev_ena				  port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable RX polarity inversion</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_polinv port</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_std_signaldetect port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">On/Off</strong>                     </p>													            </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d76248e991 " valign="middle" width="60%">All options under 				<strong class="ph b">                        PCIe* Ports</strong> 			               </td> 			               <td align="center" class="entry" headers="d76248e994 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706864364">
          <h1>
          
            10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">10GBASE-R PHY is the Ethernet-specific physical layer running at a 10.3125-Gbps data rate as defined in Clause 49of the IEEE 802.3-2008 specification.<span class="keyword">Arria 10</span> transceivers can		implement 10GBASE-R variants like 10GBASE-R with IEEE 1588v2, and with forward error correction (FEC). </p> 	  	     <p class="p">The 10GBASE-R parallel data interface is the 10 Gigabit Media Independent Interface (XGMII) that interfaces with the Media Access Control (MAC),  which has the optional Reconciliation Sub-layer (RS). 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706864364__fig_8555D03E336D48F8A0E15F075A2D98EE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 54.&nbsp;</span>10GBASE-R PHY as Part of   the IEEE802.3-2008 Open System Interconnection (OSI)</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706864364__image_F43B137DBBFC452FB45E991ED892C1D2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706859520.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">10GBASE-R is a single-channel protocol that runs independently. You can			configure the transceivers to implement 10GBASE-R PHY functionality by using the presets			of the Native PHY IP. The 10GBASE-R PHY IP is compatible with the 10-Gbps Ethernet MAC				<span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span>			Core			Function. The complete PCS and PHY solutions can be used to interface with a third-party			PHY MAC layer as well. </p>		    <p class="p">The following 10GBASE-R variants area available from presets:</p>		    <ul class="ul" id="nik1398706864364__ul_tx1_qtn_ht">			      <li class="li">10GBASE-R</li>			      <li class="li">10GBASE-R Low Latency </li>			      <li class="li">10GBASE-R Register Mode</li>			      <li class="li">10GBASE-R w/ KR-FEC</li>		    </ul>		    <p class="p">         <span class="keyword">Intel</span> recommends that you use the presets for selecting the suitable 10GBASE-R variants			directly if you are configuring through the Native PHY IP core.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706864364__fig_446C917FFBCF42A6BDAB1A61B8DFFD36"><span class="figcap"><span class="enumeration fig-enumeration">Figure 55.&nbsp;</span> Transceiver Channel Datapath and Clocking for 10GBASE-R</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706864364__image_151098DA97124AA487D6CB056683A4FB" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706860627.svg" type="image/svg+xml"></embed> 	     </div></div>      <p class="p">         <strong class="ph b">10GBASE-R with IEEE 1588v2</strong> 	     </p> 	     <p class="p">When			choosing the 10GBASE-R PHY with IEEE 1588v2 mode preset, the hard TX and RX FIFO are set			to register mode. The output clock frequency of <samp class="ph codeph">tx_clkout</samp> and <samp class="ph codeph">rx_clkout</samp> to the FPGA			fabric is based on the PCS-PMA interface width. For example, if the PCS-PMA interface is			40-bit, <samp class="ph codeph">tx_clkout</samp> and <samp class="ph codeph">rx_clkout</samp> run at 10.3125 Gbps/40-bit = 257.8125			MHz.</p>      <p class="p">The 10GBASE-R PHY with IEEE 1588v2 creates the soft TX phase compensation FIFO and the RX clock compensation FIFO in the FPGA core so that the effective XGMII data is running at 156.25 MHz interfacing with the MAC layer.</p> 	     <p class="p">The IEEE 1588 Precision Time Protocol (PTP) is supported by the preset of the <span class="keyword">Arria 10</span> transceiver Native PHY that configures 10GBASE-R PHY IP in IEEE-1588v2 mode. PTP is used for precise		synchronization of clocks in applications such as:</p>      <ul class="ul">         <li class="li">Distributed systems in telecommunications</li>         <li class="li">Power generation and distribution</li>         <li class="li">Industrial automation</li>         <li class="li"> Robotics</li>         <li class="li">Data acquisition</li>         <li class="li">Test equipment</li>         <li class="li">Measurement</li>      </ul>      <p class="p"> The protocol is applicable to systems communicating by		local area networks including, but not limited to, Ethernet. The protocol		enables heterogeneous systems that include clocks of various inherent		precision, resolution, and stability to synchronize to a grandmaster clock. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706864364__fig_N10112_N1001C_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 56.&nbsp;</span>Transceiver Channel Datapath and Clocking for 10GBASE-R with IEEE 1588v2</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1400090042049.svg" type="image/svg+xml"></embed>      </div></div> 	     <p class="p">         <strong class="ph b">10GBASE-R with FEC</strong> 	     </p> 	     <p class="p">         <span class="keyword">Arria 10</span> 10GBASE-R has the optional FEC variant that also targets the 10GBASE-KR PHY. This provides a coding gain to increase the link budget and BER performance on a broader set of backplane channels as defined in Clause 69. It provides additional margin to account for variations in manufacturing and environment conditions. The additional TX FEC sublayer:</p>      <ul class="ul">         <li class="li">Receives data from the TX PCS</li>         <li class="li">Transcodes 64b/66b words</li>         <li class="li">Performs encoding/framing</li>         <li class="li">Scrambles and sends the FEC data to the PMA</li>      </ul>      <p class="p">The RX FEC sublayer:</p>      <ul class="ul">         <li class="li">Receives data from the PMA</li>         <li class="li">Performs descrambling</li>         <li class="li">Achieves FEC framing synchronization</li>         <li class="li">Decodes and corrects data where necessary and possible</li>         <li class="li">Recodes 64b/66b words and sends the data to the PCS</li>      </ul>      <p class="p">The 10GBASE-R with KR FEC protocol is a KR FEC sublayer placed between		the PCS and PMA sublayers of the 10GBASE-R physical layer. 	 </p> 	  	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706864364__fig_A522F3B2B62242DF8FF6897AD83B7B26"><span class="figcap"><span class="enumeration fig-enumeration">Figure 57.&nbsp;</span>Transceiver Channel Datapath and Clocking for 10GBASE-R with KR		  FEC</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706864364__image_0ACE097E27AE4881ADCE11E2A35A1C5D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706862186.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">The CMU PLL or the ATX PLLs generate the TX high speed serial			clock.		</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706864364__fig_251747DED9DE4AB8A78D331733E26127"><span class="figcap"><span class="enumeration fig-enumeration">Figure 58.&nbsp;</span>Clock Generation and Distribution for 10GBASE-R with FEC Support</span><span class="desc figdesc">Example using a 64-bit PCS-PMA interface width. 	 </span><div class="figbody"> 		                         <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706864364__image_203512B0D29A487B8BEDCDD83A5C885A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706863501.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div>   <div class="related-links"><div class="linklist linklist"><div><a class="link" href="http://www.altera.com.my/literature/ug/10Gbps_MAC.pdf" target="_blank">For more information about 10GBASE-R PHY IP compatibility,					refer to the <span class="ph">                  <cite class="cite">10-Gbps Ethernet MAC IP							Function User Guide</cite>               </span>. </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706865789">
          <h1>
          
            The XGMII Clocking Scheme in 10GBASE-R 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706865789__section_04BB13C07A9D47D79BCD455662D15FAD"> 		       <p class="p">The XGMII interface, specified by IEEE 802.3-2008, defines the 32-bit data and				4-bit wide control character. These characters are clocked between the MAC/RS and				the PCS at both the positive and negative edge (double data rate â DDR) of the				156.25 MHz interface clock. </p> 		       <p class="p">The transceivers do not support the XGMII interface to the MAC/RS as		  defined in the IEEE 802.3-2008 specification. Instead, they support a 64-bit		  data and 8-bit control single data rate (SDR) interface between the MAC/RS and		  the PCS. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706865789__fig_A6DF904CFDDB412F8875BDB15AB189DB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 59.&nbsp;</span>XGMII Interface (DDR) and Transceiver Interface (SDR) for			 10GBASE-R Configurations</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706865789__image_D36C91B9F7C042B39124EF47E677CB9C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706864786.svg" type="image/svg+xml"></embed></div><br xmlns="">		  		       </div></div> 		       <div class="note note" id="nik1398706865789__note_N10034_N10019_N10016_N10001"><span class="notetitle">Note:</span> Clause 46 of the IEEE 802.3-2008 specification defines the XGMII		  interface between the 		  <span class="ph nb">10GBASE-R PCS</span> and the Ethernet MAC/RS. 		</div> 		       <p class="p">The dedicated reference clock input to the variants of the 10GBASE-R PHY can be run at either 322.265625 MHz or 644.53125 MHz. 		</p> 		       <p class="p">For 10GBASE-R, you must achieve 0 ppm of the frequency between the read clock of TX phase compensation FIFO (PCS data) and the write clock of TX phase compensation FIFO (XGMII data in the FPGA fabric). This can be achieved by using the same reference clock as the transceiver dedicated reference clock input as well as  the reference clock input for a core PLL (fPLL, for example) to produce the XGMII clock. 		The same core PLL can be used to drive the RX XGMII data. This is because the RX clock compensation FIFO is able to handle the frequency PPM difference of Â±100 ppm between RX PCS data driven by the RX recovered clock and RX XGMII data.</p> 		       <div class="note note" id="nik1398706865789__note_N10052_N10019_N10016_N10001"><span class="notetitle">Note:</span> 10GBASE-R is the single-channel protocol that runs independently. Therefore <span class="keyword">Intel</span> recommends that you use the presets for selecting the suitable 10GBASE-R variants directly. If it is being configured through the Native PHY IP, the channel bonding option should be disabled. Enabling the channel bonding for multiple channels  could degrade the link performance in terms of TX jitter eye and RX jitter tolerance. 		</div> 	     </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706866195">
          <h1>
          
            TX FIFO and RX FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706866195__section_53959C2CDA4342DBA518A18B475E1EC9"> 		       <p class="p">In 10GBASE-R configuration, the TX FIFO behaves as a phase		  compensation FIFO and the RX FIFO behaves as a clock compensation FIFO. 		</p>		       <p class="p">In 10GBASE-R with 1588 configuration, both the TX FIFO and the RX FIFO		  are used in register mode.		  The TX phase compensation FIFO and the RX clock compensation FIFO are constructed in the FPGA fabric by the PHY IP automatically.</p> 		       <p class="p">In 10GBASE-R with KR FEC configuration, you use the TX FIFO in phase				compensation mode and the RX FIFO behaves as a clock compensation FIFO. </p> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262" title="For more information about the Enhanced PCS Architecture">Arria 10 Enhanced PCS Architecture</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706870593">
          <h1>
          
            How to Implement 10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398706870593__prereq_43AB4234DEC348838752006B18AD7684"> 		       <p class="p"> You should be familiar with the 10GBASE-R and PMA architecture, PLL		  architecture, and the reset controller before implementing the 10GBASE-R,		  10GBASE-R with IEEE 1588v2, or 10GBASE-R with FEC Transceiver Configuration Rules. 		</p> 	     </div> 	     <div class="section context" id="nik1398706870593__context_51ED2C80C67C4267B001E629247F40D7"> 		       <p class="p">You must design your own MAC and other layers in the FPGA to implement		  the 10GBASE-R, 10GBASE-R with 1588, or 10GBASE-R with KR FEC Transceiver		  Configuration Rule using the Native PHY IP. 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398706870593__steps_CCED9DBCC1834F899565E5E69AE0054B"><li class="li step stepexpand" id="nik1398706870593__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate the 			 <strong class="ph b">Arria 10 Transceiver Native PHY IP</strong> from the IP Catalog. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>			 for more details. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_7CBAF0A651B649729ADCD92205B7DC5C">            <span class="ph cmd"> Select 			 <strong class="ph b">10GBASE-R</strong>, 			 <strong class="ph b">10GBASE-R 1588</strong>, or 			 <strong class="ph b">10GBASE-R with KR FEC</strong> from the 			 <strong class="ph b">Transceiver configuration rule</strong> list located under 			 <strong class="ph b">Datapath Options</strong>, depending on which protocol you are			 implementing.</span> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_CF58E7D197FD42CBB3B3F7060CF4B925">            <span class="ph cmd">Use the parameter values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706866631" title="This section contains the recommended parameter values for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Transceiver Native PHY Parameters for the 10GBASE-R Protocol</a> as a					starting point. Or, you can use the protocol presets described in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. Select						<span class="ph uicontrol">10GBASE-R Register Mode for 10GBASE-R with IEEE						1588v2</span>. You can then modify the settings to meet your specific					requirements.</span> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_3A9C371770A04C61A057CEF7DC6AEF8D">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate</strong> to generate the Native PHY IP core RTL			 file.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706870593__fig_6BA88B73D33449F08838B3BD4EDF8EA9"><span class="figcap"><span class="enumeration fig-enumeration">Figure 60.&nbsp;</span>Signals and Ports of Native PHY IP Core for the 10GBASE-R,				  10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC</span><span class="desc figdesc">Generating the IP core creates signals and ports based on your							parameter settings. </span><div class="figbody"> 				              						                              <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706870593__image_F931843A64D847ACA7FA5480AA3C5765" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706867007.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_C138B71DA68E4EAB85D4A8D66025B66C">            <span class="ph cmd"> Instantiate and			 configure your PLL.</span> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_275D1BD157494DB9A25131EE7848430E">            <span class="ph cmd">Create a			 transceiver reset controller. You can use your own reset controller or use the			 Arria 10 Transceiver Native PHY Reset Controller IP.</span> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_4FD45FB3F027448F9E9EFC4DD9B19610">            <span class="ph cmd"> Connect the Arria			 10 Transceiver Native PHY to the PLL IP and the reset controller.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706870593__fig_8588F87ED57C4723A6338EFECD80D38C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 61.&nbsp;</span>Connection Guidelines for a 10GBASE-R or 10GBASE-R with FEC PHY Design</span><div class="figbody"> 				                                <embed xmlns="" class="image doc-portal-img" id="nik1398706870593__image_209FE496D5164E8B908A050C79C56D2B" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706868274.svg" type="image/svg+xml"></embed> 			            </div></div> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706870593__fig_A9CA0BAC95144DE8883307D737161900"><span class="figcap"><span class="enumeration fig-enumeration">Figure 62.&nbsp;</span>Connection Guidelines for a 10GBASE-R with IEEE 1588v2 PHY				  Design</span><div class="figbody"> 				                                <embed xmlns="" class="image doc-portal-img" id="nik1398706870593__image_C6E70669767148E0A678722ABEFC5FF4" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706869231.svg" type="image/svg+xml"></embed> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706870593__step_DD5F351DED86478DAF2EAEF2D1BFE001">            <span class="ph cmd"> Simulate your			 design to verify its functionality.</span> 		       </li></ol>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262" title="For more information about Enhanced PCS architecture">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706815424" title="For detailed information about the available ports in the 10GBASE-R 1588 protocol.">Enhanced PCS Ports</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706866631">
          <h1>
          
            Native PHY IP Parameter Settings for 10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	     <div class="body refbody"><div class="abstract">		     <span class="shortdesc">This section contains the recommended parameter values for this protocol. Refer			to <span class="ph">            <cite class="cite">Using the Arria 10 Transceiver Native PHY IP Core</cite>         </span>  for the full			range of parameter values.</span>	  </div> 	     <div class="section" id="nik1398706866631__section_94D65ECE874B438FBFF9204453980F7E"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_F1392D322A3342D6A6D80AF9AEAEBCB7" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 94. &nbsp;</span>General and Datapath Parameters</span></span><span class="desc tabledesc">The first two sections of the		  Transceiver Native PHY parameter editor provide a list of general and datapath options to		  customize the transceiver. 		</span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e166" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e172" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Message level for rule violations</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">error</strong>, 					 <strong class="ph b">warning</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Transceiver Configuration Rule</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">10GBASE-R</strong>                        </p>                        <p class="p">                           <strong class="ph b">10GBASE-R						  1588</strong>                        </p>                        <p class="p">                           <strong class="ph b">10GBASE-R with						  KR FEC</strong>                        </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Transceiver mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX / RX Duplex</strong>, 					 <strong class="ph b">TX Simplex</strong>, 					 <strong class="ph b">RX Simplex</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of data channels</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong> to 					 <strong class="ph b">96</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Data rate</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">10312.5 Mbps</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable datapath and interface reconfiguration</strong>								                </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%">                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e166 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable simplified data interface</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e172 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">On</strong>								                </p>																                <p class="p">									                  <strong class="ph b">Off</strong>								                </p>							              </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_FDF7B48BF752477B924D58B74E60FC4A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 95. &nbsp;</span>TX PMA Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e378" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e384" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e378 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX channel bonding mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e384 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Not bonded</strong>								                </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e378 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX local clock division factor</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e384 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong>, 					 <strong class="ph b">2</strong>, 					 <strong class="ph b">4</strong>, 					 <strong class="ph b">8</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e378 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of TX PLL clock inputs per channel</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e384 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong>, 					 <strong class="ph b">2</strong>, 					 <strong class="ph b">3</strong>, 					 <strong class="ph b">4</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e378 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Initial TX PLL clock input selection</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e384 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_8D495DDD6C7D4FB8ABD49BB70D5D3756" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 96. &nbsp;</span>RX PMA Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e514" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e520" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e514 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of CDR reference clocks</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e520 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong> to 					 <strong class="ph b">5</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e514 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Selected CDR reference clock</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e520 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> to 					 <strong class="ph b">4</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e514 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Selected CDR reference clock frequency</strong>									                  									                  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706866631__fn_cdr_refclk"><sup><span class="enumeration fn-enumeration">35</span></sup></a>                        </p> 				                 </td> 				                 <td class="entry" headers="d81270e520 " valign="top" width="50%"> 				                    <p class="p">                           <span class="ph uicontrol">156.25									</span>MHz, <strong class="ph b">										322.265625</strong>									MHz,									and										<strong class="ph b">644.53125</strong> MHz </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e514 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">PPM detector threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e520 " valign="top" width="50%">								                <strong class="ph b">100</strong>, <strong class="ph b">300</strong>, <strong class="ph b">500</strong>, <strong class="ph b">1000</strong>							              </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d81270e514 " valign="top" width="50%">                        <strong class="ph b">CTLE adaptation mode</strong>                     </td>							              <td class="entry" headers="d81270e520 " valign="top" width="50%">                        <span class="ph uicontrol">manual</span>                     </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e514 " valign="top" width="50%">                        <strong class="ph b">DFE adaptation mode</strong>							              </td> 				                 <td class="entry" headers="d81270e520 " valign="top" width="50%">                        <span class="ph uicontrol">adaptation enabled, manual,									disabled</span>							              </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d81270e514 " valign="top" width="50%">                        <strong class="ph b">Number of fixed DFE taps</strong>                     </td>							              <td class="entry" headers="d81270e520 " valign="top" width="50%">                        <strong class="ph b">3</strong>,<strong class="ph b"> 7</strong>, <strong class="ph b">11</strong>							              </td>						            </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_025F0A18DE084236A3106ED6FA784C9D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 97. &nbsp;</span>Enhanced PCS Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e712" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e718" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enhanced PCS/PMA interface width</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">32</strong>, 					 <strong class="ph b">40</strong>, 					 <strong class="ph b">64</strong> 				                    </p> 				                    <div class="note note" id="nik1398706866631__note_N10338_N10326_N10318_N10315_N102ED_N102E5_N1001B_N10018_N10001"><span class="notetitle">Note:</span> 10GBASE-R with KR-FEC allows <strong class="ph b">64</strong> only. </div> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">FPGA fabric/Enhanced PCS interface width</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">66</strong> 				                    </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d81270e712 " valign="top" width="50%">								                <strong class="ph b">Enable Enhanced PCS low latency mode</strong>                     </td>							              <td class="entry" headers="d81270e718 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">On</strong>								                </p>								                <p class="p">									                  <strong class="ph b">Off</strong>								                </p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX/TX FIFO double-width mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <ul class="ul" id="nik1398706866631__ul_BFDC8AF9327A4083862FE03A08327BB8"> 					                      <li class="li" id="nik1398706866631__li_C54F1CEDA408480EA9880493DDCB1E52">                              <strong class="ph b">Phase						  Compensation</strong> (10GBASE-R and 10GBASE-R with KR FEC) 					 </li> 					                      <li class="li" id="nik1398706866631__li_A2CCEDD2952E4F2DA883315C4A111DF6">                              <strong class="ph b">Register or											Fast register</strong> (10GBASE-R with 1588) </li> 				                    </ul> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO partially full threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">11</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO partially empty threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">2</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%"> 				                    <ul class="ul" id="nik1398706866631__ul_28BB7B73D1044CFA8BEB3AD914B69988"> 					                      <li class="li" id="nik1398706866631__li_1DC5DD951137455897E554930274A193">                              <strong class="ph b">10GBASE-R</strong>						(10GBASE-R and 10GBASE-R with KR FEC) 					 </li> 					                      <li class="li" id="nik1398706866631__li_025D508AD52C4A18B7C4E41B0149C758">                              <strong class="ph b">Register</strong>						(10GBASE-R with 1588) 					 </li> 				                    </ul> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO partially full threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%">                        <strong class="ph b">23</strong> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e712 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO partially empty threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e718 " valign="top" width="50%">                        <strong class="ph b">2</strong> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_D286087ADD9F4AEC8374A43D12C4752F" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 98. &nbsp;</span>64B/66B Encoder and Decoder Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e984" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e990" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e984 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX 64B/66B encoder</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e990 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e984 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX 64B/66B decoder</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e990 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e984 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX sync header error insertion</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e990 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_2DCCCF8640104257A524D83695CFDA59" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 99. &nbsp;</span>Scrambler and Descrambler Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1088" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1094" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1088 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX scrambler (10GBASE-R / Interlaken) 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1094 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1088 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX scrambler seed (10GBASE-R / Interlaken) 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1094 " valign="top" width="50%"> 				                    <p class="p">0x03ffffffffffffff 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1088 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX descrambler (10GBASE-R / Interlaken) 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1094 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_D2239C1FD6FD4988A50BD03FC761381C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 100. &nbsp;</span>Block Sync Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1182" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1188" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1182 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX block synchronizer 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1188 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d81270e1182 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">Enable rx_enh_blk_lock port</strong>                        </p>							              </td>							              <td class="entry" headers="d81270e1188 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">On</strong>								                </p>								                <p class="p">									                  <strong class="ph b">Off</strong>								                </p>							              </td>						            </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_DCE4C5C3D92543599DA6C57D78F97913" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 101. &nbsp;</span>Gearbox Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1264" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1270" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1264 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX data polarity inversion 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1270 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1264 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX data polarity inversion</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1270 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_40CB4EBC925E4D4CB4FEB972D5B8A480" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 102. &nbsp;</span>Dynamic Reconfiguration Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1352" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1358" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1352 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable dynamic reconfiguration</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1358 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1352 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Share reconfiguration interface</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1358 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1352 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable Altera Debug Master Endpoint</strong>								                </p> 				                 </td> 				                 <td class="entry" headers="d81270e1358 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d81270e1352 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">De-couple reconfig_waitrequest from calibration</strong>                        </p>							              </td>							              <td class="entry" headers="d81270e1358 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">On</strong>								                </p>								                <p class="p">									                  <strong class="ph b">Off</strong>								                </p>							              </td>						            </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_72BAD6621C6B4E85AF06586400FD4C35" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 103. &nbsp;</span>Configuration Files Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1494" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1500" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1494 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Configuration file prefix</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1500 " valign="top" width="50%">â 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1494 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Generate SystemVerilog package file 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1500 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1494 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Generate C header file</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1500 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1494 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Generate MIF (Memory Initialization File) 					 </strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1500 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706866631__table_1420E121BC14468A8169967588D8521B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 104. &nbsp;</span>Generation Options Parameters </span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d81270e1624" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d81270e1630" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d81270e1624 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Generate parameter documentation file</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d81270e1630 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> 				                    </p>                        <p class="p"> 					                      <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706866631__fn_cdr_refclk"><sup>35</sup></a>  The CDR reference clock										frequency depends on your design settings. <span xmlns="" class="keyword">Intel</span> recommends that										you verify the link datarates										to										ensure										the										CDR										locking capability before production.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706876016">
          <h1>
          
            Native PHY IP Ports for 10GBASE-R and 10GBASE-R with IEEE 1588v2 Transceiver Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706876016__fig_8B0A8AFD9E14469D839C291E906A92A2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 63.&nbsp;</span>High BER</span><span class="desc figdesc">This figure shows the 		  <samp xmlns="" class="ph codeph">rx_enh_highber</samp> status signal going high when there are		  errors on the 		  <samp xmlns="" class="ph codeph">rx_parallel_data</samp> output. 		</span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398706876016__image_083D37550D524195A47C86C8336DDC2C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706871576.svg" type="image/svg+xml" width="624"></embed> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706876016__fig_7822D8BC73594F599E50A2E5591BED43"><span class="figcap"><span class="enumeration fig-enumeration">Figure 64.&nbsp;</span> Block Lock Assertion</span><span class="desc figdesc">This figure shows the assertion on 		  <samp xmlns="" class="ph codeph">rx_enh_blk_lock</samp> signal when the Receiver detects the		  block delineation. 		</span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398706876016__image_2F28A4D141FC43F1BC1A1B9217181AFC" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706872515.svg" type="image/svg+xml" width="624"></embed> 	     </div></div> 	     <p class="p">The following figures show Idle insertion and deletion. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706876016__fig_FF9B0327BF5045B787E6CE587976C067"><span class="figcap"><span class="enumeration fig-enumeration">Figure 65.&nbsp;</span> IDLE Word Insertion</span><span class="desc figdesc">This figure shows the insertion of IDLE words in the receiver data		  stream. 		</span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398706876016__image_3825877D314A4EFDA7032AB2B904C4DF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706873551.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706876016__fig_FC0655326C5B442E8A9B43823F87103F"><span class="figcap"><span class="enumeration fig-enumeration">Figure 66.&nbsp;</span> IDLE Word Deletion</span><span class="desc figdesc">This figure shows the deletion of IDLE words from the receiver data		  stream. 		</span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398706876016__image_41FBA8F74D5D44DB9240ADCC5266F6B0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706874367.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706876016__fig_DD613AB3C4054108960C83314D2BC563"><span class="figcap"><span class="enumeration fig-enumeration">Figure 67.&nbsp;</span> OS Word Deletion</span><span class="desc figdesc">This figure shows the deletion of Ordered set word in the receiver		  data stream. 		</span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398706876016__image_AD9066CA8F4F43E0806C69CFC24CDF82" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706875168.svg" type="image/svg+xml"></embed> 	     </div></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706878473">
          <h1>
          
            10GBASE-KR PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"> 	     <p class="p"> The 10GBASE-KR Ethernet PHY IP core supports		the following features of Ethernet standards: 	 </p> 	     <ul class="ul" id="nik1398706878473__ul_5BE0A27DD75044CBAA7C5AFAD666A73D"> 		       <li class="li" id="nik1398706878473__li_19A8A104E66F43E286A1AB0C865729CD"> Auto negotiation for backplane				Ethernet as defined in <em class="ph i">Clause 73</em> of the <em class="ph i">IEEE					802.3 2008 Standard</em>. The 10GBASE-KR Ethernet PHY IP Function can auto				negotiate between <span class="ph">1000BASE-X</span>, <span class="ph">1000BASE-KR</span> , and <span class="ph">1000BASE-KR</span> with FEC. </li>         <li class="li" id="nik1398706878473__li_465E0FE3CF674112AA68A0C6FA26CA67"> 10GBASE-KR Ethernet		  protocol with link training as defined in 		  <em class="ph i">Clause 72</em> of the 		  <em class="ph i">IEEE 802.3 2008 Standard</em>. In addition to the link-partner TX		  tuning as defined in 		  <em class="ph i">Clause 72</em>, this PHY also automatically configures the local		  device RX interface to achieve less than 10<sup class="ph sup">-12</sup> bit error rate (BER) target. 		</li> 		 		       <li class="li" id="nik1398706878473__li_CF52CFEE7A3B40EE92E3C52216E4A31D">Gigabit Media Independent		  Interface (GMII) to connect PHY with media access control (MAC) as defined in 		  <em class="ph i">Clause 35 		  </em>of the 		  <em class="ph i">IEEE 802.3 2008 Standard 		  </em> 		       </li> 		 		       <li class="li" id="nik1398706878473__li_FB0E77694F9E4D9697D3D8AC5FCBFC9B">Forward Error		  Correction (FEC) as defined in 		  <em class="ph i">Clause 74</em> of the 		  <em class="ph i">IEEE 802.3 2008 Standard</em> 		       </li> 		 		 	     </ul> 	  	     <p class="p">The Backplane Ethernet 10GBASE-KR PHY IP core includes the following new		modules to enable operation over a backplane: 	 </p> 	     <ul class="ul" id="nik1398706878473__ul_95EFFE221B304F8F90AFDCB2D062E125"> 		       <li class="li" id="nik1398706878473__li_14D72458C50041469D462FE53F6B04CB">Link Training (LT)â The LT		  mechanism allows the 10GBASE-KR PHY to automatically configure the link-partner		  TX PMDs for the lowest Bit Error Rate (BER). LT is defined in Clause 72 of IEEE		  Std 802.3ap-2007. 		</li> 		       <li class="li" id="nik1398706878473__li_0D23324BFA064B5EBD0B25F4460E114D">Auto negotiation (AN)âThe 10GBASE-KR				PHY IP core				can auto-negotiate between 1000BASE-KX (1GbE) and				10GBASE-KR (10GbE) PHY types. The AN function is mandatory for Backplane Ethernet.				It is defined in <cite class="cite">Clause 73</cite> of the <cite class="cite">IEEE Std 802.3ap-2007</cite>. </li> 		       <li class="li props_rev_13.0_sp1" id="nik1398706878473__li_97889655E5964FF593900158028A83C8">Forward Error		  Correction (FEC)âFEC function is an optional feature		  defined in 		  <em class="ph i">Clause 74 		  </em>of 		  <em class="ph i">IEEE 802.3ap-2007</em>. It provides an error detection and correction		  mechanism. 		</li> 	     </ul>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.ieee802.org/3/" target="_blank">IEEE Std 802.3ap-2008 Standard 		</a></div><div><a class="link" href="http://standards.ieee.org/findstds/standard/61588-2009.html" target="_blank"> Standard for a Precision Clock Synchronization Protocol for		  Networked Measurement and Control Systems 		</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706878941">
          <h1>
          
            10GBASE-KR PHY Release Information 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706878941__table_25B23C1859F5433D8605FF4B76389952" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 105. &nbsp;</span>10GBASE-KR PHY Release Information</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d84773e162" valign="top" width="NaN%">Item 			 </th> 			               <th class="entry" id="d84773e165" valign="top" width="NaN%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d84773e162 " valign="top" width="NaN%">Version 			 </td> 			               <td class="entry" headers="d84773e165 " valign="top" width="NaN%">16.0</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d84773e162 " valign="top" width="NaN%">Release Date 			 </td> 			               <td class="entry" headers="d84773e165 " valign="top" width="NaN%">May 2016</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d84773e162 " valign="top" width="NaN%">Ordering Codes 			 </td> 			               <td class="entry" headers="d84773e165 " valign="top" width="NaN%"> 				                 <p class="p"> IP-10GBASEKRPHY (IP) 				</p>                     <p class="p">IPR-10GBASEKRPHY (Renewal)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d84773e162 " valign="top" width="NaN%">Product ID 			 </td> 			               <td class="entry" headers="d84773e165 " valign="top" width="NaN%"> 0106 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d84773e162 " valign="top" width="NaN%">Vendor ID 			 </td> 			               <td class="entry" headers="d84773e165 " valign="top" width="NaN%">6AF7 			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706879362">
          <h1>
          
            10GBASE-KR PHY Performance and Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This topic provides performance and resource utilization for the		IP. 	 </span>   </div> 	     <div class="section" id="nik1398706879362__section_C6AFEE72C5AA46D5BDE4A2083D806151"> 		       <p class="p">The following table shows the typical expected resource utilization for selected				configurations using the Quartus Prime software v15.1 for Arria 10 devices. The				numbers of ALMs and logic registers are rounded up to the nearest 100. </p> 	     </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706879362__table_4FCA172D34F045F3819FB0E9B6CC8A6D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 106. &nbsp;</span>10GBASE-KR PHY Performance and Resource Utilization</span></span></caption>                                                                        <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d85009e181" valign="top" width="33.33333333333333%"> Variant 			 </th> 			               <th align="center" class="entry" id="d85009e184" valign="top" width="16.666666666666664%"> ALMs 			 </th> 			               <th align="center" class="entry" id="d85009e187" valign="top" width="16.666666666666664%"> ALUTs 			 </th> 			               <th align="center" class="entry" id="d85009e190" valign="top" width="16.666666666666664%"> Registers 			 </th> 			               <th align="center" class="entry" id="d85009e193" valign="top" width="16.666666666666664%"> M20K 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		   		             <tr class="row"> 			               <td align="center" class="entry" headers="d85009e181 " valign="top" width="33.33333333333333%"> 10GBASE-KR PHY 			 </td> 			               <td align="center" class="entry" headers="d85009e184 " valign="top" width="16.666666666666664%">2400 			 </td> 			               <td align="center" class="entry" headers="d85009e187 " valign="top" width="16.666666666666664%">3750 			 </td> 			               <td align="center" class="entry" headers="d85009e190 " valign="top" width="16.666666666666664%">3100 			 </td> 			               <td align="center" class="entry" headers="d85009e193 " valign="top" width="16.666666666666664%">1			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d85009e181 " valign="top" width="33.33333333333333%"> 10GBASE-KR PHY with FEC 			 </td> 			               <td align="center" class="entry" headers="d85009e184 " valign="top" width="16.666666666666664%">2400 			 </td> 			               <td align="center" class="entry" headers="d85009e187 " valign="top" width="16.666666666666664%">3750 			 </td> 			               <td align="center" class="entry" headers="d85009e190 " valign="top" width="16.666666666666664%">3100 			 </td> 			               <td align="center" class="entry" headers="d85009e193 " valign="top" width="16.666666666666664%">1			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706884834">
          <h1>
          
            10GBASE-KR Functional Description 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body conbody"> 	     <p class="p">The following figure shows the supporting components inside the 10GBASE-KR PHY IP core. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706884834__fig_N10028_N1001A_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 68.&nbsp;</span>10GBASE-KR PHY IP Core Block Diagram</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1400530422883.svg" type="image/svg+xml"></embed>      </div></div>		    <div class="note note" id="nik1398706884834__note_N1003C_N1001C_N10001"><span class="notetitle">Note:</span> The 10GBASE-KR PHY IP core does not support			backplane applications with IEEE 1588 Precision Time Protocol.</div> 	     <p class="p"> The 10GBASE-KR PHY IP core includes the following components: 	 </p> 	     <div class="section" id="nik1398706884834__section_183B0671FD854361BE7A76FCA865A9EC"><h2 class="title sectiontitle">Standard and Enhanced PCS Datapaths</h2> 		        		       <p class="p"> The Enhanced PCS and PMA inside the Native PHY are configured to be the 10GBASE-R PHY. Refer to the Standard PCS and Enhanced PCS architecture chapters for		  more details on how these blocks support 1G, 10G protocols and FEC. 		</p> 	     </div> 	  	     <div class="section" id="nik1398706884834__section_N1005E_N1001A_N10001"><h2 class="title sectiontitle">Auto Negotiation, IEEE 802.3 Clause 73</h2>                  <p class="p">The auto negotiation (AN) is needed to synchronize the start time of the link training on both sides of the link partners. This ensures that the link training can be done effectively within the 500 ms of the specified time frame as required.</p>      </div>      <div class="section" id="nik1398706884834__section_6571416F378B45D98363F6D1A69F1824"><h2 class="title sectiontitle">Link Training (LT), IEEE 802.3 Clause 72</h2> 		        		       <p class="p">Arria				10 devices have soft link training IP that complies with the IEEE 802.3 Clause 72				standard training procedure. This IP includes:</p>         <ul class="ul">            <li class="li"> training frame lock that is different from the regular 64b/66b frame_lock</li>            <li class="li">training frame generation</li>            <li class="li"> the control channel codec</li>            <li class="li">Local Device (LD) coefficient update</li>            <li class="li">Link Partner (LP) coefficient generation</li>         </ul> 		    </div> 	  	     <div class="section" id="nik1398706884834__section_5B478A02C27F416A9D42286FA9C514E0"><h2 class="title sectiontitle"> Reconfiguration Block</h2> 		        		       <p class="p">The Reconfiguration Block performs Avalon-MM writes to the PHY for		  both PCS and PMA reconfiguration. The Avalon-MM master accepts requests from the		  PMA or PCS controller. It performs the Read-Modify-Write or Write commands		  on the Avalon-MM interface. The PCS controller receives rate change requests		  from the Sequencer and translates them to a series of Read-Modify-Write or		  Write commands to the PMA and PCS. 		   		</p> 		       <p class="p">Eight compile-time configuration modes are supported.				The				configuration modes include one set of four with reference clock at 322 MHz and one				set of four with reference clock at 644 MHz. Each set of four consists of all				combinations of  FEC sublayer on/off.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706884834__fig_N100CC_N100A8_N1001C_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 69.&nbsp;</span>Reconfiguration Block Details</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1400621083581.svg" type="image/svg+xml"></embed>         </div></div> 		 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398706947370">Arria 10 Standard PCS Architecture</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706885287">
          <h1>
          
            Parameterizing the 10GBASE-KR PHY 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		    <div class="shortdesc">This section contains the recommended parameter values for this			protocol. Refer to <span class="ph">            <cite class="cite">Using the Arria 10 Transceiver Native PHY IP				Core</cite>         </span>  for the full range of parameter values.</div>		    <p class="p">The Arria 10 1G/10GbE and 10GBASE-KR PHY IP core allows you to select either the <strong class="ph b">Backplane-KR</strong> or <strong class="ph b">1Gb/10Gb Ethernet</strong> variant.			When you select the<strong class="ph b"> Backplane-KR</strong> variant, the <strong class="ph b">Link Training (LT)</strong> and <strong class="ph b">Auto Negotiation (AN)</strong> tabs appear.			The <strong class="ph b">1Gb/10Gb Ethernet</strong> variant (1G/10GbE) does not implement the LT			and AN functions. </p>		    <p class="p">Complete the following steps to parameterize the 10GBASE-KR PHY IP core			in the parameter editor: </p>	  </div> 	     <ol class="ol steps" id="nik1398706885287__steps_6C0EF9D86FB9456FB6BCAC56B0580A1D"><li class="li step stepexpand" id="nik1398706885287__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate the <span class="ph uicontrol"> Arria 10 1G/10GbE and 10GBASE-KR PHY</span> from the IP Catalog. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>.			 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706885287__step_5781D8A0A84246F8A0FD7B146B09E1B4">				        <span class="ph cmd"> Select <strong class="ph b">Backplane-KR</strong> from the <strong class="ph b">IP variant</strong> list located under <strong class="ph b">Ethernet <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core Type</strong>.</span>			      </li><li class="li step stepexpand" id="nik1398706885287__step_84432D2B5A8F4DCDAF5477D02DD72E3E">            <span class="ph cmd"> Use the parameter values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706886207" title="The 10GBASE-R parameters specify basic features of the 10GBASE-R PCS. The FEC options also allow you to specify the FEC ability.">10GBASE-R Parameters</a>, <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706887455">10GBASE-KR Auto-Negotiation and Link Training Parameters</a>, and						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706887970">10GBASE-KR Optional Parameters</a> as a starting point. You					can then modify the setting to meet your specific requirements. </span> 		       </li><li class="li step stepexpand" id="nik1398706885287__step_1E9AB8407E4B4D2D94365F6A8ADEB5D9">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate HDL</strong> to generate the <span class="ph uicontrol">10GBASE-KR PHY</span> IP core top-level HDL			 file.</span> 		   		       </li></ol>		    <div class="section result" id="nik1398706885287__result_N100B3_N10049_N10001">			      <div class="note note" id="nik1398706885287__note_N100B7_N100B3_N10049_N10001"><span class="notetitle">Note:</span> You might observe timing violations. If the timing path is within the IP, you can				ignore these violations. This will be fixed in a future release of the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software.</div>		    </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="#nik1398706887455">10GBASE-KR Auto-Negotiation and Link Training Parameters</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706887455">
          <h1>
          
            10GBASE-KR Auto-Negotiation and Link Training Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706887455__table_A44C4B32923248AB8E29EA91DDC155A3" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 110. &nbsp;</span>Auto Negotiation and Link Training  Settings</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d87349e180" valign="top" width="28.57142857142857%"> 				                 <strong class="ph b">Name 				</strong> 			               </th>                  <th class="entry" id="d87349e186" valign="top" width="14.285714285714285%"> 				                 <strong class="ph b">Range</strong> 			               </th>                  <th class="entry" id="d87349e192" valign="top" width="57.14285714285714%"> 				                 <strong class="ph b">Description</strong> 			               </th>               </tr>            </thead>            <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Enable Auto-Negotiation</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">Enables or disables the Auto-Negotiation							feature.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Pause ability-C0</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">Depends upon MAC. Local device pause capability C2:0							= D12:10 of AN word.<p class="p">C0 is the same as							PAUSE.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Pause ability-C1</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">Depends upon MAC. Local device pause capability C2:0							= D12:10 of AN word.<p class="p">C1 is the same as							ASM_DIR.</p>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Enable Link Training</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">Enables or disables the Link Training							feature.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Maximum bit error count</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <p class="p">                        <span class="ph uicontrol">15, 31, 63, 127, 255, 511, 1023</span>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">							              <p class="p">Specifies the number of bit errors for the error counter expected								during each step of the link training. If the number of errors								exceeds this number for each step, the core returns an error. The								number of errors depends upon the amount of time for each step and								the quality of the physical link media.</p>							              <p class="p">The default value is 511.</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d87349e180 " valign="top" width="28.57142857142857%">                     <strong class="ph b">Number of frames to send before sending actual								data</strong>                  </td>						            <td class="entry" headers="d87349e186 " valign="top" width="14.285714285714285%">							              <p class="p">                        <span class="ph uicontrol">127, 255</span>                     </p>						            </td>						            <td class="entry" headers="d87349e192 " valign="top" width="57.14285714285714%">							              <p class="p">This timer is started when the local receiver is trained and detects								that the remote receiver is ready to receive data. The local								physical medium dependent (PMD) layer delivers									<samp class="ph codeph">wait_timer</samp> additional training frames to ensure								that the link partner correctly detects the local receiver								state.</p>							              <p class="p">The default value is 127.</p>						            </td>					          </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706887970">
          <h1>
          
            10GBASE-KR Optional Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706887970__table_E30DB71DF6B54BFD86F115A1C4AEAA56" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 111. &nbsp;</span>Optional Parameters</span></span><span class="desc tabledesc">In the following table, the exact correspondence between numerical		values and voltages is pending characterization of the Native PHY.	 </span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d87879e183" valign="top" width="25.134649910233392%"> Name 			 </th> 			               <th class="entry" id="d87879e186" valign="top" width="17.953321364452425%"> Value 			 </th> 			               <th class="entry" id="d87879e189" valign="top" width="56.91202872531418%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%"> 				                 <strong class="ph b">PHY Management clock (MGMT_CLK) frequency in MHz 				</strong> 			               </td> 			               <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">							              <samp class="ph codeph">100-162 </samp>                  </td> 			               <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">							              <p class="p">Determines								the value of the Link Fail Inhibit timer in IEEE 802.3 clause								73.10.2. </p>							              <ul class="ul" id="nik1398706887970__ul_yqc_j14_zr">								                <li class="li">500 - 510 ms for BASE-R</li>								                <li class="li">40 â 50 ms for GbE, XAUI</li>							              </ul>							              <p class="p"> The default value is 125.</p>						            </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">VMAXRULEVOD tap MAX Rule</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%"> 				                 <samp class="ph codeph">0-31</samp> 			               </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the maximum V<sub class="ph sub">OD</sub>. The default value is 30.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">VMINRULEDevice VMIN Rule</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the minimum V<sub class="ph sub">OD</sub>. The default value is 6.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">VODMINRULEVOD tap MIN Rule</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the minimum V<sub class="ph sub">OD</sub> for the first tap. The defaultvalue is 14.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">VPOSTRULE</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-38</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the maximum value that the internal algorithm for pre-emphasis							tests							in determining the optimum post-tap setting. The default value is							25.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">VPRERULE</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies							the maximum value that the internal algorithm for pre-emphasis will ever							test in determining the optimum pre-tap							setting.							The default value is 16.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">PREMAINVALPreset VOD tap Value</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the Preset V<sub class="ph sub">OD</sub> value. This value is set by thePreset command of the link training protocol, definedin Clause 72.6.10.2.3.1 of the Link Training protocol.  This is the value from which the algorithm starts.The default value is 30.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">PREPOSTVAL</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the preset Post-tap value. The default value is 0.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">PREPREVAL</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-15</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the preset Pre-tap value. The default value is 0.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">INITMAINVALInit VOD tap Value</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-31</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies							the initial V<sub class="ph sub">OD</sub> value. This value is set by							the Initialize command of the link training protocol, defined in Clause							72.6.10.2.3.2 of <cite class="cite">IEEE Std							802.3apâ2007</cite>.							The default value is 25.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">INITPOSTVALInit Post tap Value</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-38</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies the initial Post-tap value. The default value is 13.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d87879e183 " valign="top" width="25.134649910233392%">                     <strong class="ph b">INITPREVALInit Pre tap Value</strong>                  </td>                  <td class="entry" headers="d87879e186 " valign="top" width="17.953321364452425%">                     <samp class="ph codeph">0-15</samp>                  </td>                  <td class="entry" headers="d87879e189 " valign="top" width="56.91202872531418%">Specifies							the initial Pre-tap							value.							The default value is 3.</td>               </tr> 		   		   		   		   		   		   		   		   		   		   		   		   		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706889394">
          <h1>
          
            10GBASE-KR PHY Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig props_rev_13.0_sp1" id="nik1398706889394__fig_47D5F240AFEC423CBD9CF61616B57505"><span class="figcap"><span class="enumeration fig-enumeration">Figure 70.&nbsp;</span>10GBASE-KR Top-Level Signals</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706889394__image_F7F47AD5119A43BA8E6495253CB3D1C9" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706888407.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <p class="p">The block diagram shown in the GUI labels the external pins with the interface			type and places the interface name inside the box. The interface type and name are used			in the <strong class="ph b">_hw.tcl</strong> file. If you turn on <strong class="ph b">Show signals</strong>, the <strong class="ph b">block diagram</strong> displays all top-level signal names.					</p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/qts/qsys_tcl.pdf" target="_blank" title="For more information about _hw.tcl files">            <span class="ph">               <cite class="cite">Component Interface Tcl Reference</cite>            </span>         </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706896851">
          <h1>
          
            Creating a 10GBASE-KR Design 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract"> 	      <span class="shortdesc">Follow these steps to create a 10GBASE-KR			design. </span>   </div> 	     <ol class="ol steps" id="nik1398706896851__steps_6C0EF9D86FB9456FB6BCAC56B0580A1D"><li class="li step stepexpand" id="nik1398706896851__step_D53F8ECE16604BFE8F31AF74E4BC1F5E">            <span class="ph cmd">Generate the			 10GBASE-KR PHY with the required parameterization. 		  </span> 		          <div class="itemgroup info">The 10GBASE-KR PHY IP core includes a reconfiguration block. The reconfiguration block provides the Avalon-MM interface to access the PHY registers. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706896851__step_325F17407DE64DC899EF270B03947E0A">				        <span class="ph cmd">Instantiate a reset controller. You can generate a Transceiver					Reset Controller IP core from the IP Catalog. You must connect the Transceiver					Reset Controller IP core and 10GBASE-KR PHY IP core power and reset signals.				</span>			      </li><li class="li step stepexpand" id="nik1398706896851__step_3C9F33332E274A1595471CCB80820A08">            <span class="ph cmd">Instantiate one TX PLL for the 1G data rate and one TX PLL for the 10G data					rate. Connect the high speed serial clock and PLL lock signals between					10GBASE-KR PHY and TX PLLs. For the 1G data rate you can use either fPLL, ATX					PLL, or CMU PLL. For the 10G data rate you can use ATX PLL or CMU PLL. </span> 		       </li><li class="li step stepexpand" id="nik1398706896851__step_FCC537510C804431B3C59EE0001EE640">            <span class="ph cmd"> Generate a fPLL to create the 156.25 MHz XGMII clock from the 10G reference					clock. </span> 		       </li><li class="li step stepexpand" id="nik1398706896851__step_815A870C2A6D49C3BB8B16BFF27FF66B">            <span class="ph cmd">Use the 			 <samp class="ph codeph">tx_pma_divclk</samp> from the 10GBASE-KR PHY or generate a			 fPLL to create the 			 <span class="ph">156.25 MHz</span> XGMII clock from the 10G reference clock. 		  </span> 		          <div class="itemgroup info">Unlike in the 10GBASE-KR PHY IP core for Stratix V devices, no			 Memory Initialization Files (<strong class="ph b">.mif</strong>) are required for the 10GBASE-KR			 design in 			 <span class="keyword">Arria 10</span> devices. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706896851__step_01A0D506AFAE40DEA9C3638C0595807A">            <span class="ph cmd"> Complete the			 design by creating a top level module to connect all the IP (10GBASE-KR PHY IP core,			 PLL IP core, and Reset Controller) blocks.</span> 		       </li></ol>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707031354">fPLL</a></div><div><a class="link" href="#nik1398707033807" title="The clock multiplier unit (CMU) PLL resides locally within each transceiver channel.">CMU PLL</a></div><div><a class="link" href="#nik1398707029509" title="The ATX PLL contains LC tank-based voltage controlled oscillators (VCOs).">ATX PLL</a></div><div><a class="link" href="#nik1398707081227" title="Transceiver PHY Reset Controller is a configurable IP core that resets transceivers mainly in response to PLL lock activity. You can use this IP core rather than creating your own user-coded reset controller.">Using the Transceiver PHY Reset Controller</a></div><div><a class="link" href="#nik1398706884834">10GBASE-KR Functional Description</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706899465">
          <h1>
          
            Design Example 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706899465__fig_853ABCB46B814637B93F5AD3904F7065"><span class="figcap"><span class="enumeration fig-enumeration">Figure 71.&nbsp;</span>PHY-Only Design Example with Two Backplane Ethernet and Two			 Line-Side (1G/10G) Ethernet Channels</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706899465__image_9881721096374A229337EDFB29543EA7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706898462.svg" type="image/svg+xml"></embed> 		    </div></div> 	  	    </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples" target="_blank">Arria 10 Transceiver PHY Design Examples		</a></div><div><a class="link" href="http://www.altera.com/literature/ug/10Gbps_MAC.pdf" target="_blank" title="For more information about latency in the MAC as part of the Precision Time Protocol implementation.">				        <span class="ph">               <cite class="cite">10-Gbps Ethernet MAC IP Function User						Guide</cite>            </span>.</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706902539">
          <h1>
          
            1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  		  <div class="body conbody"><div class="abstract">		     <span class="shortdesc"> The Ethernet standard comprises many different PHY standards with			variations in signal transmission medium and data rates. </span>			  </div>				    <p class="p">The 1G/10Gbps Ethernet PHY IP core targets the reconfigurable			10-Mbps/100-Mbps/1-Gbps/10-Gbps data rates with one core dynamically. This Ethernet PHY			interfaces to 1G/10GbE dual speed SFP+ pluggable modules, 10MBâ10GbE 10GBASE-T, and			10MB/100MB/1000MB <span class="ph nb">1000BASE-T</span> copper external			PHY devices to drive CAT-6/7 shielded twisted pair cables, and chip-to-chip interfaces. </p>		    <p class="p"> The 1G/10 Gbps Ethernet PHY (1G/10GbE ) IP function allows you to support			the following features of Ethernet standards: </p>		    <ul class="ul" id="nik1398706902539__ul_1C223B5576C6426791E9E2D862CDAB69">			      <li class="li" id="nik1398706902539__li_0B50A18CB74A433D8FF4B3505581EA6C">1 GbE protocol as defined in					<em class="ph i">Clause 36</em> of the<em class="ph i"> IEEE 802.3-2008					Standard</em>			      </li>			      <li class="li" id="nik1398706902539__li_BD8DF6FD175B4231A8B1B71816B80ACE">GMII to connect the PHY with				a media access control (MAC) as defined in <em class="ph i">Clause 35 </em>of the					<em class="ph i">IEEE 802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_DB27B475B1034405BACCD4D83507B433">Gigabit Ethernet				Auto-negotiation as defined in <em class="ph i">Clause 37</em> of the <em class="ph i">IEEE 802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_9159413DFED648C0AECCC8C6C7F38BF6">10GBASE-R Ethernet protocol				as defined in <em class="ph i">Clause 49 </em> of the <em class="ph i">IEEE					802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_907ED83C72C94A7CABE0A8DA0B27E88B">Single data rate (64 data				bits and 8 control bits) XGMII to provide simple and inexpensive interconnection				between the MAC and the PHY as defined in <em class="ph i">Clause 46</em> of the <em class="ph i">IEEE 802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_138C4BEB73BC4D03B6337163D81B8DDB">SGMII				10-Mbps/100-Mbps/1-Gbps data rate where 10-Mbps/100-Mbps MII to connect physical				media with the MAC as defined in <em class="ph i">Clause 22</em> of the <em class="ph i">IEEE 802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_ACA739E23BB14AD1AAC19F25657C350E">Forward Error				correction(FEC) as defined in <em class="ph i">Clause 74</em> of the <em class="ph i">IEEE 802.3-2008 Standard </em>			      </li>			      <li class="li" id="nik1398706902539__li_53C3B5B8C89D44208E101F7999F103B9"> Precision time protocol				(PTP) as defined in the <em class="ph i">IEEE 1588 Standard</em>			      </li>		    </ul>				    <p class="p"> The 1G/10Gbps Ethernet PHY IP Core allows you to implement the 1GbE			protocol using the Standard PCS and to implement the 10GbE protocol using Enhanced PCS			and PMA. You can switch dynamically between the 1G and 10G data rates using dynamic			reconfiguration to reprogram the core. Or, you can use the speed detection option to			automatically switch data rates based on received data. </p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706902539__fig_C76677A0839A4E35A1AE24FC82541659"><span class="figcap"><span class="enumeration fig-enumeration">Figure 72.&nbsp;</span>Top Level Modules of the 1G/10GbE PHY IP Function</span><span class="desc figdesc">The Enhanced PCS receives and transmits XGMII data. The Standard				PCS receives and transmits GMII data.</span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706902539__image_108E1A26083A45C2926B4B5317A22366" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706877233.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">			For more			information about clock and reset signal descriptions, refer to <cite class="cite">Clock and Reset				Interfaces</cite>.</p>		    <p class="p">An AvalonâMM slave interface provides access to the			1G/10GbE PHY IP Core registers. These registers control many of the functions of the			other blocks. Many of these bits are defined in <em class="ph i">Clause 45 of IEEE				802.3ap-2008 Standard</em>. </p>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706907052">Clock and Reset Interfaces</a></div><div><a class="link" href="http://www.ieee802.org/3/" target="_blank">IEEE Std 802.3ap-2008 Standard </a></div><div><a class="link" href="http://standards.ieee.org/findstds/standard/61588-2009.html" target="_blank"> Standard for a Precision Clock Synchronization Protocol for				Networked Measurement and Control Systems </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706902882">
          <h1>
          
            1G/10GbE PHY Release Information 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This topic provides information about this release of the		1G/10GbE PHY IP Core. 	 </span>   </div>	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706902882__table_25B23C1859F5433D8605FF4B76389952" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 126. &nbsp;</span>1G/10GbE Release Information</span></span></caption>                                    <thead align="left" class="thead">		             <tr class="row">			               <th class="entry" id="d111327e171" valign="top" width="NaN%">Item 			 </th>			               <th class="entry" id="d111327e174" valign="top" width="NaN%">Description 			 </th>		             </tr>            </thead>		          <tbody class="tbody">		             <tr class="row">			               <td class="entry" headers="d111327e171 " valign="top" width="NaN%">Version 			 </td>			               <td class="entry" headers="d111327e174 " valign="top" width="NaN%">16.0</td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d111327e171 " valign="top" width="NaN%">Release Date 			 </td>			               <td class="entry" headers="d111327e174 " valign="top" width="NaN%">May 2016 </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d111327e171 " valign="top" width="NaN%">Ordering Codes 			 </td>			               <td class="entry" headers="d111327e174 " valign="top" width="NaN%"> 				                 <p class="p">IP-1G10GBASER (primary) 				</p>                     <p class="p">IPR-1G10GBASER (renewal code)</p> 			               </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d111327e171 " valign="top" width="NaN%">Product ID 			 </td>			               <td class="entry" headers="d111327e174 " valign="top" width="NaN%"> 0107 </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d111327e171 " valign="top" width="NaN%">Vendor ID 			 </td>			               <td class="entry" headers="d111327e174 " valign="top" width="NaN%">6AF7 			 </td>		             </tr>		          </tbody>	        </table></div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706903209">
          <h1>
          
            1G/10GbE PHY Performance and Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This topic provides performance and resource utilization for the		1G/10GbE PHY IP core in Arria 10 devices. 	 </span>   </div> 	     <div class="section" id="nik1398706903209__section_C6AFEE72C5AA46D5BDE4A2083D806151"> 		       <p class="p">The following table shows the typical expected resource utilization for selected				configurations using the Quartus Prime software version 15.1. The numbers of ALMs				and logic registers are rounded up to the nearest 50. </p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706903209__table_4FCA172D34F045F3819FB0E9B6CC8A6D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 127. &nbsp;</span>1GbE/10GbE PHY Performance and Resource Utilization</span></span></caption>                                                                                          <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d111572e183" valign="top" width="33.33333333333333%"> Variant 				</th> 				                 <th align="center" class="entry" id="d111572e186" valign="top" width="16.666666666666664%"> ALMs 				</th> 				                 <th align="center" class="entry" id="d111572e189" valign="top" width="16.666666666666664%"> ALUTs 				</th> 				                 <th align="center" class="entry" id="d111572e192" valign="top" width="16.666666666666664%"> Registers 				</th> 				                 <th align="center" class="entry" id="d111572e195" valign="top" width="16.666666666666664%"> M20K 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d111572e183 " valign="top" width="33.33333333333333%"> 1G/10GbE PHY with IEEE 1588 				v2</td> 				                 <td align="center" class="entry" headers="d111572e186 " valign="top" width="16.666666666666664%">2650 				</td> 				                 <td align="center" class="entry" headers="d111572e189 " valign="top" width="16.666666666666664%">3950 				</td> 				                 <td align="center" class="entry" headers="d111572e192 " valign="top" width="16.666666666666664%">5100 				</td> 				                 <td align="center" class="entry" headers="d111572e195 " valign="top" width="16.666666666666664%">6				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d111572e183 " valign="top" width="33.33333333333333%"> 1G/10GbE PHY 				</td> 				                 <td align="center" class="entry" headers="d111572e186 " valign="top" width="16.666666666666664%">1500 				</td> 				                 <td align="center" class="entry" headers="d111572e189 " valign="top" width="16.666666666666664%">2350 				</td> 				                 <td align="center" class="entry" headers="d111572e192 " valign="top" width="16.666666666666664%">2850 				</td> 				                 <td align="center" class="entry" headers="d111572e195 " valign="top" width="16.666666666666664%">2 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d111572e183 " valign="top" width="33.33333333333333%"> 1G/10GbE PHY with FEC 				</td> 				                 <td align="center" class="entry" headers="d111572e186 " valign="top" width="16.666666666666664%">1500 				</td> 				                 <td align="center" class="entry" headers="d111572e189 " valign="top" width="16.666666666666664%">2350 				</td> 				                 <td align="center" class="entry" headers="d111572e192 " valign="top" width="16.666666666666664%">2850 				</td> 				                 <td align="center" class="entry" headers="d111572e195 " valign="top" width="16.666666666666664%">2 				</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706905603">
          <h1>
          
            1G/10GbE PHY Functional Description 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body conbody">		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706905603__fig_1C396B1B05E9496FB324720730263A3C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 73.&nbsp;</span>1G/10GbE PHY Block Diagram</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706905603__image_A72FA772E3F040C48A9388B7CE4AC84D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706903599.svg" type="image/svg+xml"></embed>		    </div></div>		    <div class="section" id="nik1398706905603__section_183B0671FD854361BE7A76FCA865A9EC"><h2 class="title sectiontitle">Standard and Enhanced PCS Datapaths</h2>			      			      <p class="p"> The Standard PCS and PMA inside the Native PHY are configured as the				Gigabit Ethernet PHY. The Enhanced PCS and PMA inside the Native PHY are configured				as the 10GBASE-R PHY. Refer to the Standard PCS and Enhanced PCS architecture				chapters for more details. </p>		    </div>		    <div class="section" id="nik1398706905603__section_533BB25E20F843B19754ADF2D7CE5C6C"><h2 class="title sectiontitle">Sequencer </h2>			      			      <p class="p"> The Sequencer controls the start-up sequence of the PHY IP,				including reset and power-on. It selects which PCS (1G or 10G) and PMA interface is				active. The Sequencer interfaces to the reconfiguration block to request a change				from one data rate to the other data rate. </p>		    </div>		    <div class="section" id="nik1398706905603__section_B04CA98DDE3C4E91BD4FC19116465CD2"><h2 class="title sectiontitle"> GigE PCS</h2>			      			      <p class="p"> The GigE PCS includes the GMII interface and <em class="ph i">Clause 37</em> auto negotiation and SGMII functionality. </p>		    </div>		    <div class="section" id="nik1398706905603__section_650B29A7EA6C4B11B73C3AFC822868D3"><h2 class="title sectiontitle"> Soft Enhanced PCS FIFO for IEEE 1588v2</h2>			      			      <p class="p">In IEEE 1588v2 mode, the enhanced PCS FIFOs for both TX and RX are constructed				in soft IP to include the latency information via the latency adjustment ports. For				more information about the required latency information in the MAC as part of the				Precision Time Protocol implementation, refer to the <cite class="cite">10-Gbps					Ethernet MAC IP Function User Guide</cite>. </p>		    </div>		    <div class="section" id="nik1398706905603__section_5B478A02C27F416A9D42286FA9C514E0"><h2 class="title sectiontitle"> Reconfiguration Block</h2>                  <p class="p">The reconfiguration				logic performs the Avalon-MM writes to the PHY for both PCS and PMA reconfiguration.				The following figure shows the details of the reconfiguration blocks. The Avalon-MM				master accepts requests from the PMA or PCS controller. It performs the				Read-Modify-Write or Write commands using the Avalon-MM interface. The PCS				controller receives data rate change requests from the Sequencer and translates them				to a series of Read-Modify-Write or Write commands to the PMA and PCS. </p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706905603__fig_N100A5_N1008A_N10020_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 74.&nbsp;</span>Reconfiguration Block Details</span><span class="desc figdesc">The 1G/10GbE PHY IP core is very flexible. For example, you					can configure it with or without IEEE 1588v2, and with or without FEC in the					enhanced PCS datapath.</span><div class="figbody">				        				        			      </div></div>         <embed class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1400621083581.svg" type="image/svg+xml"></embed>      </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398706947370">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="The Physical Medium Attachment (PMA) acts as the analog front end for the Arria 10 transceivers.">Arria 10 PMA Architecture</a></div><div><a class="link" href="http://www.altera.com/literature/ug/10Gbps_MAC.pdf" target="_blank" title="For more information about latency in the MAC as part of the Precision Time Protocol implementation.">				        <span class="ph">               <cite class="cite">10-Gbps Ethernet MAC IP Function User						Guide</cite>            </span>.</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706907052">
          <h1>
          
            Clock and Reset Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398706907052__section_24828CFA29C84C5FAB94C3D885C9CA30">			      <p class="p">You can use a fPLL or a CMU PLL to generate the clock for the TX PMA				for the 1G data rate. For the 10G data rate, you can use the ATX PLL or the CMU PLL.				For the 1G data rate, the frequency of the TX and RX clocks is 125 MHz, which is 1/8				of the MAC data rate. For the 10G data rate, the frequency of TX and RX clocks is				156.25 MHz, 1/64 of the MAC data rate. You can generate the 156.25 MHz clock				directly by using a fPLL, or you can divide the clock from TX PLL by 33. The				1G/10GbE PHY does not support bonded clocks. </p>			      <p class="p"> The following figure provides an overview of the clocking for this				core. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706907052__fig_3BE290BE8F2B4EBFBDF773D24654E06C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 75.&nbsp;</span> Clocks for Standard and 10G PCS and TX PLLs</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706907052__image_8AD2DF3CE9D04F7BA1FCB28B2821064A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706906055.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p"> The following table describes the clock and reset signals. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706907052__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 128. &nbsp;</span>Clock and Reset Signals</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d112153e170" valign="top" width="28.57142857142857%"> Signal Name </th>							              <th class="entry" id="d112153e173" valign="top" width="14.285714285714285%"> Direction </th>							              <th class="entry" id="d112153e176" valign="top" width="57.14285714285714%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_serial_clk_10g</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> High speed clock from the 10G PLL								to drive 10G PHY TX PMA. The frequency of this clock is <span class="ph">5.15625 GHz</span>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_serial_clk_1g</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">The clock from the external 1G PLL								to drive the TX high speed serial interface (HSSI) circuits.								Connected to the <samp class="ph codeph">tx_serial_clk</samp>								input of the native PHY.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">rx_cdr_ref_clk_10g</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> 10G PHY RX PLL reference clock.								This clock frequency can be <span class="ph">644.53125 MHz</span>								or <span class="ph">322.2656 MHz</span>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">rx_cdr_refclk_1g</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">The RX 1G PLL reference clock to								drive the RX HSSI circuits. Connected to the <samp class="ph codeph">rx_cdr_refclk</samp> input of the native PHY.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">mgmt_clk</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Avalon-MM clock and control system								clock. Its frequency range is 100 MHz to 125 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">mgmt_clk_reset</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">When asserted, it resets the whole								PHY.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_tx_clk</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Clock for XGMII TX interface with								MAC. Can be connected to <samp class="ph codeph">tx_div_clkout</samp>. This drives the <samp class="ph codeph">tx_coreclkin</samp> port of the Native								PHY.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_rx_clk</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">The clock for the XGMII RX								interface with the MAC. <span class="keyword">Intel</span> recommends connecting it directly to								a PLL for use with TSE. This drives <samp class="ph codeph">rx_coreclkin</samp> of the native PHY. Its frequency is								156.25 or 312.5 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">									tx_clkout</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Output </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Transmit parallel clock. It is sourced from <samp class="ph codeph">out_pld_pcs_tx_clk_out</samp> on the HSSI.								This could be used to provide the XGMII clocks or the GMII clocks,								though if the PHY is reconfigured, the frequency								changes.								Its frequency is 125, 156.25, 161, 258, or 312.5 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">rx_clkout</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Output </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Receive parallel clock. It is sourced from <samp class="ph codeph">out_pld_pcs_rx_clk_out</samp> on the HSSI. If								the PHY is reconfigured, the frequency								changes.								Its frequency is 125, 156.25, 161, 258, or 312.5 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">									tx_pma_clkout</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Output </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Transmit PMA clock. This is the								clock for the 1588 mode TX FIFO and the 1G TX and RX PCS parallel								data interface. Note: Use <samp class="ph codeph">tx_div_clkout</samp> or <samp class="ph codeph">xgmii_tx_clk</samp> for 10G TX datapath clocking. This clock								is provided for the 1G mode GMII/MII data and SyncE mode where the								clock can be used as a reference to lock an external clock source.								Its frequency is 125, 161, or 258 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> rx_pma_clkout</samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Output </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">Receive PMA clock. This is the								clock for the 1588 mode RX FIFO and the 1G RX FIFO. Note: Use									<samp class="ph codeph">tx_div_clkout</samp> or <samp class="ph codeph">xgmii_rx_clk</samp> for 10G RX datapath								clocking. This clock is provided for the SyncE mode where the clock								can be used as a reference to lock an external clock source. Its								frequency is 125, 161, or 258 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_div_clk</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Output</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">This is the transmit div33 clock, which is sourced from								the Native PHY <samp class="ph codeph">tx_pma_div_clkout</samp>.								It could be connected to the <samp class="ph codeph">xgmii_tx_clk</samp> and <samp class="ph codeph">xgmii_rx_clk</samp> clock inputs to drive the MAC interface,								though if the PHY is reconfigured to 1G mode, the frequency								changes.								Its frequency is 125, 156.25, or 312.5 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">rx_div_clk</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Output</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">This is the receive div33 clock, which is recovered								from the received data. It drives the Auto Negotiation (AN) and Link								Training (LT) logic and is sourced from the Native PHY <samp class="ph codeph">rx_pma_div_clkout</samp> port. Note: Use									<samp class="ph codeph">tx_clkout</samp> or <samp class="ph codeph">xgmii_rx_clk</samp> for 10G TX datapath								clocking. If the PHY is reconfigured to 1G mode, the frequency								changes.								Its frequency is 125, 156.25, or 312.5 MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">calc_clk_1g</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Input</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">								                <p class="p">This is the clock for the GIGE PCS 1588 mode. To achieve high									accuracy for all speed modes, the recommended frequency for										<samp class="ph codeph">calc_clk_1g</samp> is 80 MHz. In addition, the 80									MHz clock should have the same parts per million (ppm) as the									125 MHz <samp class="ph codeph">pll_ref_clk_1g</samp> input. The random error									without a rate match FIFO mode is:</p>								                <ul class="ul" id="nik1398706907052__ul_pg5_sjk_h5">									                  <li class="li"> Â±1 ns at 1000 Mbps</li>									                  <li class="li">Â± 5 ns at 100 Mbps</li>									                  <li class="li">Â± 25 ns at 10 Mbps</li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">tx_analogreset </samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> Resets the analog TX portion of								the transceiver PHY. Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">tx_digitalreset </samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> Resets the digital TX portion of								the transceiver PHY. Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">rx_analogreset </samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> Resets the analog RX portion of								the transceiver PHY. Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">rx_digitalreset </samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> Resets the digital RX portion of								the transceiver PHY. Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">usr_seq_reset </samp>							              </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%"> Input </td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%"> Resets the sequencer. Initiates								a PCS reconfiguration, and may restart AN, LT or both if these modes								are enabled. Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d112153e170 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">rx_data_ready</samp>                     </td>							              <td class="entry" headers="d112153e173 " valign="top" width="14.285714285714285%">Output</td>							              <td class="entry" headers="d112153e176 " valign="top" width="57.14285714285714%">When asserted, indicates that you can start to send								the 10G data. Synchronous to <samp class="ph codeph">xgmii_rx_clk</samp>.</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707036495">Input Reference Clock Sources</a></div><div><a class="link" href="#nik1398706949897">PLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706907457">
          <h1>
          
            Parameterizing the 1G/10GbE PHY 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		    <div class="shortdesc">This section contains the recommended parameter values for this			protocol. Refer to <span class="ph">            <cite class="cite">Using the Arria 10 Transceiver Native PHY IP				Core</cite>         </span>  for the full range of parameter values.</div>		    <p class="p">The Arria 10 1G/10GbE and 10GBASE-KR PHY IP core allows you to select either the <strong class="ph b">Backplane-KR</strong> or <strong class="ph b">1Gb/10Gb Ethernet</strong> variant.			The <strong class="ph b">1Gb/10Gb Ethernet</strong> variant (1G/10GbE) does not implement the			link training and auto-negotiation functions. </p>		    <p class="p">Complete the following steps to parameterize the 1Gb/10Gb Ethernet PHY IP			core in the parameter editor: </p>	  </div> 	     <ol class="ol steps" id="nik1398706907457__steps_6C0EF9D86FB9456FB6BCAC56B0580A1D"><li class="li step stepexpand" id="nik1398706907457__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate the <span class="ph uicontrol"> Arria 10 1G/10GbE and 10GBASE-KR PHY</span> from the IP Catalog. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>.			 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706907457__step_5781D8A0A84246F8A0FD7B146B09E1B4">				        <span class="ph cmd"> Select <strong class="ph b">1Gb/10Gb Ethernet</strong> from the <strong class="ph b">IP variant</strong> list located under <strong class="ph b">Ethernet <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core Type</strong>.</span>			      </li><li class="li step stepexpand" id="nik1398706907457__step_84432D2B5A8F4DCDAF5477D02DD72E3E">            <span class="ph cmd"> Use the parameter values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706886207" title="The 10GBASE-R parameters specify basic features of the 10GBASE-R PCS. The FEC options also allow you to specify the FEC ability.">10GBASE-R Parameters</a>, <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706886628" title="The 10M/100M/1GbE parameters allow you to specify options for the MII interface and the 1GbE data rate.">10M/100M/1Gb Ethernet Parameters</a> ,						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706887049">Speed Detection Parameters</a>, and <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398706907738" title="You can specify analog parameters using the Intel Quartus Prime Assignment Editor, the Pin Planner, or the Intel Quartus Prime Settings File (.qsf).">PHY Analog Parameters</a> as a starting point. Or, you					can select the <span class="ph uicontrol">BackPlane_wo_1588</span> option					in the <span class="ph uicontrol">Presets</span> tab on the right side of					the IP Parameter Editor. You can then modify the setting to meet your specific					requirements. </span> 		       </li><li class="li step stepexpand" id="nik1398706907457__step_1E9AB8407E4B4D2D94365F6A8ADEB5D9">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate HDL</strong> to generate the <strong class="ph b">1Gb/10Gb Ethernet</strong> IP core top-level HDL			 file.</span> 		   		       </li></ol>		    <div class="section result" id="nik1398706907457__result_N100B3_N1003A_N10001">			      <div class="note note" id="nik1398706907457__note_N100B7_N100B3_N1003A_N10001"><span class="notetitle">Note:</span> You might observe timing violations. If the timing path is within the IP, you can				ignore these violations. This will be fixed in a future release of the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software.</div>		    </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="#nik1398706885708" title="The General Options allow you to specify options common to 10GBASE-KR mode.">General Options</a></div><div><a class="link" href="#nik1398706886207" title="The 10GBASE-R parameters specify basic features of the 10GBASE-R PCS. The FEC options also allow you to specify the FEC ability.">10GBASE-R Parameters</a></div><div><a class="link" href="#nik1398706886628" title="The 10M/100M/1GbE parameters allow you to specify options for the MII interface and the 1GbE data rate.">10M/100M/1Gb Ethernet Parameters</a></div><div><a class="link" href="#nik1398706887049">Speed Detection Parameters</a></div><div><a class="link" href="#nik1398706907738" title="You can specify analog parameters using the Intel Quartus Prime Assignment Editor, the Pin Planner, or the Intel Quartus Prime Settings File (.qsf).">PHY Analog Parameters</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706885708-01">
          <h1>
          
            General Options 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The General Options allow you to specify options common to 10GBASE-KR mode. 	 </span>   </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706885708__table_DD04F2DDC8AB45B69E991A19F9A9D12B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 129. &nbsp;</span>General Options Parameters</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d113932e173" valign="top" width="26.666666666666668%"> Parameter Name 			 </th> 			               <th class="entry" id="d113932e176" valign="top" width="20%"> Options 			 </th> 			               <th class="entry" id="d113932e179" valign="top" width="53.333333333333336%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		   		   		   		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <span class="ph uicontrol">Enable internal PCS reconfiguration logic</span>						            </td>						            <td class="entry" headers="d113932e176 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>							           </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> This parameter is only an option when <samp class="ph codeph">SYNTH_SEQ</samp> = 0. When set to 0, it does not include the							reconfiguration module or expose the <samp class="ph codeph">start_pcs_reconfig</samp> or <samp class="ph codeph">rc_busy</samp> ports. When set to 1, it provides a simple							interface to initiate reconfiguration between 1G and 10G modes. </td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <span class="ph uicontrol">Enable IEEE 1588 Precision Time								Protocol</span>                  </td>						            <td class="entry" headers="d113932e176 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>							           </td>						            <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, you enable the IEEE							1588 Precision Time Protocol logic for both 1G and 10G modes.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <span class="ph uicontrol">Enable M20K block ECC								protection</span>                  </td>						            <td class="entry" headers="d113932e176 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>							           </td>						            <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, you enable error correction code							(ECC) support on the embedded Nios CPU system. This parameter is only							valid for the backplane variant.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable tx_pma_clkout port </strong>						            </td>						            <td class="entry" headers="d113932e176 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>							           </td>						            <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the <samp class="ph codeph">								tx_pma_clkout</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td>					          </tr> 		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable rx_pma_clkout port 				</strong> 			               </td> 			               <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, the <samp class="ph codeph">								rx_pma_clkout</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable tx_divclk port 				</strong> 			               </td> 			               <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the <samp class="ph codeph">tx_divclk</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable rx_divclk port 				</strong> 			               </td> 			               <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, the <samp class="ph codeph">rx_divclk</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable tx_clkout port 				</strong> 			               </td> 			               <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the <samp class="ph codeph">tx_clkout</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable rx_clkout port 				</strong> 			               </td> 			               <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, the <samp class="ph codeph">rx_clkout</samp> port is enabled. Refer to the Clock and Reset							Interfaces section for more information about this port. </td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <span class="ph uicontrol">Enable Hard PRBS support and ADME								support</span>                  </td>						            <td class="entry" headers="d113932e176 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>							           </td>						            <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When you turn on this parameter, you enable the ADME and Hard PRBS							data generation and checking logic in the Native PHY. The transceiver							toolkit (TTK) requires ADME to be enabled in the Native PHY IP							core.</td>					          </tr>               <tr class="row">                  <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b">Reference clock frequency 				</strong> 			               </td>                  <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b">                        <span class="ph">644.53125 MHz</span> 				                 </strong> 				                 <p class="p">                        <strong class="ph b"> 					                      <span class="ph">322.265625 MHz</span>                        </strong>  				                 </p> 			               </td>                  <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> Specifies the input reference clock frequency. The default is								<strong class="ph b">322.265625 MHz</strong>. 			 </td>               </tr>               <tr class="row">                  <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">							              <strong class="ph b">Enable additional control and status ports </strong>						            </td>                  <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td>                  <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> When you turn this option on, the core includes the<samp class="ph codeph">								rx_block_lock</samp> and <samp class="ph codeph">rx_hi_ber</samp> output. </td>               </tr>               <tr class="row">                  <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b props_rev_13.0_sp1">Include FEC sublayer</strong>                  </td>                  <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td>                  <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the core includes logic to implement FEC							and a soft 10GBASE-R PCS. This is applicable only for the 10G							mode.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b">Set 				  <samp class="ph codeph props_rev_13.0_sp1">FEC_ability</samp> bit on power up and				  reset 				</strong> 			               </td>                  <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td>                  <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When							you turn on this parameter, the core sets the <samp class="ph codeph">Assert KR FEC Ability</samp> bit (0xB0[16]) FEC ability bit							during power up and reset, causing the core to assert the FEC ability.							This option is required for FEC functionality.							</td>               </tr>               <tr class="row">                  <td class="entry" headers="d113932e173 " valign="top" width="26.666666666666668%">                     <strong class="ph b props_rev_13.0_sp1">Set 				  <samp class="ph codeph">FEC_Enable</samp> bit on power up and reset 				</strong> 			               </td>                  <td class="entry" headers="d113932e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td>                  <td class="entry" headers="d113932e179 " valign="top" width="53.333333333333336%">When							you turn on this parameter, the core sets the <samp class="ph codeph">KR								FEC Request</samp> bit (<samp class="ph codeph">0xB0[18]</samp>) during power up							and reset, causing the core to request the FEC ability during Auto							Negotiation. This option is required for FEC functionality.							</td>               </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706886207-01">
          <h1>
          
            10GBASE-R Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The 10GBASE-R parameters specify basic features of the 10GBASE-R		PCS. The FEC options also allow you to specify the FEC ability. 	 </span>   </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706886207__table_8906BD3EA84C44E7B240809525041453" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 130. &nbsp;</span>10GBASE-R Parameters</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d115168e173" valign="top" width="26.666666666666668%"> Parameter Name 			 </th> 			               <th class="entry" id="d115168e176" valign="top" width="20%"> Options 			 </th> 			               <th class="entry" id="d115168e179" valign="top" width="53.333333333333336%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d115168e173 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b">10GbE Reference clock frequency 				</strong> 			               </td> 			               <td class="entry" headers="d115168e176 " valign="top" width="20%"> 				                 <strong class="ph b">                        <span class="ph">644.53125 MHz</span> 				                 </strong> 				                 <p class="p">                        <strong class="ph b"> 					                      <span class="ph">322.265625 MHz</span>                        </strong> 				                 </p> 			               </td> 			               <td class="entry" headers="d115168e179 " valign="top" width="53.333333333333336%"> Specifies the input reference clock frequency. The default is								<strong class="ph b">322.265625 MHz</strong>. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115168e173 " valign="top" width="26.666666666666668%">							              <strong class="ph b">Enable additional control and status ports </strong>						            </td> 			               <td class="entry" headers="d115168e176 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d115168e179 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the core includes the<samp class="ph codeph">				  rx_block_lock</samp> and 				<samp class="ph codeph">rx_hi_ber</samp> ports. 			 </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_rev_13.0_sp1" frame="border" id="nik1398706886207__table_81B028418B6646C5AC2D34FD31228261" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 131. &nbsp;</span>FEC Options</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d115168e269" valign="top" width="26.666666666666668%"> Parameter Name 			 </th> 			               <th class="entry" id="d115168e272" valign="top" width="20%"> Options 			 </th> 			               <th class="entry" id="d115168e275" valign="top" width="53.333333333333336%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d115168e269 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b props_rev_13.0_sp1">Include FEC sublayer</strong> 			               </td> 			               <td class="entry" headers="d115168e272 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d115168e275 " valign="top" width="53.333333333333336%"> When you turn on this parameter, the core includes logic to				implement FEC and a soft 10GBASE-R PCS. 			 </td> 		             </tr> 		   		   		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706886628">
          <h1>
          
            10M/100M/1Gb Ethernet Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The 10M/100M/1GbE parameters allow you to specify options for		the MII interface and the 1GbE data rate. 	 </span>   </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706886628__table_DD04F2DDC8AB45B69E991A19F9A9D12B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 132. &nbsp;</span>10M/100M/1Gb Ethernet</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d115521e190" valign="top" width="26.666666666666668%"> Parameter Name 			 </th> 			               <th class="entry" id="d115521e193" valign="top" width="20%"> Options 			 </th> 			               <th class="entry" id="d115521e196" valign="top" width="53.333333333333336%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d115521e190 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b"> Enable 1Gb Ethernet protocol</strong> 			               </td> 			               <td class="entry" headers="d115521e193 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d115521e196 " valign="top" width="53.333333333333336%"> When you turn this option on, the core includes the GMII interface and							related logic. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115521e190 " valign="top" width="26.666666666666668%">							              <strong class="ph b">Enable 10Mb/100Mb Ethernet functionality</strong>						            </td> 			               <td class="entry" headers="d115521e193 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d115521e196 " valign="top" width="53.333333333333336%"> When you turn this option on, the core includes the MII PCS.				It also supports 4-speed mode to implement a 10M/100M interface to the MAC for				the GbE line rate. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115521e190 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b"> PHY ID (32 bits)</strong> 			               </td> 			               <td class="entry" headers="d115521e193 " valign="top" width="20%"> 32-bit value </td> 			               <td class="entry" headers="d115521e196 " valign="top" width="53.333333333333336%"> 				                 <p class="p">An optional 32-bit value that serves as a unique identifier for				  a particular type of PCS. The identifier includes the following components: 				</p> 				                 <ul class="ul" id="nik1398706886628__ul_7076A12AEE4E48F9B0E26226905E3116"> 				                    <li class="li" id="nik1398706886628__li_445F4C68537F473E851A05D298D8850F">Bits 3-24 of the					 Organizationally Unique Identifier (OUI) assigned by the IEEE 				  </li> 				                    <li class="li" id="nik1398706886628__li_793A9938B6084883BD5956DB070DF68A"> 6âbit model number 				  </li> 				                    <li class="li" id="nik1398706886628__li_106A59F0A1004973A4B2C6AC2B526A20">4-bit revision					 number 				  </li> 				                 </ul> 				                 <p class="p"> If unused, do not change the default value which is 0x00000000.				  				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115521e190 " valign="top" width="26.666666666666668%">							              <strong class="ph b"> PHY core version (16 bits)</strong>						            </td> 			               <td class="entry" headers="d115521e193 " valign="top" width="20%">16-bit value  </td> 			               <td class="entry" headers="d115521e196 " valign="top" width="53.333333333333336%"> This is an optional 16âbit value that identifies the PHY core version. </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706887049-01">
          <h1>
          
            Speed Detection Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706887049__section_57F3346C80A04842839F8CE16EF0BFAD"> Selecting the speed			detection option gives the PHY the ability to detect to link partners that support			1G/10GbE but have disabled Auto-Negotiation. During Auto-Negotiation, if AN cannot			detect Differential Manchester Encoding (DME) pages from a link partner, the Sequencer			reconfigures to 1GbE and 10GbE modes (Speed/Parallel detection) until it detects a valid			1G or 10GbE pattern. </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706887049__table_73E4A916186D43C6B7542335F8F32779" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 133. &nbsp;</span>Speed Detection</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d115880e170" valign="top" width="26.666666666666668%"> Parameter Name 			 </th> 			               <th class="entry" id="d115880e173" valign="top" width="20%"> Options 			 </th> 			               <th class="entry" id="d115880e176" valign="top" width="53.333333333333336%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d115880e170 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b"> Enable automatic speed detection</strong> 			               </td> 			               <td class="entry" headers="d115880e173 " valign="top" width="20%"> 				                 <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p> 			               </td> 			               <td class="entry" headers="d115880e176 " valign="top" width="53.333333333333336%"> 				                 <p class="p">When you turn this option <strong class="ph b">On</strong>, the core includes the								Sequencer block that sends reconfiguration requests to detect 1G or								10GbE when the Auto Negotiation block is not able to detect AN data. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115880e170 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b"> AvalonâMM clock frequency</strong> 			               </td> 			               <td class="entry" headers="d115880e173 " valign="top" width="20%">							              <samp class="ph codeph">100-162 MHz </samp>						            </td> 			               <td class="entry" headers="d115880e176 " valign="top" width="53.333333333333336%"> Specifies the clock frequency for 				<samp class="ph codeph">phy_mgmt_clk</samp>. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115880e170 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b">Link fail inhibit time for 10Gb Ethernet 				</strong> 			               </td> 			               <td class="entry" headers="d115880e173 " valign="top" width="20%"> 				                 <samp class="ph codeph">504 ms</samp> 			               </td> 			               <td class="entry" headers="d115880e176 " valign="top" width="53.333333333333336%"> Specifies the time before 				<samp class="ph codeph">link_status</samp> is set to FAIL or OK. A link fails if				the 				<samp class="ph codeph">link_fail_inhibit_time</samp> has expired before 				<samp class="ph codeph">link_status</samp> is set to OK. The legal range is				500-510 ms. For more information, refer to 				<em class="ph i">"Clause 73 Auto Negotiation for Backplane Ethernet"</em> in<em class="ph i">				  IEEE Std 802.3ap-2007</em>. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d115880e170 " valign="top" width="26.666666666666668%"> 				                 <strong class="ph b">Link fail inhibit time for 1Gb Ethernet 				</strong> 			               </td> 			               <td class="entry" headers="d115880e173 " valign="top" width="20%"> 				                 <samp class="ph codeph">40-50 ms</samp> 			               </td> 			               <td class="entry" headers="d115880e176 " valign="top" width="53.333333333333336%"> Specifies the time before<samp class="ph codeph"> link_status</samp>							is set to FAIL or OK . A link fails if the								<samp class="ph codeph">link_fail_inhibit_time</samp> has expired before <samp class="ph codeph">link_status</samp> is set to OK. The legal range							is 40-50 ms.													</td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d115880e170 " valign="top" width="26.666666666666668%">                     <strong class="ph b">Enable PCS-Mode port</strong>                  </td>						            <td class="entry" headers="d115880e173 " valign="top" width="20%">							              <strong class="ph b"> On</strong>                     <p class="p">                        <strong class="ph b">Off</strong>                     </p>						            </td>						            <td class="entry" headers="d115880e176 " valign="top" width="53.333333333333336%">Enables or disables the PCS-Mode port.</td>					          </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706907738">
          <h1>
          
            PHY Analog Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc"> You can specify analog parameters using the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> Assignment Editor, the Pin Planner, or the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> Settings File (<strong class="ph b">.qsf</strong>). </span>   </div>	   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706909193">
          <h1>
          
            1G/10GbE PHY Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706909193__fig_47D5F240AFEC423CBD9CF61616B57505"><span class="figcap"><span class="enumeration fig-enumeration">Figure 76.&nbsp;</span>1G/10GbE PHY Top-Level Signals</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706909193__image_83737E0AA4184F39ACA59305522D10C2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706908097.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <p class="p">The block diagram shown in the parameter editor labels the external pins with			the interface type and places the interface name inside the box. The interface type and			name are provided in the <strong class="ph b">_hw.tcl</strong> file. If you turn on <strong class="ph b">Show signals</strong>, the <strong class="ph b">block diagram</strong> displays			all top-level signal names. For more information about <strong class="ph b">_hw.tcl</strong>			files, refer to the <em class="ph i">Component Interface Tcl Reference </em>chapter in			volume 1 of the <em class="ph i">            <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> Handbook</em>. </p> 	     <div class="note note" id="nik1398706909193__note_N10045_N10018_N10001"><span class="notetitle">Note:</span> 			      <span class="keyword">               Intel<sup>Â®</sup>            </span> is deprecating some of the signals shown in this			figure. The descriptions of these signals identifies them as not functional. </div> 	    </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/qts/qsys_tcl.pdf" target="_blank">Component Interface Tcl Reference 		</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706889706-01">
          <h1>
          
            Clock and Reset Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"> 	     <div class="section" id="nik1398706889706__section_24828CFA29C84C5FAB94C3D885C9CA30"> 		 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706889706__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 134. &nbsp;</span>Clock and Reset Signals</span></span></caption>                                                            <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d116533e179" valign="top" width="28.57142857142857%"> Signal Name 				</th> 				                 <th class="entry" id="d116533e182" valign="top" width="14.285714285714285%"> Direction 				</th> 				                 <th class="entry" id="d116533e185" valign="top" width="57.14285714285714%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_serial_clk_10g</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%">Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> High speed clock from the 10G PLL to drive				  10G PHY TX PMA. The frequency of this clock is 				  <span class="ph">5.15625 GHz</span>. 				</td> 			               </tr> 			  			               <tr class="row">                     <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_serial_clk_1g</samp>                     </td>                     <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%">Input</td>                     <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">High								speed clock from 1G PLL to drive the 1G PHY TX PMA. This clock is								not required if GbE is not used. The frequency of this clock is 625								MHz. </td>                  </tr>                  <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">rx_cdr_ref_clk_10g</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> 10G PHY RX PLL reference clock. This clock				  frequency can be 				  <span class="ph">644.53125 MHz</span> or 				  <span class="ph">322.2656 MHz</span>. 				</td> 			               </tr> 			  			               <tr class="row">                     <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph"> rx_cdr_ref_clk_1g</samp> 				                 </td>                     <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%">Input</td>                     <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">1G PHY RX PLL reference clock. The frequency				  is 125 MHz. This clock is only required if 1G is enabled. 				</td>                  </tr>                  <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph"> tx_pma_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">								Clock								used								to drive the 10G TX PCS and 1G TX PCS parallel data. For example,								when the hard PCS is reconfigured to the 10G mode without FEC								enabled,								the								frequency is								<span class="ph">257.81 MHz</span>.								The								frequency is <span class="ph">161.13 MHz</span> for 10G with FEC								enabled. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph"> rx_pma_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">								Clock								used								to drive the 10G RX PCS and 1G RX PCS parallel data.								For								example, when the hard PCS is reconfigured to the 10G mode without								FEC enabled, the frequency is								<span class="ph">257.81 MHz</span>.								The								frequency is <span class="ph">161.13 MHz</span> for 10G with FEC								enabled. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph"> tx_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> XGMII/GMII TX clock for the TX parallel data source								interface. This clock frequency is								<span class="ph">257.81 MHz</span> in 10G mode, and <span class="ph">161.13 MHz</span> with FEC enabled. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">rx_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">XGMII								RX clock for the RX parallel data source interface. This clock								frequency is								<span class="ph">257.81</span> in 10G mode, and <span class="ph">161.13 MHz</span> with FEC enabled. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph"> tx_pma_div_clkout</samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">								The								divided 33 clock from the TX serializer.								You can use this clock for the for <samp class="ph codeph">xgmii_tx_clk</samp> or <samp class="ph codeph">xgmii_rx_clk</samp>.								The								frequency is								<span class="ph">156.25 MHz</span> for 10G. The frequencies are the								same whether or not you enable FEC. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph"> rx_pma_div_clkout 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Output 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%">								The								divided 33 clock from CDR recovered clock.								The								frequency is								<span class="ph">156.25 MHz</span> for 10G. The frequencies are the								same whether or not you enable FEC. This clock is not used for								clocking								the 10G RX datapath. 								</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">tx_analogreset 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> Resets the analog TX portion of the transceiver PHY. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">tx_digitalreset 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> Resets the digital TX portion of the transceiver PHY. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">rx_analogreset 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> Resets the analog RX portion of the transceiver PHY. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">rx_digitalreset 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> Resets the digital RX portion of the transceiver PHY. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d116533e179 " valign="top" width="28.57142857142857%"> 				                    <samp class="ph codeph">usr_seq_reset 				  </samp> 				                 </td> 				                 <td class="entry" headers="d116533e182 " valign="top" width="14.285714285714285%"> Input 				</td> 				                 <td class="entry" headers="d116533e185 " valign="top" width="57.14285714285714%"> Resets the sequencer. Initiates a PCS reconfiguration, and may restart								AN, LT or both if these modes are enabled. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div>   <div class="related-links"></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706890096-01">
          <h1>
          
            Data Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706890096__section_24828CFA29C84C5FAB94C3D885C9CA30"> 		 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706890096__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 135. &nbsp;</span>XGMII Signals</span></span><span class="desc tabledesc">The MAC drives the TX XGMII signals to the 10GbE		  PHY. The 10GbE PHY drives the RX XGMII signals to the MAC. 		</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d117555e184" valign="top" width="18.990120746432492%">								                <strong class="ph b"> Signal Name </strong>							              </th>							              <th class="entry" id="d117555e190" valign="top" width="10.976948408342482%">								                <strong class="ph b"> Direction </strong>							              </th>							              <th class="entry" id="d117555e196" valign="top" width="18.22173435784852%">                        <strong class="ph b">Clock									Domain</strong>							              </th>							              <th class="entry" id="d117555e202" valign="top" width="51.811196487376506%">								                <strong class="ph b"> Description </strong>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" colspan="4" headers="d117555e184 d117555e190 d117555e196 d117555e202 " valign="top">								                <strong class="ph b">10GbE									XGMII Data Interface </strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d117555e184 " valign="top" width="18.990120746432492%">								                <samp class="ph codeph"> xgmii_tx_dc[71:0] </samp>							              </td>							              <td class="entry" headers="d117555e190 " valign="top" width="10.976948408342482%">								                <p class="p"> Input </p>							              </td>							              <td class="entry" headers="d117555e196 " valign="top" width="18.22173435784852%">Synchronous to <p class="p">									                  <samp class="ph codeph">xgmii_tx_clk</samp>								                </p>							              </td>							              <td class="entry" headers="d117555e202 " valign="top" width="51.811196487376506%">								                <p class="p"> XGMII data and control for 8 lanes. Each lane									consists of 8 bits of data and 1 bit of control. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d117555e184 " valign="top" width="18.990120746432492%">								                <samp class="ph codeph">xgmii_tx_clk </samp>							              </td>							              <td class="entry" headers="d117555e190 " valign="top" width="10.976948408342482%">								                <p class="p"> Input </p>							              </td>							              <td class="entry" headers="d117555e196 " valign="top" width="18.22173435784852%">Clock signal </td>							              <td class="entry" headers="d117555e202 " valign="top" width="51.811196487376506%">								                <p class="p"> Clock for single data rate (SDR) XGMII TX interface to the MAC. It									should connect to <samp class="ph codeph">xgmii_rx_clk</samp>.									This clock can be connected to the <samp class="ph codeph">tx_div_clkout</samp>; however, <span class="keyword">Intel</span> recommends that you connect it to a									PLL for use with the Triple Speed Ethernet IP function. The									frequency is <span class="ph">125 MHz</span> for 1G and <span class="ph">156.25 MHz</span> for 10G. This clock is									driven from the MAC. </p>								                <p class="p"> The frequencies are the same whether or not you									enable FEC. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d117555e184 " valign="top" width="18.990120746432492%">								                <samp class="ph codeph"> xgmii_rx_dc[71:0] </samp>							              </td>							              <td class="entry" headers="d117555e190 " valign="top" width="10.976948408342482%">								                <p class="p"> Output </p>							              </td>							              <td class="entry" headers="d117555e196 " valign="top" width="18.22173435784852%">Synchronous to <p class="p">                           <samp class="ph codeph">xgmii_rx_clk</samp>								                </p>							              </td>							              <td class="entry" headers="d117555e202 " valign="top" width="51.811196487376506%">								                <p class="p"> RX XGMII data and control for 8 lanes. Each lane									consists of 8 bits of data and 1 bit of control. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d117555e184 " valign="top" width="18.990120746432492%">								                <samp class="ph codeph"> xgmii_rx_clk </samp>							              </td>							              <td class="entry" headers="d117555e190 " valign="top" width="10.976948408342482%">								                <p class="p"> Input </p>							              </td>							              <td class="entry" headers="d117555e196 " valign="top" width="18.22173435784852%">Clock signal </td>							              <td class="entry" headers="d117555e202 " valign="top" width="51.811196487376506%">								                <p class="p">Clock for SDR XGMII RX interface to the MAC. This clock can be connected									to the <samp class="ph codeph">tx_div_clkout</samp> ; however,										<span class="keyword">Intel</span> recommends									that you connect it to a PLL for use with the Triple Speed									Ethernet IP function. The frequency is <span class="ph">125										MHz</span> for 1G and <span class="ph">156.25 MHz</span> for									10G. This clock is driven from the MAC. </p>								                <p class="p">The frequencies are the same whether or not you									enable FEC. </p>							              </td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706890611-01">
          <h1>
          
            XGMII Mapping to Standard SDR XGMII Data 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract">   </div> 	     <div class="section" id="nik1398706890611__section_24828CFA29C84C5FAB94C3D885C9CA30"> 		 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706890611__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 136. &nbsp;</span>TX XGMII Mapping to Standard SDR XGMII Interface</span></span><span class="desc tabledesc">The 72-bit TX XGMII data bus format is different than the standard		  SDR XGMII interface. This table shows the mapping of this nonâstandard		  format to the standard SDR XGMII interface.</span></caption>                                                            <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d118104e185" valign="top" width="NaN%"> Signal Name 				</th> 				                 <th class="entry" id="d118104e188" valign="top" width="NaN%"> SDR XGMII Signal Name 				</th> 				                 <th class="entry" id="d118104e191" valign="top" width="NaN%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 0 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%">                        <samp class="ph codeph"> xgmii_tx_dc[8] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[0]</samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 0 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[16:9] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[15:8] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 1 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[17] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[1]</samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 1 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[25:18] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[23:16] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 2 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[26] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[2] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 2 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[34:27] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[31:24] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 3 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[35] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[3] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 3 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[43:36] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[39:32] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 4 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[44] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[4] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 4 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[52:45] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[47:40] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 5 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[53] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[5] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 5 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[61:54] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[55:48] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 6 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[62] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[6] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 6 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[70:63] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[63:56] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 7 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e185 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_tx_dc[71] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e188 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[7] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e191 " valign="top" width="NaN%"> Lane 7 control 				</td> 			               </tr> 		             </tbody> 		          </table></div> 		 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706890611__table_3C73E8DF38334E7EA500E32878ADDB0D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 137. &nbsp;</span> RX XGMII Mapping to Standard SDR XGMII Interface</span></span><span class="desc tabledesc"> The 72-bit RX XGMII data bus format is different from the standard		  SDR XGMII interface. This table shows the mapping of this non-standard		  format to the standard SDR XGMII interface.</span></caption>                                                            <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d118104e511" valign="top" width="NaN%"> Signal Name 				</th> 				                 <th class="entry" id="d118104e514" valign="top" width="NaN%"> XGMII Signal Name 				</th> 				                 <th class="entry" id="d118104e517" valign="top" width="NaN%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 0 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[8] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 0 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[16:9] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[15:8] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 1 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[17] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[1] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 1 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[25:18] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[23:16] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 2 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[26] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[2] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 2 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[34:27] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[31:24] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 3 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[35] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[3] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 3 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[43:36] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[39:32] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 4 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[44] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[4] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 4 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[52:45] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[47:40] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 5 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[53] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[5] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 5 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[61:54]</samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[55:48]</samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 6 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[62] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[6] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 6 control 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[70:63] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_data[63:56] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 7 data 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d118104e511 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_rx_dc[71] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e514 " valign="top" width="NaN%"> 				                    <samp class="ph codeph">xgmii_sdr_ctrl[7] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d118104e517 " valign="top" width="NaN%"> Lane 7 control 				</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="joc1404163275200">
          <h1>
          
            GMII Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="joc1404163275200__section_N10013_N10010_N10001">         <p class="p">The GMII interface signals drive data to and from the PHY.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="joc1404163275200__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 138. &nbsp;</span>GMII Interface Ports </span></span></caption>                                                            <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d120214e189" valign="top" width="33.27731092436974%"> Signal Name 				</th> 				                 <th class="entry" id="d120214e192" valign="top" width="16.806722689075627%"> Direction</th> 				                 <th class="entry" id="d120214e195" valign="top" width="49.91596638655462%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">gmii_tx_d[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Input</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">Data to be encoded and sent to the link partner. This signal is clocked								with <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%">                        <samp class="ph codeph">gmii_tx_en 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Input</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">The GMII TX control signal. Synchronous to <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">gmii_tx_err 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Input</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">The GMII TX error signal. Synchronous to <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">gmii_rx_d[7:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">Data to be encoded and sent to the link partner. This signal is clocked								with <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">gmii_rx_dv 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">The GMII RX control signal. Synchronous to <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">gmii_rx_err 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">The GMII RX error signal. Synchronous to <samp class="ph codeph">tx_clkout</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">led_char_err</samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">10-bit character error. Asserted for one <samp class="ph codeph">rx_clkout_1g</samp> cycle when an erroneous 10-bit character								is detected.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">led_link 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">When asserted, this signal indicates successful link								synchronization.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">led_disp_err</samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">When asserted, this signal indicates a 10-bit running disparity error.								Asserted for one <samp class="ph codeph">rx_clkout_1g</samp> cycle								when a disparity error is detected. A running disparity error								indicates that errors were detected on more received groups than the								previous and possibly current groups.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d120214e189 " valign="top" width="33.27731092436974%"> 				                    <samp class="ph codeph">led_an 				  </samp> 				                 </td> 				                 <td class="entry" headers="d120214e192 " valign="top" width="16.806722689075627%">Output</td> 				                 <td class="entry" headers="d120214e195 " valign="top" width="49.91596638655462%">This signal indicates the auto-negotiation status. The PCS function								asserts this signal when an auto-negotiation completes.</td> 			               </tr> 			  			  			  			  			  			  		             </tbody> 		          </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706891532-01">
          <h1>
          
            Serial Data Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
         <div class="body refbody"> 	     <div class="section" id="nik1398706891532__section_24828CFA29C84C5FAB94C3D885C9CA30"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706891532__table_9F4B329F5950499C8DB1515D9C7CE3DF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 139. &nbsp;</span>Serial Data Signals</span></span></caption>                                              			            <thead align="left" class="thead"> 				              <tr class="row"> 				                 <th class="entry" id="d120903e179" valign="top" width="40%"> 					                   <strong class="ph b">Signal Name 					 </strong> 				                 </th> 				                 <th class="entry" id="d120903e185" valign="top" width="20%"> 					                   <strong class="ph b">Direction 					 </strong> 				                 </th> 				                 <th class="entry" id="d120903e191" valign="top" width="40%"> 					                   <strong class="ph b">Description 					 </strong> 				                 </th> 				              </tr> 			            </thead> 			            <tbody class="tbody"> 				              <tr class="row"> 				                 <td class="entry" headers="d120903e179 " valign="top" width="40%"> 					                   <samp class="ph codeph">rx_serial_data 					 </samp> 				                 </td> 				                 <td class="entry" headers="d120903e185 " valign="top" width="20%"> Input 				  </td> 				                 <td class="entry" headers="d120903e191 " valign="top" width="40%"> RX serial input data 				  </td> 				              </tr> 				              <tr class="row"> 				                 <td class="entry" headers="d120903e179 " valign="top" width="40%"> 					                   <samp class="ph codeph">tx_serial_data 					 </samp> 				                 </td> 				                 <td class="entry" headers="d120903e185 " valign="top" width="20%"> Output 				  </td> 				                 <td class="entry" headers="d120903e191 " valign="top" width="40%"> TX serial output data 				  </td> 				              </tr> 			            </tbody> 		          </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706891953-01">
          <h1>
          
            Control and Status Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706891953__section_24828CFA29C84C5FAB94C3D885C9CA30"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706891953__table_514C04E3B1AC49C2927774E1303C1959" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 140. &nbsp;</span>Control and Status Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d121106e171" valign="top" width="19.78798586572438%"> Signal Name </th>							              <th class="entry" id="d121106e174" valign="top" width="11.77856301531213%"> Direction </th>							              <th class="entry" id="d121106e177" valign="top" width="20.02355712603062%">Clock Domain </th>							              <th class="entry" id="d121106e180" valign="top" width="48.409893992932865%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph"> led_link </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">								                <p class="p"> Output </p>							              </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">tx_clkout								</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">								                <p class="p"> When asserted, indicates successful link									synchronization. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph"> led_disp_err </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">								                <p class="p"> Output </p>							              </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">rx_clkout </samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">								                <p class="p"> Disparity error signal indicating a 10-bit									running disparity error. Asserted for one<samp class="ph codeph"> rx_clkout_1g</samp> cycle when a disparity error is									detected. A running disparity error indicates that more than the									previous and perhaps the current received group had an error.								</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph"> led_an </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">								                <p class="p"> Output </p>							              </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">rx_clkout</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">								                <p class="p"> Clause 37 Auto-negotiation status. The PCS									function asserts this signal when autoânegotiation completes.								</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">led_panel_link</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">mgmt_clk</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When asserted, this signal								indicates the following behavior:<div class="p">									                  <table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="nik1398706891953__table_i4h_b5f_sv" summary="">											                      											                      											                      <thead align="left" class="thead">												                        <tr class="row">												                           <th class="entry" id="d121106e305" valign="top" width="50%">Mode</th>												                           <th class="entry" id="d121106e308" valign="top" width="50%">Behavior</th>												                        </tr>											                      </thead>											                      <tbody class="tbody">												                        <tr class="row">												                           <td class="entry" headers="d121106e305 " valign="top" width="50%">1000 Base-X without												Auto-negotiation</td>												                           <td class="entry" headers="d121106e308 " valign="top" width="50%">When asserted, indicates successful link												synchronization.</td>												                        </tr>												                        <tr class="row">												                           <td class="entry" headers="d121106e305 " valign="top" width="50%">SGMII mode without Auto-negotiation</td>												                           <td class="entry" headers="d121106e308 " valign="top" width="50%">When asserted, indicates successful link												synchronization.</td>												                        </tr>												                        <tr class="row">												                           <td class="entry" headers="d121106e305 " valign="top" width="50%">1000 Base-X with Auto-negotiation</td>												                           <td class="entry" headers="d121106e308 " valign="top" width="50%">Clause 37 Auto-negotiation status. The PCS												function asserts this signal when autoânegotiation												completes. </td>												                        </tr>												                        <tr class="row">												                           <td class="entry" headers="d121106e305 " valign="top" width="50%">SGMII mode with MAC mode												Auto-negotiation</td>												                           <td class="entry" headers="d121106e308 " valign="top" width="50%">Clause 37 Auto-negotiation status. The PCS												function asserts this signal when autoânegotiation												completes. </td>												                        </tr>											                      </tbody>										                    </table></td></tr></table>								                </div>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_block_lock </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">rx_clkout</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> Asserted to indicate that the								block synchronizer has established synchronization. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_hi_ber </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">rx_clkout</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> Asserted by the BER monitor block								to indicate a Sync Header high bit error rate greater than 10<sup class="ph sup">-4</sup>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_is_lockedtodata </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Asynchronous signal </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, indicates the RX								channel is locked to input data. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">tx_cal_busy </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">mgmt_clk</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, indicates that the								TX channel is being calibrated. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_cal_busy </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">mgmt_clk</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, indicates that the								RX channel is being calibrated. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">tx_pcfifo_error_1g</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">N/A</td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When asserted, indicates that the standard PCS TX								phase compensation FIFO is either full or empty.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">rx_pcfifo_error_1g</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">N/A</td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When asserted, indicates that the Standard PCS RX								phase compensation FIFO is either full or empty.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">lcl_rf </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Input </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">xgmii_tx_clk</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, indicates a Remote								Fault (RF).The MAC sends this fault signal to its link partner. Bit								D13 of the <samp class="ph codeph">Auto Negotiation Advanced Remote									Fault</samp> register (0xC2) records this error.															</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_clkslip </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Input </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Asynchronous signal </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, the deserializer either skips one								serial bit or pauses the serial clock for one cycle to achieve word								alignment. As a result, the period of the parallel clock could be								extended by 1 unit interval (UI) during the clock slip								operation.This is an optional control input signal.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">								                <samp class="ph codeph">rx_data_ready </samp>							              </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%"> Output </td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">xgmii_rx_clk</samp>							              </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%"> When asserted, indicates that the								MAC can begin sending data to the PHY. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">rx_latency_adj_10g[15:0]</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to <samp class="ph codeph">xgmii_rx_clk</samp>                     </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When you enable 1588, this signal								outputs the real time latency in XGMII clock cycles (156.25 MHz) for								the RX PCS and PMA datapath for 10G mode. Bits 0 to 9 represent the								fractional number of clock cycles. Bits 10 to 15 represent the								number of clock cycles.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">tx_latency_adj_10g[15:0]</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to									<samp class="ph codeph">xgmii_tx_clk</samp>                     </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When you enable 1588, this signal								outputs the real time latency in XGMII clock cycles (156.25 MHz) for								the TX PCS and PMA datapath for 10G mode. Bits 0 to 9 represent the								fractional number of clock cycles. Bits 10 to 15 represent the								number of clock cycles.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">rx_latency_adj_1g[21:0]</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to									<samp class="ph codeph">gmii_rx_clk</samp>                     </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When you enable 1588, this signal								outputs the real time latency in GMII clock cycles (125 MHz) for the								RX PCS and PMA datapath for 1G mode. Bits 0 to 9 represent the								fractional number of clock cycles. Bits 10 to 21 represent the								number of clock cycles.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d121106e171 " valign="top" width="19.78798586572438%">                        <samp class="ph codeph">tx_latency_adj_1g[21:0]</samp>                     </td>							              <td class="entry" headers="d121106e174 " valign="top" width="11.77856301531213%">Output</td>							              <td class="entry" headers="d121106e177 " valign="top" width="20.02355712603062%">Synchronous to									<samp class="ph codeph">gmii_tx_clk</samp>                     </td>							              <td class="entry" headers="d121106e180 " valign="top" width="48.409893992932865%">When you enable 1588, this signal								outputs the real time latency in GMII clock cycles (125 MHz) for the								TX PCS and PMA datapath for 1G mode. Bits 0 to 9 represent the								fractional number of clock cycles. Bits 10 to 21 represent the								number of clock cycles.</td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="gss1470421865487">
          <h1>
          
            MII 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table ID-00000213" frame="border" id="gss1470421865487__table_N10013_N10010_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 141. &nbsp;</span>MII Signals</span></span></caption>                                                <thead align="left" class="thead ID-00000013">               <tr class="row ID-00000013">                  <th class="entry ID-00000013" id="d122885e184" valign="top" width="124.9844pt">Name</th>                  <th class="entry ID-00000013" id="d122885e187" valign="top" width="33.2123pt">Direction</th>                  <th class="entry ID-00000013" id="d122885e190" valign="top" width="310.3752pt">Description</th>               </tr>            </thead>            <tbody class="tbody ID-00000013">               <tr class="row ID-00000013">                  <td class="entry ID-00000013" colspan="3" headers="d122885e184 d122885e187 d122885e190 " valign="top">                     <span class="ph uicontrol ID-000000ae">MII Transmit Interface</span>                  </td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_tx_d[3:0]</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Input</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">MII transmit data bus.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_tx_en</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Input</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Assert this signal to indicate that the data on <samp class="ph codeph ID-000007b6">mii_tx_d[3:0]</samp>is valid.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_tx_err</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Input</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Assert this signal to indicate to the PHY device that the frame sent is invalid.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" colspan="3" headers="d122885e184 d122885e187 d122885e190 " valign="top">                     <span class="ph uicontrol ID-000000ae">MII Receive Interface</span>                  </td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_rx_d[3:0]</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Output</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">MII receive data bus.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_rx_dv</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Output</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Asserted to indicate that the data on <samp class="ph codeph ID-000007b6">mii_rx_d[3:0]</samp>is valid. The signal stays asserted during frame reception, from the first preamble byte until the last byte of the CRC field is received.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_rx_err</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Output</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Asserted by the PHY to indicate that the current frame contains errors.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_col</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Output</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Collision detection. Asserted by the PCS function to indicate that a collision was detected during frame transmission.</td>               </tr>               <tr class="row ID-00000013">                  <td class="entry ID-00000013" headers="d122885e184 " valign="top" width="124.9844pt">                     <samp class="ph codeph ID-000007b6">mii_crs</samp>                  </td>                  <td class="entry ID-00000013" headers="d122885e187 " valign="top" width="33.2123pt">Output</td>                  <td class="entry ID-00000013" headers="d122885e190 " valign="top" width="310.3752pt">Carrier sense detection. Asserted by the PCS function to indicate that a transmit or receive activity is detected on the Ethernet line.</td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706893372-01">
          <h1>
          
            Dynamic Reconfiguration Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">You can use the dynamic reconfiguration interface signals to		dynamically change between 1G and 10G data rates. 	 </span>   </div> 	     <div class="section" id="nik1398706893372__section_88AE8B86DDE4454685EE7D9796B0AAD1"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706893372__table_2CAFC755AFC748FBBFE0DD2444872CA3" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 142. &nbsp;</span>Dynamic Reconfiguration Interface Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d123446e187" valign="top" width="18.853362734288865%"> Signal Name </th>							              <th class="entry" id="d123446e190" valign="top" width="11.025358324145534%"> Direction </th>							              <th class="entry" id="d123446e193" valign="top" width="21.499448732083792%">Clock Domain </th>							              <th class="entry" id="d123446e196" valign="top" width="48.62183020948181%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d123446e187 " valign="top" width="18.853362734288865%">								                <samp class="ph codeph">rc_busy</samp>							              </td>							              <td class="entry" headers="d123446e190 " valign="top" width="11.025358324145534%"> Output </td>							              <td class="entry" headers="d123446e193 " valign="top" width="21.499448732083792%">Synchronous to <samp class="ph codeph">mgmt_clk</samp>							              </td>							              <td class="entry" headers="d123446e196 " valign="top" width="48.62183020948181%"> When asserted, indicates that								reconfiguration is in progress. Synchronous to the <samp class="ph codeph">mgmt_clk</samp>. This signal is only exposed								under the following								condition:									<ul class="ul" id="nik1398706893372__ul_9C64DA5E6A1F42FB819D5D64C0F99C46">																		                  <li class="li" id="nik1398706893372__li_EF877F6B373F4F6D88CB9936CF16A427">										Turn on <strong class="ph b">Enable internal PCS											reconfiguration logic</strong>									                  </li>																	                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d123446e187 " valign="top" width="18.853362734288865%">								                <samp class="ph codeph">start_pcs_reconfig</samp>							              </td>							              <td class="entry" headers="d123446e190 " valign="top" width="11.025358324145534%"> Input </td>							              <td class="entry" headers="d123446e193 " valign="top" width="21.499448732083792%">Synchronous to <samp class="ph codeph">mgmt_clk</samp>							              </td>							              <td class="entry" headers="d123446e196 " valign="top" width="48.62183020948181%"> When asserted, initiates								reconfiguration of the PCS. Sampled with the <samp class="ph codeph">mgmt_clk</samp>. This signal is only exposed under the								following								condition:									<ul class="ul" id="nik1398706893372__ul_1DD77FF6A67A4BE9852EF44E00020624">																		                  <li class="li" id="nik1398706893372__li_BE455CAD84FB42BA9E24B5BAF4203456">										Turn on <strong class="ph b">Enable internal PCS											reconfiguration logic</strong>									                  </li>																	                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d123446e187 " valign="top" width="18.853362734288865%">                        <samp class="ph codeph">mode_1g_10gbar</samp>                     </td>							              <td class="entry" headers="d123446e190 " valign="top" width="11.025358324145534%">Input</td>							              <td class="entry" headers="d123446e193 " valign="top" width="21.499448732083792%">Synchronous								to <samp class="ph codeph">mgmt_clk</samp>                     </td>							              <td class="entry" headers="d123446e196 " valign="top" width="48.62183020948181%">This								signal selects either the 1G or 10G tx-parallel-data going to the								PCS. It is only used for the 1G/10G application (variant) under the								following circumstances:<ul class="ul">									                  <li class="li">the Sequencer (auto-rate detect) is not										enabled</li>									                  <li class="li">1G mode is enabled</li>								                </ul>                     </td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706893794-01">
          <h1>
          
            Avalon-MM Register Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The Avalon-MM slave interface signals provide access to all		registers. 	 </span>   </div> 	     <div class="section" id="nik1398706893794__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706893794__table_4777288F90E548658446CEE68CC5DC41" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 143. &nbsp;</span>Avalon-MM Interface Signals</span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d123835e171" valign="top" width="15.261958997722097%"> Signal Name 				</th> 				                 <th class="entry" id="d123835e174" valign="top" width="11.389521640091118%"> Direction 				</th> 				                 <th class="entry" id="d123835e177" valign="top" width="19.248291571753988%">Clock Domain 				</th> 				                 <th class="entry" id="d123835e180" valign="top" width="54.10022779043281%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_clk 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Clock 				</td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> The clock signal that controls the Avalon-MM PHY								management interface. If you plan to use the same clock for the PHY								management interface and transceiver reconfiguration, you must								restrict the frequency								to								100-125 MHz to meet the specification for the transceiver								reconfiguration clock. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_clk_reset</samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Asynchronous reset </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> Resets the PHY management interface. This				  signal is active high and level sensitive. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_addr[10:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> 11-bit Avalon-MM address. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_writedata[31:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> Input data. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_readdata[31:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Output 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> Output data. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_write 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> Write signal. Active high. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_read 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Input 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> Read signal. Active high. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d123835e171 " valign="top" width="15.261958997722097%"> 				                    <samp class="ph codeph">mgmt_waitrequest 				  </samp> 				                 </td> 				                 <td class="entry" headers="d123835e174 " valign="top" width="11.389521640091118%"> Output 				</td> 				                 <td class="entry" headers="d123835e177 " valign="top" width="19.248291571753988%">Synchronous to 				  <samp class="ph codeph">mgmt_clk</samp> 				                 </td> 				                 <td class="entry" headers="d123835e180 " valign="top" width="54.10022779043281%"> When asserted, indicates that the Avalon-MM				  slave interface is unable to respond to a read or write request. When asserted,				  control signals to the Avalon-MM slave interface must remain constant. 				</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706909458">
          <h1>
          
            1G/10GbE Register Definitions 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The Avalon-MM master interface signals provide access to the		control and status registers. 	 </span>   </div> 	     <div class="section" id="nik1398706909458__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <p class="p"> The following table specifies the control and status registers that		  you can access over the Avalon-MM interface. A single address		  space provides access to all registers. 		</p> 		       <div class="note note" id="nik1398706909458__note_N1002B_N10023_N10020_N10001"><span class="notetitle">Note:</span>  Unless otherwise indicated, the default value of all registers is		  0. 		</div> 		       <div class="note note" id="nik1398706909458__note_N10030_N10023_N10020_N10001"><span class="notetitle">Note:</span>  Do not write to any register that is not specified. 		</div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706909458__table_C944A8FFD7514D0681CEED0ECE3D402F" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 144. &nbsp;</span>1G/10GbE Register Definitions</span></span></caption>					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d124603e215" valign="top" width="8.453757225433526%"> Word Addr </th>							              <th class="entry" id="d124603e218" valign="top" width="7.225433526011561%"> Bit </th>							              <th class="entry" id="d124603e221" valign="top" width="7.731213872832371%"> R/W </th>							              <th class="entry" id="d124603e224" valign="top" width="21.965317919075144%"> Name </th>							              <th class="entry" id="d124603e227" valign="top" width="54.6242774566474%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="9" valign="top" width="8.453757225433526%"> 0x4B0 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Reset SEQ </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, resets the 10GBASE-KR sequencer								(auto rate detect logic), initiates a PCS reconfiguration, and may								restart Auto-Negotiation (AN), Link Training (LT), or both if AN and								LT are enabled (10GBASE-KR mode). SEQ Force Mode[2:0] forces these								modes. This reset self clears. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Disable AN Timer</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">AN disable timer. If disabled ( <samp class="ph codeph">Disable AN									Timer </samp>= 1) , AN may get stuck and require software								support to remove the ABILITY_DETECT capability if the link partner								does not include this feature. In addition, software may have to								take the link out of loopback mode if the link is stuck in the								ACKNOWLEDGE_DETECT state. To enable this timer set <samp class="ph codeph">Disable AN Timer = 0</samp>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Disable LF Timer</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, disables the Link Fail timer. When set to 0, the Link								Fault timer is enabled. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">3</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">fail_lt_if_ber</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, the last LT								measurement is a non-zero number. Treat this as a failed run. 0 =								Normal. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 7:4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">SEQ Force Mode[2:0]</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">								                <p class="p">Other than the "No force" mode (0x4B0[7:4] = 4'b0000), you must									write the <samp class="ph codeph">Reset SEQ</samp> (0x4B0[0])									to 1 when switching to the required data mode by changing									(forcing) the 0x4B0[7:4] bits. The following encodings are									defined: </p>								                <ul class="ul" id="nik1398706909458__ol_CE75C21F17F14237ADACA8DC8E8BC3BC">									                  <li class="li" id="nik1398706909458__li_B786470DD06E408FBF00C5E377CAC05C">0000: No force </li>									                  <li class="li" id="nik1398706909458__li_4067D1FD4AB240BCBA6164251E41DDAF">										0001: GbE </li>									                  <li class="li" id="nik1398706909458__li_98E7327FFA9F47C99D1C86D51A644170">										0010: XAUI </li>									                  <li class="li" id="nik1398706909458__li_157FCC79EE1649C0BD5798AA2C0BCA84">0100: 10GBASE-R </li>									                  <li class="li" id="nik1398706909458__li_A13EDFECA81A4632A2377A78E44F2C67">0101: 10GBASE-KR </li>									                  <li class="li" id="nik1398706909458__li_30C75820D1C049F0B879F02D75D954B0">1100: 10GBASE-KR FEC </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">8</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Enable									Arria 10 Calibration</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, it enables the								Arria 10 HSSI reconfiguration calibration as part of the PCS dynamic								reconfiguration. 0 skips the calibration when the PCS is								reconfigured.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC enable 171.0								</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, FEC is enabled. When set to 0, FEC								is disabled. Resets to the CAPABLE_FEC parameter value. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">17</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC									enable err ind 171.1 </samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, KR PHY FEC decoding								errors are signaled to the PCS. When set to 0, FEC errors are not								signaled to the PCS. See <cite class="cite">Clause 74.8.3 of IEEE									802.3ap-2007</cite> for details.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">18 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC request</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, enables the FEC request. When this								bit changes, you must assert the <samp class="ph codeph">Reset									SEQ</samp> bit (0x4B0[0]) to renegotiate with the new value.								When set to 0, disables the FEC request.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="6" valign="top" width="8.453757225433526%"> 0x4B1 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">SEQ Link Ready</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When asserted, the sequencer indicates the link								is ready. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">SEQ AN timeout</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When asserted, the sequencer has had an AN								timeout. This bit is latched and is reset when the sequencer								restarts AN. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph"> SEQ LT timeout</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set, indicates that the sequencer has had a								timeout. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">13:8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">SEQ Reconfig Mode[5:0]								</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Specifies the sequencer mode for PCS								reconfiguration. The following modes are defined: <ul class="ul" id="nik1398706909458__ul_64F07E966EF1420BA9E6CEDD645F4F04">									                  <li class="li" id="nik1398706909458__li_86AA5764987F45439BB07E0633CEC811">										Bit 8, mode[0]: AN mode </li>									                  <li class="li" id="nik1398706909458__li_B2ABE9EDCD474790BDB9E80F5D7CC05D">										Bit 9, mode[1]: LT Mode </li>									                  <li class="li" id="nik1398706909458__li_314AA026E1A742679B524518F1BBCE1F">										Bit 10, mode[2]: 10G data mode </li>									                  <li class="li" id="nik1398706909458__li_3F33A3541F7A4EE2AC225B8C7D5E7541">										Bit 11, mode[3]: GbE data mode </li>									                  <li class="li" id="nik1398706909458__li_5B3809BCB65E4DDEB1A3E60BB9E00480">										Bit 12, mode[4]: Reserved for XAUI </li>									                  <li class="li" id="nik1398706909458__li_A9F7F9FA82584DB5B16BDA57303348C8">Bit13, mode[5]: 10G FEC mode </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC ability									170.0</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, indicates that the 10GBASE-KR PHY supports FEC. Set as								parameter <samp class="ph codeph">SYNTH_FEC</samp>. For more								information, refer to <em class="ph i">Clause 45.2.1.84 of IEEE									802.3ap-2007.</em>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">17 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC err ind ability									170.0</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, indicates that the 10GBASE-KR PHY is capable of								reporting FEC decoding errors to the PCS. For more information,								refer to <em class="ph i">Clause 74.8.3 of IEEE 802.3ap-2007.</em>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%">0x4B2 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">0:10 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">Reserved </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">â </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">11 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RWSC </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">KR FEC TX Error									Insert</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Writing a 1 inserts one error pulse into the TX FEC depending on the								transcoder and burst error settings. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">31:15 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RWSC </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">Reserved </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">â </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%">0x4B5 to 0x4BF</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">&nbsp;</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">&nbsp;</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">Reserved for 40G KR</td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Intentionally left empty for								address compatibility with 40G MAC + PHY KR solutions.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="6" valign="top" width="8.453757225433526%"> 0x4C0 								                <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706909458__fn_10gbasekr_mode"><sup><span class="enumeration fn-enumeration">36</span></sup></a>                     </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN enable</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, enables the AN function. The								default value is 1. For additional information, refer to bit 7.0.12								in Clause 73.8 Management Register Requirements of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN base pages ctrl </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the user base pages are enabled.								You can send any arbitrary data via the user base page low/high								bits. When set to 0, the user base pages are disabled and the state								machine generates the base pages to send. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN next pages ctrl </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the user next pages are enabled.								You can send any arbitrary data via the user next page low/high								bits. When set to 0, the user next pages are disabled. The state								machine generates the null message to send as next pages. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 3 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Local device remote fault</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the local device signals Remote Faults in the AN								pages. When set to 0, a fault has not occurred. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">4</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Force TX nonce									value</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, forces the TX nonce value to								support some UNH testing modes. When set to 0, this is normal								operation.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">5</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Override AN Parameters									Enable</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, overrides the <samp class="ph codeph">AN_TECH</samp>, <samp class="ph codeph">AN_FEC</samp>, and									<samp class="ph codeph">AN_PAUSE</samp> parameters and uses								the bits in								0x4C3								instead. You must reset the Sequencer to reconfigure and restart								into AN mode. When set to 0, this is normal operation and is used								with								0x4B0								bit 0 and								0x4C3								bits[30:16].</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%"> 0x4C1 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Reset AN</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, resets all the 10GBASE-KR AN								state machines. This bit is self clearing. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Restart AN TX SM </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, restarts the 10GBASE-KR TX state								machine. This bit self clears and is active only when the TX state								machine is in the AN state. For more information, refer to bit 7.0.9								in Clause 73.8 Management Register Requirements of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN Next Page</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When asserted, new next page (NP) info is ready								to send. The data is in the XNP TX registers. When 0, the TX								interface sends null pages. This bit self clears. NP is encoded in								bit D15 of Link Codeword. For more information, refer to Clause								73.6.9 and bit 7.16.15 of Clause 45.2.7.6 of<em class="ph i">									IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="8" valign="top" width="8.453757225433526%"> 0x4C2 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN page received</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, a page has been received. When								0, a page has not been received. The current value clears when the								register is read. For more information, refer to bit 7.1.6 in Clause								73.8 of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN Complete</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When asserted, AN has completed. When 0, AN is								in progress. For more information, refer to bit 7.1.5 in Clause 73.8									of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 3 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN ADV Remote Fault</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, fault information has been sent								to the link partner. When 0, a fault has not occurred. The current								value clears when the register is read. Remote Fault (RF) is encoded								in bit D13 of the base Link Codeword. For more information, refer to								Clause 73.6.7 of and bit 7.16.13 of <em class="ph i">IEEE									802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN RX SM Idle </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the AN state machine is in the								idle state. Incoming data is not Clause 73 compatible. When 0, the								AN is in progress. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 5 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN Ability</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the transceiver PHY is able to perform AN. When set								to 0, the transceiver PHY is not able to perform AN. If your variant								includes AN, this bit is tied to 1. For more information, refer to								bits 7.1.3 and 7.48.0 of Clause 45 of<em class="ph i"> IEEE									802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 6 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN Status</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, link is up. When 0, the link is								down. The current value clears when the register is read. For more								information, refer to bit 7.1.2 of Clause 45 of<em class="ph i">									IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 7 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP AN Ability</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the link partner is able to								perform AN. When 0, the link partner is not able to perform AN. For								more information, refer to bit 7.1.0 of Clause 45 of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">8</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RO</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">FEC									negotiated â enable FEC from SEQ</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, the PHY is negotiated to perform FEC.								When set to 0, the PHY is not negotiated to perform FEC.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="2" valign="top" width="8.453757225433526%">0x4C2</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 9 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Seq AN Failure</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, a sequencer AN failure has been								detected. When set to 0, an AN failure has not been detected.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 17:12 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">KR AN Link Ready[5:0]</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Provides a one-hot encoding of									<samp class="ph codeph">an_receive_idle = true</samp> and link status for the								supported link as described in Clause 73.10.1. The following								encodings are defined: <ul class="ul" id="nik1398706909458__ol_9B16E24FB2234714AF06A3917AEA1070">									                  <li class="li" id="nik1398706909458__li_B25F1634830F49609261C1CCF45A2E7D">										6'b000000: 1000BASE-KX </li>									                  <li class="li" id="nik1398706909458__li_8CBA84CCF8C94DDDB69A24827485C651">6'b000001: 10GBASE-KX4 </li>									                  <li class="li" id="nik1398706909458__li_382B9F3ED526445399579828B8A20306">										6'b000100: 10GBASE-KR </li>									                  <li class="li" id="nik1398706909458__li_A60696A3530C488A8BB1DE6DB466012A">										6'b001000: 40GBASE-KR4 </li>									                  <li class="li" id="nik1398706909458__li_2E743719CEBE4C428FB7D18C236617DC">										6'b010000: 40GBASE-CR4 </li>									                  <li class="li" id="nik1398706909458__li_7E259AF1F465468B9D20569E159770BD">										6'b100000: 100GBASE-CR10 </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="4" valign="top" width="8.453757225433526%"> 0x4C3 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 15:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">User base page low </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN TX state machine uses these bits if the								AN base pages ctrl bit is set. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_EB1BEE745492478F8ED06C942914CA64">									                  <li class="li" id="nik1398706909458__li_E92B7C83C957459DB2E2AB30B50523A0">										[15]: Next page bit </li>									                  <li class="li" id="nik1398706909458__li_06F536B311584A56A159E70E5BF28A37">										[14]: ACK, controlled by the SM </li>									                  <li class="li" id="nik1398706909458__li_C897F223141542F68C643EA6B894F437">										[13]: Remote Fault bit </li>									                  <li class="li" id="nik1398706909458__li_B5AEAC2ECD1C4DA9BB685F7CE10768FA">										[12:10]: Pause bits </li>									                  <li class="li" id="nik1398706909458__li_41109F0B0A564C9E9E56E06FF103DE83">										[9:5]: Echoed nonce, set by the state machine </li>									                  <li class="li" id="nik1398706909458__li_7FAC874A0BA748A59935C891242A67CA">										[4:0]: Selector </li>								                </ul>The auto generation TX state machine generates the PRBS bit								49.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">21:16</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Override									AN_TECH[5:0]</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">                        <p class="p">                           <samp class="ph codeph">AN_TECH</samp> value to override. The following bits are									defined:</p>                        <ul class="ul">									                  <li class="li">Bit-16 = <samp class="ph codeph">AN_TECH[0]</samp>=										1000BASE-KX</li>									                  <li class="li">Bit-18 = <samp class="ph codeph">AN_TECH[2]</samp> =										10GBASE-KR</li>								                </ul> You must set 0xC0 bit-5 for this to take effect .</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">25:24</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Override									AN_FEC[1:0]</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">                        <samp class="ph codeph">AN_FEC</samp> value								to override. The following bits are defined:<ul class="ul">									                  <li class="li">Bit-24 = <samp class="ph codeph">AN_FEC [0]</samp> =										Capability</li>									                  <li class="li">Bit-25 = <samp class="ph codeph">AN_FEC [1]</samp> = Request</li>								                </ul> You must set 0xC0 bit-5 for this to take effect. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">30:28</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Override									AN_PAUSE[2:0]</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">AN_PAUSE value to override. The following bits								are defined:<ul class="ul">									                  <li class="li">Bit-28 = <samp class="ph codeph">AN_PAUSE [0]</samp> = Pause										Ability </li>									                  <li class="li">Bit-29 = <samp class="ph codeph">AN_PAUSE [1]</samp> = Asymmetric										Direction</li>									                  <li class="li">Bit-30 = <samp class="ph codeph">AN_PAUSE [2]</samp> =										Reserved</li>								                </ul> You must set 0xC0 bit-5 for this to take effect. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C4 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 31:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">User base page high </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN TX state machine uses these bits if the								AN base pages ctrl bit is set. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_C0CDD49B325244CFBE89C866AE35B20D">									                  <li class="li" id="nik1398706909458__li_94F0557DD9954BDEACF856EC0986FF19">										[29:5]: Correspond to page bits 45:21, the technology										ability. </li>									                  <li class="li" id="nik1398706909458__li_068F98A5C47A40DF9DFDDB2A422C5F8A">										[4:0]: Correspond to bits 20:16, the TX nonce bits. </li>								                </ul> The AN TX state machine generates the PRBS bit 49. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C5 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 15:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">User Next page low</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN TX state machine uses these bits if the								AN next pages ctrl bit is set. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_EFD69957C149410DA5C4CDCBC696299D">									                  <li class="li" id="nik1398706909458__li_A07BCC05532E4237B998BEB63ADE0474">										[15]: Next page bit </li>									                  <li class="li" id="nik1398706909458__li_BC9B1EE148164DCDA890A1170ABA563C">										[14]: ACK, controlled by the state machine </li>									                  <li class="li" id="nik1398706909458__li_4C1A8D5A58864B35A4B1266E59636D97">										[13]: Message Page (MP) bit </li>									                  <li class="li" id="nik1398706909458__li_1D03D1C8BA434745B9AEAE5018E11042">										[12]: ACK2 bit </li>									                  <li class="li" id="nik1398706909458__li_0E43A062E20440C1B7DD9D3F23CD1D7B">										[11]: Toggle bit </li>								                </ul> For more information, refer to Clause 73.7.7.1 Next Page								encodings of <em class="ph i">IEEE 802.3ap-2007</em>. Bit 49, the								PRBS bit, is generated by the AN TX state machine. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C6 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 31:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">User Next page high</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN TX state machine uses these bits if the								AN next pages ctrl bit is set. Bits [31:0] correspond to page bits								[47:16]. Bit 49, the PRBS bit, is generated by the AN TX state								machine. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C7 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 15:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP base page low </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN RX state machine receives these bits								from the link partner. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_47ADC2D0AEE4487EAF5AB1F07C60C5E5">									                  <li class="li" id="nik1398706909458__li_0046ED5120F34246B7993E1629047D5B">										[15] Next page bit </li>									                  <li class="li" id="nik1398706909458__li_0B3E64B2D0234000A55651BCF5715FBB">										[14] ACK, which is controlled by the state machine </li>									                  <li class="li" id="nik1398706909458__li_46EB16656C5543258657F457909B4CBA">										[13] RF bit </li>									                  <li class="li" id="nik1398706909458__li_A5EF799F203C456A9C53D45D1505F670">										[12:10] Pause bits </li>									                  <li class="li" id="nik1398706909458__li_B7DFB447858D473D9214E1DDCD880AAF">										[9:5] Echoed nonce which are set by the state machine </li>									                  <li class="li" id="nik1398706909458__li_92861A33A2FC4F6EBD906012D6FDEBC3">										[4:0] Selector </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C8 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 31:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP base page high</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN RX state machine received these bits								from the link partner. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_159FD6817C334F2A8B3C35A6D87613C5">									                  <li class="li" id="nik1398706909458__li_C73DC451303A4F4A96BCC66782A0877A">										[31:30]: Reserved </li>									                  <li class="li" id="nik1398706909458__li_9E5FB867B0B44AC3848C3A45A5D48188">										[29:5]: Correspond to page bits [45:21], the technology										ability </li>									                  <li class="li" id="nik1398706909458__li_E57624A199144DAFB4EB4D91AD7BAC32">										[4:0]: Correspond to bits [20:16], the TX Nonce bits </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4C9 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 15:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP Next page low</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN RX state machine receives these bits								from the link partner. The following bits are defined: <ul class="ul" id="nik1398706909458__ol_2B5974593F904348A7590AF403D4BCD5">									                  <li class="li" id="nik1398706909458__li_6C8C04E61B9B48FDA948B272AB9481ED">										[15]: Next page bit </li>									                  <li class="li" id="nik1398706909458__li_A119D05C838D40FAAFE08C50F18D11A5">										[14]: ACK which is controlled by the state machine </li>									                  <li class="li" id="nik1398706909458__li_7769F8D3F816455FA6EF45CC78F4F65E">										[13]: MP bit </li>									                  <li class="li" id="nik1398706909458__li_0138D5E1C0FF414EBCAC6F551ECB2464">										[12] ACK2 bit </li>									                  <li class="li" id="nik1398706909458__li_C4536D72F60249A9AD8F20AD3EFC5C9F">										[11] Toggle bit </li>								                </ul> For more information, refer to Clause 73.7.7.1 Next Page								encodings of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%"> 0x4CA </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 31:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP Next page high</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> The AN RX state machine receives these bits								from the link partner. Bits [31:0] correspond to page bits [47:16].							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="4" valign="top" width="8.453757225433526%"> 0x4CB </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 24:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN LP ADV Tech_A[24:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Received technology ability field bits of								Clause 73 Auto-Negotiation. The 10GBASEâKR PHY supports A0 and A2.								The following protocols are defined: <ul class="ul" id="nik1398706909458__ol_EF87BAC123CC4825A1E182B1F382C5A8">									                  <li class="li" id="nik1398706909458__li_3FC04362EA3C469B8549D1CEDE306010">										A0 1000BASE-KX </li>									                  <li class="li" id="nik1398706909458__li_C581C551B3224EFF82F878A62082E7A9">										A1 10GBASE-KX4 </li>									                  <li class="li" id="nik1398706909458__li_322E6023265E47DDB60846C1BBB9C36C">										A2 10GBASE-KR </li>									                  <li class="li" id="nik1398706909458__li_70C5ED32825E4265A87E6522F92ABCDD">										A3 40GBASE-KR4 </li>									                  <li class="li" id="nik1398706909458__li_B163DBD0457B4F11B6D518103B87EF60">										A4 40GBASE-CR4 </li>									                  <li class="li" id="nik1398706909458__li_CE0FDF4B9D654CC69EA626317EDD3C8E">										A5 100GBASE-CR10 </li>									                  <li class="li" id="nik1398706909458__li_32184BCCE84C473CBEB096C946DCFF24">										A24:6 are reserved </li>								                </ul> For more information, refer to Clause 73.6.4 and AN LP base								page ability registers (7.19-7.21) of Clause 45 of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">26:25</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RO</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">AN LP ADV									FEC_F[1:0]</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Received FEC ability bits (F0:F1) is encoded in								bits D46:D47 of the base Link Codeword. F0 is FEC ability. F1 is FEC								requested. See Clause 73.6.5 of<em class="ph i"> IEEE									802.3ap-2007</em> for details.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 27 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN LP ADV Remote Fault </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Received Remote Fault (RF) ability bits. RF is								encoded in bit D13 of the base link codeword in Clause 73 AN. For								more information, refer to Clause 73.6.7 and bits AN LP base page								ability register AN LP base page ability registers (7.19-7.21) of								Clause 45 of<em class="ph i"> IEEE 802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 30:28 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">AN LP ADV Pause Ability_C[2:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Received pause ability bits. Pause (C0:C1) is								encoded in bits D11:D10 of the base link codeword in Clause 73 AN as								follows: <ul class="ul" id="nik1398706909458__ol_74C90A3D676549C38D45D64465F89589">									                  <li class="li" id="nik1398706909458__li_F1EE7E09E4B5435FAF393BF594CF6D3A">										C0 is the same as PAUSE as defined in Annex 28B </li>									                  <li class="li" id="nik1398706909458__li_A9691721B9A34C359BC98BAB3E0FAA97">										C1 is the same as ASM_DIR as defined in Annex 28B </li>									                  <li class="li" id="nik1398706909458__li_B6B842F5F2E247FB9A0EDE3F6F3ECD73">										C2 is reserved </li>								                </ul> For more information, refer to bits AN LP base page ability								registers (7.19-7.21) of Clause 45 of <em class="ph i">IEEE									802.3apâ2007.</em>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="6" valign="top" width="8.453757225433526%"> 0x4D0 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training enable</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When 1, enables the 10GBASE-KR start-up								protocol. When 0, disables the 10GBASE-KR start-up protocol. The								default value is 1. For more information, refer to Clause								72.6.10.3.1 and 10GBASE-KR PMD control register bit (1.150.1) of <em class="ph i">IEEE 802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">dis_max_wait_tmr</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, disables the LT									<samp class="ph codeph">max_wait_timer</samp> . Used for characterization mode								when setting much longer bit error rate (BER) timer values. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">quick_mode </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, only the init and preset values								calculate the best BER. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 3 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">pass_one </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the BER algorithm considers more								than the first local minimum when searching for the lowest BER. The								default value is 1. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 7:4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">main_step_cnt </samp>								                <samp class="ph codeph">[3:0]</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Specifies the number of equalization steps for								each main tap update. There are about 20 settings for the internal								algorithm to test. The valid range is 1-15. The default value is								4'b0010. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 11:8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">prpo_step_cnt </samp>                        <samp class="ph codeph">[3:0]</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Specifies the number of equalization steps for								each pre- and post-tap update. From 16-31 steps are possible. The								default value is 4'b0001. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="4" valign="top" width="8.453757225433526%">0x4D0</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 14:12 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">equal_cnt </samp>                        <samp class="ph codeph"> [2:0]</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">								                <p class="p">Adds hysteresis to the error count to avoid									local minimums. The following values are defined:</p>								                <ul class="ul">									                  <li class="li">000 = 0</li>									                  <li class="li">001 = 1</li>									                  <li class="li">010 = 2</li>									                  <li class="li">011 = 3</li>									                  <li class="li">100 = 4</li>									                  <li class="li">101 = 8</li>									                  <li class="li">110 = 16</li>									                  <li class="li">111 = Reserved</li>								                </ul>The default value is 010. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">15</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">disable									Initialize PMA on max_wait_timeout</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, PMA values (VOD, pre-tap, post-tap) are								not initialized upon entry into the <samp class="ph codeph">Training_Failure</samp> state. This happens when <samp class="ph codeph">max_wait_timer_done</samp>, which sets									<samp class="ph codeph">training_failure</samp> = true (reg								0x4D2								bit 3). Used for University of New Hampshire (UNH) testing. When set								to 0, PMA values are initialized upon entry into <samp class="ph codeph">Training_Failure</samp> state. Refer to								Figure 72-5 of <em class="ph i"> IEEE 802.3ap-2007</em> for more								details.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Ovride LP Coef enable</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, overrides the link partner's								equalization coefficients; software changes the update commands sent								to the link partner TX equalizer coefficients. When set to 0, uses								the Link Training logic to determine the link partner coefficients.								Used with 0x4D1 bit-4 and 0x4D4 bits[7:0]. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 17 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Ovride Local RX Coef enable </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, overrides the local device								equalization coefficients generation protocol. When set, the								software changes the local TX equalizer coefficients. When set to 0,								uses the update command received from the link partner to determine								local device coefficients. Used with 0x4D1 bit-8 and 0x4D4								bits[23:16]. The default value is 1. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%">0x4D0</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">22</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">adp_ctle_mode</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Reserved.  Default = 000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">28:24</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Manual ctle</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Reserved</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">31:29</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RW</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">max_post_step[2:0]</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Reserved</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%"> 0x4D1 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Restart Link training</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, resets the 10GBASE-KR start-up								protocol. When set to 0, continues normal operation. This bit self								clears. For more information, refer to the state variable								mr_restart_training as defined in Clause 72.6.10.3.1 and 10GBASE-KR								PMD control register bit (1.150.0) <em class="ph i">IEEE									802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Updated TX Coef new</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, there are new link partner coefficients available to								send. The LT logic starts sending the new values set in 0x4D4								bits[7:0] to the remote device. When set to 0, continues normal								operation. This bit self clears. Must enable this override in 0x4D0								bit 16. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Updated RX coef new</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, new local device coefficients								are available. The LT logic changes the local TX equalizer								coefficients as specified in 0x4D4 bits[23:16]. When set to 0,								continues normal operation. This bit self clears. Must enable the								override in 0x4D0 bit17. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="8" valign="top" width="8.453757225433526%"> 0x4D2 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Trained - Receiver status</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the receiver is trained and is								ready to receive data. When set to 0, receiver training is in								progress. For more information, refer to the state variable								rx_trained as defined in Clause 72.6.10.3.1 and bit 10GBASE-KR PMD								control register bit 10GBASE_KR PMD status register bit (1.151.0)									of<em class="ph i"> IEEE 802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 1 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training Frame lock </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the training frame delineation								has been detected. When set to 0, the training frame delineation has								not been detected. For more information, refer to the state variable								frame_lock as defined in Clause 72.6.10.3.1 and 10GBASE_KR PMD								status register bit 10GBASE_KR PMD status register bit (1.151.1)									of<em class="ph i"> IEEE 802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">2 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">Link Training Start-up									protocol status </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">When set to 1, the start-up protocol is in								progress. When set to 0, start-up protocol has completed. For more								information, refer to the state training as defined in Clause								72.6.10.3.1 and 10GBASE_KR PMD status register bit (1.151.2) of<em class="ph i"> IEEE 802.3apâ2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 3 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training failure</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, a training failure has been detected. When set to 0,								a training failure has not been detected. For more information,								refer to the state variable training_failure as defined in Clause								72.6.10.3.1 and bit 10GBASE_KR PMD status register bit (1.151.3) of								IEEE 802.3apâ2007. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training Error</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, excessive errors occurred during								Link Training. When set to 0, the BER is acceptable. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 5 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training Frame lock Error </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, indicates a frame lock was lost								during Link Training. If the tap settings specified by the fields of								0x4D5 are the same as the initial parameter value, the frame lock								error was unrecoverable. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">6</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RO</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">RXEQ Frame Lock									Loss</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Frame lock not detected at some point during								RXEQ, possibly triggering conditional RXEQ mode.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">7</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">RO</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">CTLE Fine-grained									Tuning Error</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Could not determine the best CTLE due to maximum BER limit at each								step in the fine-grained tuning mode.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%"> 0x4D3 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 9:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">ber_time_frames</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Specifies the number of training frames to examine for bit errors on								the link for each step of the equalization settings. Used only when									<samp class="ph codeph">ber_time_k_frames</samp> is 0. The following values								are defined: <ul class="ul" id="nik1398706909458__ol_6702EF2978B742DC84393ED40C4FC851">									                  <li class="li" id="nik1398706909458__li_CBB3FF8B6EC4414FBFF1C30DDD0304D0"> A										value of 2 is about 10<sup class="ph sup">3</sup> bytes </li>									                  <li class="li" id="nik1398706909458__li_573C6DE6CC534D96ADA09B84BF7D9018">A										value of 20 is about 10<sup class="ph sup">4</sup> bytes </li>									                  <li class="li" id="nik1398706909458__li_B7BAB09C54B5414DA46A2C7BBD236CF5"> A										value of 200 is about 10<sup class="ph sup">5</sup> bytes									</li>								                </ul> The default value for simulation is 2'b11. The default value								for hardware is 0. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 19:10 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">ber_time_k_frames </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Specifies the number of thousands of training frames to examine for								bit errors on the link for each step of the equalization settings.								Set <samp class="ph codeph">ber_time_m_frames = 0</samp> for time/bits to match								the following values: <ul class="ul" id="nik1398706909458__ol_B9389DF949CF4E228AF558591DAE215A">									                  <li class="li" id="nik1398706909458__li_473A34C97A0D4D6CA2C436A562CF9B63"> A										value of 3 is about 10<sup class="ph sup">7</sup> bits =										About 1.3 ms </li>									                  <li class="li" id="nik1398706909458__li_4EE543F657C84F18813608F6BD1B47C1"> A										value of 25 is about 10<sup class="ph sup">8</sup> bits =										About 11 ms </li>									                  <li class="li" id="nik1398706909458__li_69D4357EEBA0403CB33093FC88677EBF"> A										value of 250 is about 10<sup class="ph sup">9</sup> bits =										About 110 ms </li>								                </ul> The default value for simulation is 0. The default value for								hardware is 0x415. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 29:20 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">ber_time_m_frames </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Specifies the number of millions of training								frames to examine for bit errors on the link for each step of the								equalization settings. Set <em class="ph i">ber_time_k_frames =									4'd1000 = 0x43E8</em> for time/bits to match the following								values: <ul class="ul" id="nik1398706909458__ol_3936C890E4AB45AEACB2DF0F44AB2D09">									                  <li class="li" id="nik1398706909458__li_8526F6874D0541A199CA9E2F3964938B"> A										value of 3 is about 10<sup class="ph sup">10</sup> bits =										About 1.3 seconds </li>									                  <li class="li" id="nik1398706909458__li_4470CEEAFCA942D5BD4C014918E5DE48"> A										value of 25 is about 10 <sup class="ph sup">11</sup> bits										= About 11 seconds </li>									                  <li class="li" id="nik1398706909458__li_138D010B98A549C2AB7784A138525D14"> A										value of 250 is about 10<sup class="ph sup">12</sup> bits										= About 110 seconds </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="4" valign="top" width="8.453757225433526%"> 0x4D4 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 5:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LD coefficient update[5:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Reflects the contents of the first 16-bit word								of the training frame sent from the local device control channel.								Normally, the bits in this register are read-only; however, when you								override training by setting the <samp class="ph codeph">Ovride									Coef enable</samp> control bit, these bits become writable.								The following fields are defined: <ul class="ul" id="nik1398706909458__ol_4CA815701EFA461391BA19290F63DADE">									                  <li class="li" id="nik1398706909458__li_09098689822945CC95B3D041A31BABE9">										[5: 4]: Coefficient (+1) update <ul class="ul" id="nik1398706909458__ul_3B2CB8D807C14CC4A545F4F94C405437">											                      <li class="li" id="nik1398706909458__li_48CED45D9AAC4B289CA81CCA1435CEC6"> 2'b11: Reserved </li>											                      <li class="li" id="nik1398706909458__li_4E1CA51196EF4EC7BCC75234012F57E4"> 2'b01: Increment </li>											                      <li class="li" id="nik1398706909458__li_BA8BF9D7F5034F6B96AE52BABEAA7405"> 2'b10: Decrement </li>											                      <li class="li" id="nik1398706909458__li_387AA7EBE7E546028EA35CCD382126C7"> 2'b00: Hold </li>										                    </ul>									                  </li>									                  <li class="li" id="nik1398706909458__li_1ED695B687914A468B373D4C84B4A784">										[3:2]: Coefficient (0) update (same encoding as [5:4]) </li>									                  <li class="li" id="nik1398706909458__li_0C93584B3FF240EDA6C82BBF0934B698">										[1:0]: Coefficient (-1) update (same encoding as [5:4])									</li>								                </ul> For more information, refer to bit 10G BASE-KR LD coefficient								update register bits (1.154.5:0) in Clause 45.2.1.80.3 of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 6 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LD Initialize Coefficients</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, requests the link partner								coefficients be set to configure the TX equalizer to its INITIALIZE								state. When set to 0, continues normal operation. For more								information, refer to 10G BASE-KR LD coefficient update register								bits (1.154.12) in Clause 45.2.1.80.3 and Clause 72.6.10.2.3.2 of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 7 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LD Preset Coefficients</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, requests the link partner coefficients be set to a								state where equalization is turned off. When set to 0 the link								operates normally. For more information, refer to bit 10GBASE-KR LD								coefficient update register bit (1.154.13) in Clause 45.2.1.80.3 and								Clause 72.6.10.2.3.2 of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 13:8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LD coefficient status[5:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Status report register for the contents of the second, 16-bit word								of the training frame most recently sent from the local device								control channel. The following fields are defined: <ul class="ul" id="nik1398706909458__ol_31BCA6F8326E4DEE9FF2FED983003994">									                  <li class="li" id="nik1398706909458__li_D5386C84AEA344A9B49188AFDD5D1642">										[5:4]: Coefficient (post-tap) <ul class="ul" id="nik1398706909458__ul_46FA1E4600C040DFB12C22DA55B3CF47">											                      <li class="li" id="nik1398706909458__li_BAB5164C455A47408801FD9C6C15F11A"> 2'b11: Maximum </li>											                      <li class="li" id="nik1398706909458__li_F17F3AC929AD4A43A366363D43B68426"> 2'b01: Minimum </li>											                      <li class="li" id="nik1398706909458__li_00B7338D5AD54E08A01583EC30C4F3AD"> 2'b10: Updated </li>											                      <li class="li" id="nik1398706909458__li_1AACEA6B6F5849028099A1260DAE5ED1"> 2'b00: Not updated </li>										                    </ul>									                  </li>									                  <li class="li" id="nik1398706909458__li_EA47363A879A4682904C2B4B6DAC6051">										[3:2]: Coefficient (0) (same encoding as [5:4]) </li>									                  <li class="li" id="nik1398706909458__li_0567B5B3E4044B9695E06184C9CCE226">										[1:0]: Coefficient (pre-tap) (same encoding as [5:4]) </li>								                </ul> For more information, refer to bit 10GBASE-KR LD status report								register bit (1.155.5:0) in Clause 45.2.1.81 of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%">0x4D4</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 14 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">Link Training ready - LD Receiver									ready</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the local device receiver has determined that								training is complete and it is prepared to receive data. When set to								0, the local device receiver requests that training continue. Values								for the receiver ready bit are defined in Clause 72.6.10.2.4.4. For								more information, refer to bit 10GBASE-KR LD status report register								bit (1.155.15) in Clause 45.2.1.81 of <em class="ph i">IEEE									802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 21:16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP coefficient update[5:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Reflects the contents of the first 16-bit word of the training frame								most recently received from the control channel. <p class="p"> Normally the bits in this register are read only; however,									when training is disabled by setting low the KR training enable									control bit, these bits become writable. The following fields									are defined: </p>								                <ul class="ul" id="nik1398706909458__ol_08F40599EEF442F197B0D19F5FA553B3">									                  <li class="li" id="nik1398706909458__li_8DA67BB5BC1C4414A6BF83894BAE97C0">										[5: 4]: Coefficient (+1) update <ul class="ul" id="nik1398706909458__ul_E5159837C476421488DB19B9984A59F8">											                      <li class="li" id="nik1398706909458__li_91E85825D8014C728406FDA14C800A98"> 2'b11: Reserved </li>											                      <li class="li" id="nik1398706909458__li_BF279A52F79D43B9A785B867E2E3960E"> 2'b01: Increment </li>											                      <li class="li" id="nik1398706909458__li_3B1935950D57419D8EA1EFB2225EF4C1"> 2'b10: Decrement </li>											                      <li class="li" id="nik1398706909458__li_4F6E8F69722A4711860D0FB4AA23AA1E"> 2'b00: Hold </li>										                    </ul>									                  </li>									                  <li class="li" id="nik1398706909458__li_ADE2139055C341609BE4F69F441F29DF">										[3:2]: Coefficient (0) update (same encoding as [5:4]) </li>									                  <li class="li" id="nik1398706909458__li_154CBC39F28041FCA7271BCF66C38970">										[1:0]: Coefficient (-1) update (same encoding as [5:4])									</li>								                </ul>								                <p class="p">For more information, refer to bit 10GBASE-KR LP									coefficient update register bits (1.152.5:0) in Clause									45.2.1.78.3 of <em class="ph i">IEEE 802.3ap-2007</em>. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 22 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP Initialize Coefficients </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the local device transmit equalizer coefficients are								set to the INITIALIZE state. When set to 0, normal operation								continues. The function and values of the initialize bit are defined								in Clause 72.6.10.2.3.2. For more information, refer to bit								10GBASE-KR LP coefficient update register bits (1.152.12) in Clause								45.2.1.78.3 of<em class="ph i"> IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%">0x4D4</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 23 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO or RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP Preset Coefficients</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the local device TX coefficients are set to a state								where equalization is turned off. Preset coefficients are used. When								set to 0, the local device operates normally. The function and								values of the preset bit are defined in 72.6.10.2.3.1. The function								and values of the initialize bit are defined in Clause								72.6.10.2.3.2. For more information, refer to bit 10GBASE-KR LP								coefficient update register bits (1.152.13) in Clause 45.2.1.78.3 of									<em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 29:24 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP coefficient status[5:0] </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Status report register reflecting the contents of the second, 16-bit								word of the training frame most recently received from the control								channel. The following fields are defined: <ul class="ul" id="nik1398706909458__ol_0F2C1C4D97FC4535ABFEB327457705A2">									                  <li class="li" id="nik1398706909458__li_4A006E50A2CB4FD5B43CBFDCE83A60AB">										[5:4]: Coefficient (+1) <ul class="ul" id="nik1398706909458__ul_27486ACEB87343228998283FB5FE2DE3">											                      <li class="li" id="nik1398706909458__li_1E0F2CFAA7AF44729018F0CF76F7E0D3"> 2'b11: Maximum </li>											                      <li class="li" id="nik1398706909458__li_E4207F37534B49B99F3168E071368913"> 2'b01: Minimum </li>											                      <li class="li" id="nik1398706909458__li_1F587ED45B344EFFB8668C85B94BD91C"> 2'b10: Updated </li>											                      <li class="li" id="nik1398706909458__li_7F82E4E51B784EE4B53978E4C08093CB"> 2'b00: Not updated </li>										                    </ul>									                  </li>									                  <li class="li" id="nik1398706909458__li_4920C3E8D2C74745A6F7EDB89B212206">										[3:2]: Coefficient (0) (same encoding as [5:4]) </li>									                  <li class="li" id="nik1398706909458__li_5F4326A01ABB42EBB324495F29CBA635"> n										[1:0]: Coefficient (-1) (same encoding as [5:4]) </li>								                </ul> For more information, refer to bit 10GBASE-KR LP status report								register bits (1.153.5:0) in Clause 45.2.1.79 of <em class="ph i">IEEE 802.3ap-2007</em>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 30 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RO </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LP Receiver ready</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, the link partner receiver has determined that								training is complete and is prepared to receive data. When set to 0,								the link partner receiver is requesting that training continue. <p class="p">Values for the receiver ready bit are defined									in Clause 72.6.10.2.4.4. For more information, refer to bit									10GBASE-KR LP status report register bits (1.153.15) in Clause									45.2.1.79 of <em class="ph i">IEEE 802.3ap-2007</em>. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%"> 0x4D5 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT V<sub class="ph sub">OD</sub> setting								</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">								                								                <span class="ph props_product_a10">Stores the most recent V<sub class="ph sub">OD</sub> setting that LT specified.</span> It								reflects Link Partner commands to fineâtune the V<sub class="ph sub">OD</sub>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 13:8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT Post-tap setting</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">								                                        <span class="ph props_product_a10">Stores the most recent postâtap									setting that LT specified.</span> It reflects Link Partner								commands to fineâtune the TX preâemphasis taps. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 20:16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> R </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT Pre-tap setting</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">								                								                <span class="ph props_product_a10">Stores the most recent pre-tap									setting that LT specified.</span> It reflects Link Partner								commands to fineâtune the TX preâemphasis taps. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="3" valign="top" width="8.453757225433526%">0x4D5</td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">27:24</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">RXEQ CTLE									Setting</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Most recent <samp class="ph codeph">ctle_rc</samp> setting sent to the reconfig bundle during RX								equalization.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">29:28</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">RXEQ CTLE								Mode</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Most recent <samp class="ph codeph">ctle_mode</samp> setting sent to the reconfig bundle during								RX equalization.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">31:30</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">R</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">                        <samp class="ph codeph">RXEQ DFE								Mode</samp>                     </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Most recent <samp class="ph codeph">dfe_mode</samp> setting sent								to the reconfig bundle during RX equalization.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " rowspan="8" valign="top" width="8.453757225433526%"> 0x4D6 </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 4:0 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VODMAX ovrd </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Override value for the <samp class="ph codeph">VMAXRULE</samp>								parameter. When enabled, this value substitutes for the <samp class="ph codeph">VMAXRULE</samp> to allow channel-by-channel								override of the device settings. This only effects the local device								TX output for the channel specified. <p class="p">This value									must be greater than the <samp class="ph codeph">INITMAINVAL</samp> parameter for proper operation. Note									this									also									overrides									the <samp class="ph codeph">PREMAINVAL</samp> parameter									value. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 5 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VODMAX ovrd Enable </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, enables the override value for the									<samp class="ph codeph">VMAXRULE</samp> parameter stored in the <samp class="ph codeph">LT VODMAX ovrd</samp> register field. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 12:8 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VODMin ovrd </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Override value for the <samp class="ph codeph">VODMINRULE</samp> parameter. When								enabled, this value substitutes for the <samp class="ph codeph">VMINRULE</samp> to								allow channel-by-channel override of the device settings. This								override only effects the local device TX output for this channel.									<p class="p">The value to be substituted must be less									than the <samp class="ph codeph">INITMAINVAL</samp> parameter and greater than									the <samp class="ph codeph">VMINRULE</samp> parameter for proper operation.								</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 13 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VODMin ovrd Enable</samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, enables the override value for the									<samp class="ph codeph">VODMINRULE</samp> parameter stored in the <samp class="ph codeph">LT VODMin ovrd</samp> register field. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 21:16 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VPOST ovrd </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Override value for the <samp class="ph codeph">VPOSTRULE</samp> parameter. When								enabled, this value substitutes for the <samp class="ph codeph">VPOSTRULE</samp>								to allow channel-by-channel override of the device settings. This								override only effects the local device TX output for this channel.									<p class="p">The value to be substituted must be greater									than the <samp class="ph codeph">INITPOSTVAL</samp> parameter for proper									operation. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 22 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VPOST ovrd Enable </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, enables the override value for the									<samp class="ph codeph">VPOSTRULE</samp> parameter stored in the <samp class="ph codeph">LT VPOST ovrd</samp> register field. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 28:24 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VPre ovrd </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> Override value for the <samp class="ph codeph">VPRERULE</samp> parameter. When								enabled, this value substitutes for the <samp class="ph codeph">VPOSTRULE</samp>								to allow channel-by-channel override of the device settings. This								override only effects the local device TX output for this channel.									<p class="p">The value greater than the										<samp class="ph codeph">INITPREVAL</samp> parameter for proper operation.								</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%"> 29 </td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%"> RW </td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">								                <samp class="ph codeph">LT VPre ovrd Enable </samp>							              </td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%"> When set to 1, enables the override value for the									<samp class="ph codeph">VPRERULE</samp> parameter stored in the <samp class="ph codeph">LT VPre ovrd</samp> register field. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d124603e215 " valign="top" width="8.453757225433526%">0x4D7 to 0x4FF </td>							              <td class="entry" headers="d124603e218 " valign="top" width="7.225433526011561%">&nbsp;</td>							              <td class="entry" headers="d124603e221 " valign="top" width="7.731213872832371%">&nbsp;</td>							              <td class="entry" headers="d124603e224 " valign="top" width="21.965317919075144%">Reserved for 40G KR</td>							              <td class="entry" headers="d124603e227 " valign="top" width="54.6242774566474%">Left empty for address compatibility with 40G								MAC+PHY KR solution.</td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706909458__fn_10gbasekr_mode"><sup>36</sup></a>  These									register bits are only applicable to the 10GBASE-KR mode.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706894932-01">
          <h1>
          
            Hard Transceiver PHY Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706894932__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706894932__table_0DF5F53A61DB4DAF840FA635E5A1C9E6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 145. &nbsp;</span>Hard Transceiver PHY Registers</span></span></caption>                                                                                          <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d135458e184" valign="top" width="9.090909090909092%"> Addr 				</th> 				                 <th class="entry" id="d135458e187" valign="top" width="9.090909090909092%"> Bit 				</th> 				                 <th class="entry" id="d135458e190" valign="top" width="9.090909090909092%"> Access 				</th> 				                 <th class="entry" id="d135458e193" valign="top" width="18.181818181818183%"> Name 				</th> 				                 <th class="entry" id="d135458e196" valign="top" width="54.54545454545454%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d135458e184 " valign="top" width="9.090909090909092%"> 0x000-0x3FF 				</td> 				                 <td class="entry" headers="d135458e187 " valign="top" width="9.090909090909092%"> [9:0] 				</td> 				                 <td class="entry" headers="d135458e190 " valign="top" width="9.090909090909092%"> RW 				</td> 				                 <td class="entry" headers="d135458e193 " valign="top" width="18.181818181818183%"> Access to HSSI registers 				</td> 				                 <td class="entry" headers="d135458e196 " valign="top" width="54.54545454545454%"> All registers in the physical coding sub-layer (PCS) and								physical media attachment (PMA) that you can dynamically reconfigure								are in this address space. Refer to the <cite class="cite">Arria 10 Dynamic									Transceiver Reconfiguration</cite> chapter for further								information. </td> 			               </tr> 		             </tbody> 		          </table></div> 		 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706895354-01">
          <h1>
          
            Enhanced PCS Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706895354__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <div class="p"> 		          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706895354__table_5F45522A7A994281ABDEF462E6CDC06E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 146. &nbsp;</span> Enhanced PCS Registers</span></span></caption>						            						            						            						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d135647e186" valign="top" width="10.612991765782251%"> Addr </th>								                <th class="entry" id="d135647e189" valign="top" width="9.515096065873744%"> Bit </th>								                <th class="entry" id="d135647e192" valign="top" width="9.149130832570906%"> Access </th>								                <th class="entry" id="d135647e195" valign="top" width="23.787740164684358%"> Name </th>								                <th class="entry" id="d135647e198" valign="top" width="46.93504117108875%"> Description </th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d135647e186 " valign="top" width="10.612991765782251%"> 0x480 </td>								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 31:0 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RW </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">Indirect_addr </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> Because the PHY implements a single channel,									this register must remain at the default value of 0 to specify									logical channel 0. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e186 " rowspan="2" valign="top" width="10.612991765782251%"> 0x481 </td>								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 2 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RW </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">RCLR_ERRBLK_CNT </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> Error block counter clear register. When set									to 1, clears the <samp class="ph codeph">RCLR_ERRBLK_CNT</samp> register. When set to 0, normal									operation continues. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 3 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RW </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">RCLR_BER_COUNT </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> BER counter clear register. When set to 1,									clears the <samp class="ph codeph">RCLR_BER_COUNT</samp>									register. When set to 0, normal operation continues. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e186 " rowspan="5" valign="top" width="10.612991765782251%"> 0x482 </td>								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 1 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RO </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">HI_BER </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> High BER status. When set to 1, the PCS									reports a high BER. When set to 0, the PCS does not report a									high BER. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 2 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RO </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">BLOCK_LOCK </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> Block lock status. When set to 1, the PCS is									locked to received blocks. When set to 0, the PCS is not locked									to received blocks. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 3 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RO </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">TX_FIFO_FULL									</samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> When set to 1, the <samp class="ph codeph">TX_FIFO</samp> is full. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 4 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RO </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">RX_FIFO_FULL									</samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> When set to 1, the <samp class="ph codeph">RX_FIFO</samp> is full. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d135647e189 " valign="top" width="9.515096065873744%"> 7 </td>								                <td class="entry" headers="d135647e192 " valign="top" width="9.149130832570906%"> RO </td>								                <td class="entry" headers="d135647e195 " valign="top" width="23.787740164684358%">									                  <samp class="ph codeph">Rx_DATA_READY </samp>								                </td>								                <td class="entry" headers="d135647e198 " valign="top" width="46.93504117108875%"> When set to 1, indicates the PHY is ready to									receive data. </td>							              </tr>						            </tbody>					          </table></div> 		       </div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706896383">
          <h1>
          
            Arria 10 GMII PCS Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"> 	     <div class="section" id="nik1398706896383__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706896383__table_3E075FE30CA04BB7BEE427EC1AA3FDF9" rules="all" summary="">					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d136504e184" valign="top" width="12.165058949624864%"> Addr </th>							              <th class="entry" id="d136504e187" valign="top" width="5.573419078242228%"> Bit </th>							              <th class="entry" id="d136504e190" valign="top" width="5.359056806002142%"> R/W </th>							              <th class="entry" id="d136504e193" valign="top" width="31.511254019292593%"> Name </th>							              <th class="entry" id="d136504e196" valign="top" width="45.39121114683815%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="3" valign="top" width="12.165058949624864%"> 0x490 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 9 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">RESTART_AUTO_ NEGOTIATION</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Set this bit to 1 to restart the Clause 37								auto-negotiation								(AN) sequence. For normal operation, set this bit to the default 0								value. This bit is self-clearing. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 12 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">AUTO_NEGOTIATION_ ENABLE</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Set this bit to 1 to enable Clause 37 AN. The default value is 1. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 15 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">Reset </samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Set this bit to 1 to generate a synchronous								reset pulse which resets all the PCS state machines, comma detection								function, and the 8B/10B encoder and decoder. For normal operation,								set this bit to 0. This bit self clears. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="3" valign="top" width="12.165058949624864%"> 0x491 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 2 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">LINK_STATUS </samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> A value of 1 indicates that a valid link is								operating. A value of 0 indicates an invalid link. If link								synchronization is lost, this bit is 0. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 3 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">AUTO_NEGOTIATION_ ABILITY </samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> A value of 1 indicates that the PCS function supports Clause 37 AN. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 5 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">AUTO_NEGOTIATION_ COMPLETE </samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> A value of 1 indicates the following status: <ul class="ul" id="nik1398706896383__ol_147B128723ED469DBE0E3F7912B4BA00">									                  <li class="li" id="nik1398706896383__li_6810130206914B9C856616F94DF11A54">The AN process is complete. </li>									                  <li class="li" id="nik1398706896383__li_F2812997A1344D54A5E367CEACD9BE6E"> The AN control registers are										valid. </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="6" valign="top" width="12.165058949624864%"> 0x494 (1000BASE-X mode)</td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 5 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">FD</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Full-duplex mode enable for the local device.								Set to 1 for								full-duplex								support. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 6 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">HD </samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Half-duplex mode enable for the local device.								Set to 1 for								half-duplex								support. This bit should always be set to 0 for the KR PHY IP.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 8:7 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">PS2,PS1</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Pause support for the local device. The following encodings are								defined for PS1/PS2: <ul class="ul" id="nik1398706896383__ul_5278B6144BB74D7F833C5A304B16C07D">									                  <li class="li" id="nik1398706896383__li_5873353D92BD46DDB9DA7D85A87BF5E9">PS1=0 / PS2=0: Pause is not supported </li>									                  <li class="li" id="nik1398706896383__li_0036E19094BB4D5A996FDA4D4DA84194">PS1=0 / PS2=1: Asymmetric pause toward link partner </li>									                  <li class="li" id="nik1398706896383__li_2179946514C54AC1B312A5C6C4A5B6F0">PS1=1 / PS2=0: Symmetric pause </li>									                  <li class="li" id="nik1398706896383__li_E8BC4566AB6A4D1F878C5AFDCA779198">PS1=1 / PS2=1: Pause is supported on TX and RX </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 13:12 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">RF2,RF1</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Remote fault condition for local device. The								following encodings are defined for RF1/RF2: <ul class="ul" id="nik1398706896383__ul_54554896C67C418889FF18BFE1960E9F">									                  <li class="li" id="nik1398706896383__li_D8913BC3E7E64126892D3A76C21008FD">RF1=0 / RF2=0: No error, link is valid (reset condition) </li>									                  <li class="li" id="nik1398706896383__li_5C1CCC40458F49C09C6099BCA14EFE03">RF1=0 / RF2=1: Offline </li>									                  <li class="li" id="nik1398706896383__li_E1BD7173D3364461B94F0E847EE5608C">RF1=1 / RF2=0: Failure condition </li>									                  <li class="li" id="nik1398706896383__li_C86C2FC6572748FA9CF4A6306121B88E">RF1=1 / RF2=1: AN error </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 14 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R0 </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">ACK</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Acknowledge for local device. A value of 1								indicates that the device has received three consecutive matching								ability values from its link partner. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 15 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">NP</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Next page. In the device ability register, this								bit is always set to 0. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="6" valign="top" width="12.165058949624864%"> 0x495 (1000BASE-X mode)</td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 5 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">FD</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Full-duplex mode enable for the link partner. This bit must be 1								because only full duplex is supported. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 6 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">HD</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Half-duplex mode enable for the link partner. A value of 1 indicates								support for half duplex. This bit must be 0 because half-duplex mode								is not supported. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 8:7 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">PS2,PS1</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Specifies pause support for link partner. The								following encodings are defined for PS1/PS2: <ul class="ul" id="nik1398706896383__ul_38A926127372474E90FF25E0EB50F96A">									                  <li class="li" id="nik1398706896383__li_72FB2EF8DEBE4C0C82AD7E541E1186C3">PS1=0 / PS2=0: Pause is not supported </li>									                  <li class="li" id="nik1398706896383__li_6074ABB58E58473D9B94D19C15B0A5E9">PS1=0 / PS2=1: Asymmetric pause toward link partner </li>									                  <li class="li" id="nik1398706896383__li_737BC76BC0AA4490BC10FF9BE73A0F39">PS1=1 / PS2=0: Symmetric pause </li>									                  <li class="li" id="nik1398706896383__li_DA4084D94A5245FD96B3291F0A35916C">PS1=1 / PS2=1: Pause is										supported on TX and RX </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 13:12 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">RF2,RF1</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Remote fault condition for link partner. The								following encodings are defined for RF1/RF2: <ul class="ul" id="nik1398706896383__ul_900AC559C5414D478E3BDAC003498B40">									                  <li class="li" id="nik1398706896383__li_8025E513E96849889509380967B52AE8">RF1=0 / RF2=0: No error, link is valid (reset condition) </li>									                  <li class="li" id="nik1398706896383__li_0CADA652C0FB4428B1B479915A740E69">RF1=0 / RF2=1: Offline </li>									                  <li class="li" id="nik1398706896383__li_9E27EFF1F7BE4DBF8CF7B0DAFA6E90E2">RF1=1 / RF2=0: Failure condition </li>									                  <li class="li" id="nik1398706896383__li_FBDAA967D4AE4E6EA6FA9A5178194ACC">RF1=1 / RF2=1: AN error </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 14 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">ACK</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Acknowledge for link partner. A value of 1								indicates that the device has received three consecutive matching								ability values from its link partner. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 15 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">NP</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Next page. In link partner register. When set to 0, the link partner								has a Next Page to send. When set to 1, the link partner does not								send a Next Page. Next Page is not supported in AN. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " valign="top" width="12.165058949624864%">0x494 (SGMII mode)</td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">14</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RO</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">ACK</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Local device acknowledge. Value as specified in								IEEE 802.3z standard.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="4" valign="top" width="12.165058949624864%">0x495 (SGMII mode)</td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">11:10</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RO</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">Speed[1:0]</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">								                <p class="p">Link partner speed:</p>								                <ul class="ul" id="nik1398706896383__ul_ups_jmd_dq">									                  <li class="li">00: copper interface speed is 10 Mbps</li>									                  <li class="li">01: copper interface speed is 100 Mbps</li>									                  <li class="li">10: copper interface speed is 1 Gigabit</li>									                  <li class="li">11: reserved</li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">12</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RO</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">COPPER_DUPLEX_STATUS</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">Link partner capability:<ul class="ul" id="nik1398706896383__ul_ak3_tmd_dq">									                  <li class="li">1: copper interface is capable of										full-duplex operation</li>									                  <li class="li">0: copper interface is capable of										half-duplex operation</li>								                </ul>                        <div class="note note" id="nik1398706896383__note_N1044E_N1043E_N1042A_N10078_N10035_N10031_N1002C_N10029_N10001"><span class="notetitle">Note:</span> The PHY IP Core does not support half duplex									operation because it is not supported in SGMII mode of the									1G/10G PHY IP core.</div>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">14</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RO</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">ACK</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">								                <p class="p">Link partner acknowledge. Value as specified in IEEE 802.3z									standard.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">15</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RO</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">COPPER_LINK_STATUS</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">Link partner status:<ul class="ul" id="nik1398706896383__ul_gdx_ymd_dq">									                  <li class="li">1: copper interface link is up</li>									                  <li class="li">0: copper interface link is down </li>								                </ul>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="2" valign="top" width="12.165058949624864%"> 0x496 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 0 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">LINK_PARTNER_AUTO_NEGOTIATION_ABLE</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Set to 1, indicates that the link partner supports AN. The default								value is 0. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%"> 1 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%"> R </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">								                <samp class="ph codeph">PAGE_RECEIVE</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> A value of 1 indicates that a new page has been								received with new partner ability available in the register partner								ability. The default value is 0 when the system management agent								performs a read access. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " valign="top" width="12.165058949624864%">0x4A2 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">15:0 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">Link									timer[15:0]</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Low-order 16 bits of the 21-bit auto-negotiation link timer. Each								timer step corresponds to 8 ns (assuming a <span class="ph">125									MHz</span> clock). The total timer corresponds to 16 ms. The reset								value sets the timer to <span class="ph">10 ms</span> for hardware								mode and <span class="ph">10 us</span> for simulation mode. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " valign="top" width="12.165058949624864%">0x4A3 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">4:0 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">Link									timer[20:16]</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">High-order 5 bits of the 21-bit auto-negotiation								link timer. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e184 " rowspan="4" valign="top" width="12.165058949624864%">0x4A4 </td>							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">0 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">SGMII_ENA</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%"> Determines the PCS function operating mode.								Setting this bit to 1b'1 enables SGMII mode. Setting this bit to								1b'0 enables 1000BASE-X gigabit mode. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">1 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">USE_SGMII_AN</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">								                <p class="p">In SGMII mode, setting this bit to 1b'1 configures the PCS with the link									partner abilities advertised during auto-negotiation. If this									bit is set to 1b'0, the PCS function should be configured with									the <samp class="ph codeph">SGMII_SPEED</samp> and <samp class="ph codeph">SGMII_DUPLEX</samp> bits. </p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">3:2 </td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW </td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">SGMII_SPEED</samp>							              </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">								                <p class="p"> SGMII speed. When the PCS operates in SGMII									mode (<samp class="ph codeph">SGMII_ENA = 1</samp>) and is									not programmed for automatic configuration (<samp class="ph codeph">USE_SGMII_AN = 0</samp>), the following									encodings specify the speed : </p>								                <ul class="ul" id="nik1398706896383__ul_1522AF6438F44479A4B419772727387B">									                  <li class="li" id="nik1398706896383__li_54466C49CEED45338DD81974EBB1FA26">2'b00: 10 Mbps </li>									                  <li class="li" id="nik1398706896383__li_7716436D032D4EC99D7B81D8404D144C">2'b01: 100 Mbps </li>									                  <li class="li" id="nik1398706896383__li_D43D315B75424900BF9435EED72208A5">2'b10: Gigabit </li>									                  <li class="li" id="nik1398706896383__li_3D82B6BE306440578C8B2FD10C6DBE88">2'b11: Reserved </li>								                </ul>								                <p class="p"> These bits are not used when <samp class="ph codeph">SGMII_ENA =										0</samp>or  <samp class="ph codeph">USE_SGMII_AN =										1</samp>. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d136504e187 " valign="top" width="5.573419078242228%">4</td>							              <td class="entry" headers="d136504e190 " valign="top" width="5.359056806002142%">RW</td>							              <td class="entry" headers="d136504e193 " valign="top" width="31.511254019292593%">                        <samp class="ph codeph">SGMII half-duplex</samp>                     </td>							              <td class="entry" headers="d136504e196 " valign="top" width="45.39121114683815%">When set to 1, enables half-duplex mode for								10/100 Mbps speed. This bit is ignored when									<samp class="ph codeph">SGMII_ENA</samp> = 0 or <samp class="ph codeph">USE_SGMII_AN</samp>								= 1. These bits are only valid when you enable the SGMII mode only								and not the clause-37 auto-negotiation mode.</td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706895868-01">
          <h1>
          
            PMA Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The PMA registers allow you to reset the PMA, customize the TX		and RX serial data interface, and provide status information. 	 </span>   </div> 	     <div class="section" id="nik1398706895868__section_A17754ABE6A2490B8DB20F4C4A04646B"> 		       <div class="p">				        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706895868__table_bzr_bqk_zs" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 147. &nbsp;</span>1G Data Mode</span></span></caption>						            						            						            						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d139697e189" valign="top" width="11.517241379310345%">Addr</th>								                <th class="entry" id="d139697e192" valign="top" width="6.896551724137931%">Bit</th>								                <th class="entry" id="d139697e195" valign="top" width="9.379310344827587%">R/W</th>								                <th class="entry" id="d139697e198" valign="top" width="28.965517241379313%">Name</th>								                <th class="entry" id="d139697e201" valign="top" width="43.241379310344826%">Description</th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d139697e189 " rowspan="5" valign="top" width="11.517241379310345%">0x4A8</td>								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">0</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">RW</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">tx_invpolarity</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, the TX interface inverts the									polarity of the TX data to the 8B/10B encoder. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">1</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">RW</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_invpolarity</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, the RX channels inverts the									polarity of the received data to the 8B/10B decoder. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">2</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">RW</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_bitreversal_enable</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, enables bit reversal on the RX									interface to the word aligner. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">3</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">RW</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_bytereversal_enable</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, enables byte reversal on the RX									interface to the byte deserializer. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">4</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">RW</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">force_electrical_idle</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, forces the TX outputs to									electrical idle.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e189 " rowspan="7" valign="top" width="11.517241379310345%">0x4A9</td>								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">0</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_syncstatus</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">When set, the word aligner is									synchronized.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">1</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_patterndetect</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">GbE word aligner detected comma.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">2</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_rlv</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">Run length violation.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">3</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_rmfifodatainserted</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">Rate match FIFO inserted code group.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">4</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_rmfifodatadeleted</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">Rate match FIFO deleted code group.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">5</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_disperr</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">RX 8B10B disparity error.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d139697e192 " valign="top" width="6.896551724137931%">6</td>								                <td class="entry" headers="d139697e195 " valign="top" width="9.379310344827587%">R</td>								                <td class="entry" headers="d139697e198 " valign="top" width="28.965517241379313%">                           <samp class="ph codeph">rx_errdetect</samp>                        </td>								                <td class="entry" headers="d139697e201 " valign="top" width="43.241379310344826%">RX 8B10B error detected.</td>							              </tr>						            </tbody>					          </table></div> 		          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706895868__table_66CBDD82010E4996832314249FA87430" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 148. &nbsp;</span>PMA Registers</span></span></caption>                                                                                                            <thead align="left" class="thead"> 				                 <tr class="row"> 				                    <th class="entry" id="d139697e457" valign="top" width="8.389261744966444%"> Address 				  </th> 				                    <th class="entry" id="d139697e460" valign="top" width="13.422818791946309%"> Bit 				  </th> 				                    <th class="entry" id="d139697e463" valign="top" width="5.5369127516778525%"> R/W 				  </th> 				                    <th class="entry" id="d139697e466" valign="top" width="22.31543624161074%"> Name 				  </th> 				                    <th class="entry" id="d139697e469" valign="top" width="50.33557046979866%"> Description 				  </th> 				                 </tr>                  </thead> 			               <tbody class="tbody"> 				 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " rowspan="3" valign="top" width="8.389261744966444%"> 0x444 				   				   				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 1 				  </td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">reset_tx_digital</samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> Writing a 1 asserts the internal TX digital reset									signal. You must write a 0 to clear the reset condition. </td> 				                 </tr> 				                 <tr class="row"> 				   				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 2 				  </td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">reset_rx_analog 					 </samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> Writing a 1 causes the internal RX analog					 reset signal to be asserted. You must write a 0 to clear the reset condition. 				  </td> 				                 </tr> 				                 <tr class="row"> 				   				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 3 				  </td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">reset_rx_digital 					 </samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> Writing a 1 causes the internal RX digital					 reset signal to be asserted. You must write a 0 to clear the reset condition. 				  </td> 				                 </tr> 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " valign="top" width="8.389261744966444%"> 0x461 				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 0</td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">phy_serial_loopback 					 </samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> Writing a 1 puts the channel in serial					 loopback mode. 				  </td> 				                 </tr> 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " valign="top" width="8.389261744966444%"> 0x464 				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 0</td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">pma_rx_set_locktodata</samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> When set, programs the RX clock data recovery (CDR) PLL									to lock to the incoming data. </td> 				                 </tr> 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " valign="top" width="8.389261744966444%"> 0x465 				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 0</td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RW 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">pma_rx_set_locktoref</samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> When set, programs the RX CDR PLL to lock to the									reference clock. </td> 				                 </tr> 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " valign="top" width="8.389261744966444%"> 0x466 				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 0</td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RO 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">pma_rx_is_lockedtodata</samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> When asserted, indicates that the RX CDR					 PLL is locked to the RX data, and that the RX CDR has changed from LTR to LTD					 mode. 				  </td> 				                 </tr> 				                 <tr class="row"> 				                    <td class="entry" headers="d139697e457 " valign="top" width="8.389261744966444%"> 0x467 				  </td> 				                    <td class="entry" headers="d139697e460 " valign="top" width="13.422818791946309%"> 0</td> 				                    <td class="entry" headers="d139697e463 " valign="top" width="5.5369127516778525%"> RO 				  </td> 				                    <td class="entry" headers="d139697e466 " valign="top" width="22.31543624161074%"> 					                      <samp class="ph codeph">pma_rx_is_lockedtoref</samp> 				                    </td> 				                    <td class="entry" headers="d139697e469 " valign="top" width="50.33557046979866%"> When asserted, indicates that the RX CDR					 PLL is locked to the reference clock. 				  </td> 				                 </tr> 				 				 				 				 				 				 				 				 				 				 				 				 			               </tbody> 		             </table></div> 		       </div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="joc1400889291997">
          <h1>
          
            Speed Change Summary 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="joc1400889291997__table_N10019_N10013_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 149. &nbsp;</span>Speed Change Summary</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d141723e184" valign="top" width="NaN%">Speed Change</th>                  <th class="entry" id="d141723e187" valign="top" width="NaN%">Speed Change Method</th>                  <th class="entry" id="d141723e190" valign="top" width="NaN%">Detailed Information</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d141723e184 " valign="top" width="NaN%">1GbE and 10GBASE-R</td>                  <td class="entry" headers="d141723e187 " valign="top" width="NaN%">Interface Signals</td>                  <td class="entry" headers="d141723e190 " valign="top" width="NaN%">                     <ul class="ul">                        <li class="li">Refer to<cite class="cite">  Dynamic Reconfiguration Interface</cite>.</li>                        <li class="li">                           <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706910067__fig_B0527A0882F84B08ADD008520EFD73A2">Figure 77</a>                        </li>                     </ul>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d141723e184 " valign="top" width="NaN%">SGMII (10M, 100M and 1GbE)</td>                  <td class="entry" headers="d141723e187 " valign="top" width="NaN%">Avalon-MM bus</td>                  <td class="entry" headers="d141723e190 " valign="top" width="NaN%">                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706895354__table_5F45522A7A994281ABDEF462E6CDC06E">Table 123</a>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d141723e184 " valign="top" width="NaN%">1GbE, 10GBASE-R, and 10GBASE-R with FEC</td>                  <td class="entry" headers="d141723e187 " valign="top" width="NaN%">Avalon-MM bus</td>                  <td class="entry" headers="d141723e190 " valign="top" width="NaN%">                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706909458__table_C944A8FFD7514D0681CEED0ECE3D402F">Table 144</a>                  </td>               </tr>            </tbody>         </table></div>      <div class="note note" id="joc1400889291997__note_N1004E_N10013_N10001"><span class="notetitle">Note:</span> You can configure the static speed while      generating the IP core using the IP Parameter Editor.</div>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706893372" title="You can use the dynamic reconfiguration interface signals to dynamically change between 1G and 10G data rates.">Dynamic Reconfiguration Interface</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706909770">
          <h1>
          
            Creating a 1G/10GbE Design 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract"> 	      <span class="shortdesc">Follow these steps to create a 1G/10GbE design using the 1G/10GbE PHY			IP. </span>   </div> 	     <ol class="ol steps" id="nik1398706909770__steps_6C0EF9D86FB9456FB6BCAC56B0580A1D"><li class="li step stepexpand" id="nik1398706909770__step_D53F8ECE16604BFE8F31AF74E4BC1F5E">            <span class="ph cmd">Generate the			 1G/10GbE PHY with the required parameterization. 		  </span> 		          <div class="itemgroup info">The					1G/10GbE PHY IP Core includes reconfiguration logic.					This					logic					provides the Avalon-MM interface that you can use to read and write to PHY					registers. All read and write operations must adhere to the Avalon					specification. </div> 		       </li><li class="li step stepexpand" id="nik1398706909770__step_325F17407DE64DC899EF270B03947E0A">				        <span class="ph cmd">Instantiate a reset controller using the Transceiver Reset					Controller <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core in the IP Catalog. Connect the power					and reset signals between the 1G/10GbE PHY and the reset controller. </span>			      </li><li class="li step stepexpand" id="nik1398706909770__step_3C9F33332E274A1595471CCB80820A08">            <span class="ph cmd">Instantiate one TX			 PLL for the 1G data rate and one TX PLL for the 10G data rate. Connect the high			 speed serial clock and PLL lock signals between 1G/10GbE PHY and TX PLLs. You			 can use any combination of fPLLs, ATX, or CMU PLLs. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398706909770__step_815A870C2A6D49C3BB8B16BFF27FF66B">            <span class="ph cmd">Use the 			 <samp class="ph codeph">tx_pma_divclk</samp> from 1G/10GbE PHY or generate a fPLL			 to create the 			 <span class="ph">156.25 MHz</span> XGMII clock from the 10G reference clock. 		  </span> 		          <div class="itemgroup info">No			 Memory Initialization Files (<strong class="ph b">.mif</strong>) are required for the 1G/10GbE design			 in 			 <span class="keyword">Arria 10</span> devices. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706909770__step_01A0D506AFAE40DEA9C3638C0595807A">            <span class="ph cmd">Complete the design			 by creating a top level module to connect all the IP (1G/10GbE PHY IP, PLL IP			 and Reset Controller) blocks. 		  </span> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707031354">fPLL</a></div><div><a class="link" href="#nik1398707033807" title="The clock multiplier unit (CMU) PLL resides locally within each transceiver channel.">CMU PLL</a></div><div><a class="link" href="#nik1398707029509" title="The ATX PLL contains LC tank-based voltage controlled oscillators (VCOs).">ATX PLL</a></div><div><a class="link" href="#nik1398707081227" title="Transceiver PHY Reset Controller is a configurable IP core that resets transceivers mainly in response to PLL lock activity. You can use this IP core rather than creating your own user-coded reset controller.">Using the Transceiver PHY Reset Controller</a></div><div><a class="link" href="#nik1398706905603">1G/10GbE PHY Functional Description</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706910067">
          <h1>
          
            Design Guidelines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> Consider the following guidelines while designing with 1G/10GbE	 PHY.   </div> 	     <div class="section" id="nik1398706910067__section_C9F1789584194ADABF513137B2B96112"><h2 class="title sectiontitle">Using the 1G/10GbE PHY without the Sequencer</h2> 		        		       <p class="p">The sequencer brings up channel-based initial datapath and performs		  parallel detection. To use the 1G/10GbE PHY without the sequencer, turn off the		  		  <strong class="ph b">Enable automatic speed detection</strong> parameter. 		</p> 		       <p class="p"> Turning off the sequencer results in the following additional ports: 		</p> 		       <ul class="ul" id="nik1398706910067__ul_2F1E5B5E587043248E33BE68CD9418E7"> 		          <li class="li" id="nik1398706910067__li_73771D005A534D1882B727E5891B6595">               <samp class="ph codeph">rc_busy</samp> 		          </li> 		          <li class="li" id="nik1398706910067__li_05006DAAA02A476799180DF831CA73C1">               <samp class="ph codeph">start_pcs_reconfig</samp> 		          </li> 		          <li class="li" id="nik1398706910067__li_04357DF17C884A9AB00DBA085C7D25EE">               <samp class="ph codeph">mode_1g_10gbar</samp> 		          </li> 		       </ul> 		       <div class="p">These ports perform manual reconfiguration. The following figure shows		  how these ports are used for 1G and 10G configuration. 		  <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706910067__fig_B0527A0882F84B08ADD008520EFD73A2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 77.&nbsp;</span>Timing for Reconfiguration without the Sequencer</span><div class="figbody"> 			                           <embed xmlns="" class="image doc-portal-img" id="nik1398706910067__image_93B1ED656FF7406D93ECB156BB431BE6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706897132.svg" type="image/svg+xml"></embed> 		          </div></div> 		       </div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706898150">
          <h1>
          
            Channel Placement Guidelines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="abstract"> 	     <p class="p"> The channels of multi-channel 1G/10G designs do not need to be placed		contiguously. However, channels instantiated in different transceiver banks		require PLLs in the same bank. </p>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/en_US/pdfs/literature/ug/ug_a10_pcie_avmm.pdf" target="_blank">Arria 10 Avalon-MM Interface for PCIe* Solutions</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706911444">
          <h1>
          
            Design Example 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">			      <span class="keyword">               Intel<sup>Â®</sup>            </span> provides a design example to assist you in			integrating your Ethernet PHY IP into your complete design. </span>   </div> 	     <p class="p">The MAC and PHY design example instantiates the 1G/10GbE PHY IP along with the			1G/10G Ethernet MAC and supporting logic. It is part of the Quartus II software			installation and is located in the <em class="ph i">&lt;quartus2_install_dir&gt;/ip</em>			subdirectory. For more information about this example design, refer to the <em class="ph i">            <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ug/_10gbps_mac.pdf" target="_blank">10-Gbps Ethernet MAC IP Function User					Guide</a>         </em>. </p> 	     <p class="p"> A design example that			instantiates			the 1G/10G PHY and its supporting			logic			is available on the <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA wiki. The following figure shows the block diagram of the			1G/10GbE			PHY-only			design example. The default configuration includes two channels for backplane Ethernet			and two channels for line-side (1G/10G) applications. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706911444__fig_2AD58B698AB54DE888C699213D2FC60C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 78.&nbsp;</span>1G/10GbE PHY Only Design Example</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706911444__image_20482378099B401991A42F1FFC8A33D3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706910332.svg" type="image/svg+xml"></embed> 	     </div></div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples" target="_blank">Arria 10 Transceiver PHY Design Examples		</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706899809-01">
          <h1>
          
            Simulation Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706899809__section_C6AFEE72C5AA46D5BDE4A2083D806151"> 		       <div class="p"> The 1G/10GbE and 10GBASE-KR PHY IP core supports the following <span class="keyword">               Intel<sup>Â®</sup>            </span>-supported simulators for this Quartus Prime software				release: <ul class="ul">					          <li class="li">                  ModelSim*  Verilog</li>					          <li class="li">ModelSim VHDL</li>					          <li class="li">VCS Verilog</li>					          <li class="li">VCS VHDL</li>					          <li class="li">NCSIM Verilog</li>					          <li class="li">NCSIM VHDL simulation</li>				        </ul>When you generate a 1G/10GbE or 10GBASE-KR PHY IP core, the Quartus Prime				software optionally generates an IP functional simulation model.</div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706900121">
          <h1>
          
            TimeQuest Timing Constraints 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">	     <div class="section" id="nik1398706900121__section_C6AFEE72C5AA46D5BDE4A2083D806151"> 		       <p class="p"> To pass timing analysis, you must decouple the clocks in different time				domains. The necessary Synopsys Design Constraints File (<strong class="ph b">.sdc</strong>)				timing constraints are included in the				top-level				wrapper file. </p> 	     </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="joc1445401896251">
          <h1>
          
            1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nfa1421221632493">
          <h1>
          
            About the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">The 1G/2.5G/5G/10G Multi-rate Ethernet PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> core implements the Ethernet protocol as defined in Clause 36 of the <em class="ph i">IEEE 802.3 2005 Standard</em>. The PHY IP core consists of a physical coding sublayer (PCS) function and an embedded physical media attachment (PMA). You can dynamically switch the PHY operating speed.</p>      <div class="note note" id="nfa1421221632493__note_N10026_N10014_N10001"><span class="notetitle">Note:</span> Intel FPGAs implement and support the required Media Access Control (MAC) and PHY (PCS+PMA) IP to interface in a chip-to-chip or chip-to-module channel with external MGBASE-T and NBASE-T PHY standard devices. You are required to use an external PHY device to drive any copper media.</div>            <div xmlns="http://www.w3.org/1999/xhtml" class="fig props_product_a10" id="nfa1421221632493__fig_uhk_3ly_5t"><span class="figcap"><span class="enumeration fig-enumeration">Figure 79.&nbsp;</span>Block Diagram of the PHY IP Core</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="nfa1421221632493__image_wvc_zly_5t" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1445965262961.svg" type="image/svg+xml"></embed>      </div></div>         </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="#nik1398707069857">Recommended Reset Sequence</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/bhc1395127830032.html#bhc1395127560843" target="_blank" title="Describes the Low Latency Ethernet 10G MAC IP Core.">Low Latency Ethernet 10G MAC User Guide</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="ggq1534816845642">
          <h1>
          
            Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="ggq1534816845642__table_cvz_wsr_jt" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 150. &nbsp;</span>PHY Features</span></span></caption>                                    <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d142734e154" valign="top" width="40%">Feature</th>                  <th class="entry" id="d142734e157" valign="top" width="60%">Description</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d142734e154 " valign="top" width="40%">Multiple operating speeds</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">1G, 2.5G, 5G, and 10G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " rowspan="3" valign="top" width="40%">MAC-side interface</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">16-bit GMII for 1G and 2.5G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">32-bit XGMII for 1G/2.5G/5G/10G (USXGMII).</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">64-bit XGMII for 10G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " rowspan="3" valign="top" width="40%">Network-side interface</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">1.25 Gbps for 1G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">3.125 Gbps for 2.5G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">10.3125 Gbps for 1G/2.5G/5G/10G (USXGMII).</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " valign="top" width="40%">                     <span class="keyword">               Avalon<sup>Â®</sup>            </span> Memory-Mapped (Avalon-MM) interface</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">Provides access to the configuration registers of the PHY. </td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " rowspan="3" valign="top" width="40%">PCS function</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">1000BASE-X for 1G and 2.5G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">10GBASE-R for 10G.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e157 " valign="top" width="60%">USXGMII PCS for 1G/2.5G/5G/10G</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " valign="top" width="40%">Auto-negotiation</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">                     <p class="p">Implements clause 37. Supported in 1GbE only.</p>                     <p class="p">USXGMII Auto-negotiation supported in the 1G/2.5G/5G/10G (USXGMII) configuration.</p>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " valign="top" width="40%">IEEE 1588v2</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">Provides the required latency to the MAC if the MAC enables the IEEE 1588v2 feature.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d142734e154 " valign="top" width="40%">Sync-E</td>                  <td class="entry" headers="d142734e157 " valign="top" width="60%">Provides the clock for Sync-E implementation.</td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421222484018">
          <h1>
          
            Release Information 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">		    <div class="section" id="nfa1421222484018__section_N10012_N1000F_N10001">                  <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10" frame="border" id="nfa1421222484018__table_nv4_f54_w2b" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 151. &nbsp;</span>PHY Release Information</span></span></caption>                                             <thead align="left" class="thead">                  <tr class="row">                     <th align="center" class="entry" id="d143188e163" valign="top" width="NaN%">Item </th>                     <th align="center" class="entry" id="d143188e166" valign="top" width="NaN%">Description </th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Version </td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">18.0</td>                  </tr>                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Release Date </td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">May 2018</td>                  </tr>                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Ordering Codes </td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">IP-10GMRPHY</td>                  </tr>                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Product ID </td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">00E4</td>                  </tr>                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Vendor ID </td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">6AF7</td>                  </tr>                  <tr class="row">                     <td align="center" class="entry" headers="d143188e163 " valign="top" width="NaN%">Open Core Plus</td>                     <td align="center" class="entry" headers="d143188e166 " valign="top" width="NaN%">Supported</td>                  </tr>               </tbody>            </table></div>      </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421136325896">
          <h1>
          
            Device Family Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nfa1421136325896__section_3098BC7BEE2D43AE81E254E7C82D1F8A">         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10" frame="border" id="nfa1421136325896__table_gld_dms_jz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 152. &nbsp;</span>               <span xmlns="" class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core Device Support Levels</span></span></caption>                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d143451e162" valign="top" width="33.33333333333333%">Device Support Level</th>                     <th class="entry" id="d143451e165" valign="top" width="66.66666666666666%">Definition</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d143451e162 " valign="top" width="33.33333333333333%">Preliminary</td>                     <td class="entry" headers="d143451e165 " valign="top" width="66.66666666666666%">                        <span class="keyword">Intel</span> verifies the IP core with preliminary timing models for this device family. The IP core meets all functional requirements, but might still be undergoing timing analysis for the device family. This IP core can be used in production designs with caution.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d143451e162 " valign="top" width="33.33333333333333%">Final</td>                     <td class="entry" headers="d143451e165 " valign="top" width="66.66666666666666%">                        <span class="keyword">Intel</span> verifies the IP core with final timing models for this device family. The IP core meets all functional and timing requirements for the device family. This IP core is ready to be used in production designs.</td>                  </tr>               </tbody>            </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1421136325896__table_dhj_pck_35" rules="all" summary="">                                                            <thead align="left" class="thead">                  <tr class="row">                     <th align="center" class="entry" id="d143451e213" valign="top" width="33.33333333333333%"> Device Family </th>                     <th class="entry" id="d143451e216" valign="top" width="33.33333333333333%">Operating Mode</th>                     <th align="center" class="entry" id="d143451e219" valign="top" width="33.33333333333333%"> Support Level</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row props_product_a10">                     <td align="center" class="entry" headers="d143451e213 " valign="top" width="33.33333333333333%">                        <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span>                     </td>                     <td class="entry" headers="d143451e216 " valign="top" width="33.33333333333333%">                        <p class="p">2.5G</p>                        <p class="p">1G/2.5G</p>                        <p class="p">1G/2.5G/10G</p>                        <p class="p">10M/100M/1G/2.5G/5G/10G</p>                     </td>                     <td align="center" class="entry" headers="d143451e219 " valign="top" width="33.33333333333333%">Final</td>                  </tr>                                                   </tbody>            </table></div>      </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421733316965">
          <h1>
          
            Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">		    <div class="section" id="nfa1421733316965__section_C6AFEE72C5AA46D5BDE4A2083D806151">			      <p class="p">The following estimates are obtained by compiling the PHY IP core with				the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software.</p>		    </div>				    		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10" frame="border" id="nfa1421733316965__table_pnw_zmy_5t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 153. &nbsp;</span>Resource Utilization</span></span></caption>				        				        				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d143718e178" valign="top" width="20.27027027027027%">Device</th>						            <th class="entry" id="d143718e181" valign="top" width="20.27027027027027%">Speed</th>						            <th align="center" class="entry" id="d143718e184" valign="top" width="13.513513513513512%">ALMs</th>						            <th align="center" class="entry" id="d143718e187" valign="top" width="13.513513513513512%"> ALUTs </th>						            <th align="center" class="entry" id="d143718e190" valign="top" width="16.216216216216214%"> Logic Registers </th>						            <th align="center" class="entry" id="d143718e194" valign="top" width="16.216216216216214%"> Memory Block (M20K)</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d143718e178 " rowspan="4" valign="top" width="20.27027027027027%">                     <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span>                  </td>						            <td class="entry" headers="d143718e181 " valign="top" width="20.27027027027027%">1G/2.5G</td>						            <td align="center" class="entry" headers="d143718e184 " valign="top" width="13.513513513513512%">550</td>						            <td align="center" class="entry" headers="d143718e187 " valign="top" width="13.513513513513512%">750</td>						            <td align="center" class="entry" headers="d143718e190 " valign="top" width="16.216216216216214%">1250</td>						            <td align="center" class="entry" headers="d143718e194 " valign="top" width="16.216216216216214%">2</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d143718e181 " valign="top" width="20.27027027027027%">1G/2.5G with IEEE 1588v2 enabled</td>						            <td align="center" class="entry" headers="d143718e184 " valign="top" width="13.513513513513512%">1200</td>						            <td align="center" class="entry" headers="d143718e187 " valign="top" width="13.513513513513512%">1850</td>						            <td align="center" class="entry" headers="d143718e190 " valign="top" width="16.216216216216214%">2550</td>						            <td align="center" class="entry" headers="d143718e194 " valign="top" width="16.216216216216214%">2</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d143718e181 " valign="top" width="20.27027027027027%">1G/2.5G/10G (MGBASE-T)</td>						            <td align="center" class="entry" headers="d143718e184 " valign="top" width="13.513513513513512%">1150</td>						            <td align="center" class="entry" headers="d143718e187 " valign="top" width="13.513513513513512%">1500</td>						            <td align="center" class="entry" headers="d143718e190 " valign="top" width="16.216216216216214%">2550</td>						            <td align="center" class="entry" headers="d143718e194 " valign="top" width="16.216216216216214%">6</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d143718e181 " valign="top" width="20.27027027027027%">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>						            <td align="center" class="entry" headers="d143718e184 " valign="top" width="13.513513513513512%">700</td>						            <td align="center" class="entry" headers="d143718e187 " valign="top" width="13.513513513513512%">950</td>						            <td align="center" class="entry" headers="d143718e190 " valign="top" width="16.216216216216214%">1750</td>						            <td align="center" class="entry" headers="d143718e194 " valign="top" width="16.216216216216214%">3</td>					          </tr>				        </tbody>			      </table></div>      	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nfa1421652106921">
          <h1>
          
            Using the IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">The <span class="keyword">Intel</span> FPGA IP Library is installed as part of the <span class="keyword props_product_ArriaV props_product_a10">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span>          installation process. You can select the 1G/2.5G/5G/10G Multi-rate Ethernet <span class="ph props_product_a10 props_product_cyclone10">            <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span>         </span>          core from the library and parameterize it using the IP parameter editor.</p>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421224882104">
          <h1>
          
            Parameter Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">		    <div class="section" id="nfa1421224882104__section_N10012_N1000F_N10001">         <p class="p">You customize the PHY IP core by specifying the parameters in the parameter editor in the <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software. The parameter editor enables only the parameters that are applicable to the selected speed.</p>                  <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10 props_product_cyclone10" frame="border" id="nfa1421224882104__table_ov5_5ny_5t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 154. &nbsp;</span>1G/2.5G/5G/10G Multi-rate Ethernet PHY <span xmlns="" class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Parameters</span></span></caption>                                                            <thead align="left" class="thead">                  <tr class="row">                     <th align="left" class="entry" id="d144352e176" valign="top" width="29.411764705882355%">                        <p class="p">Name</p>                     </th>                     <th align="center" class="entry" id="d144352e182" valign="top" width="23.52941176470588%">                        <p class="p">Value</p>                     </th>                     <th align="left" class="entry" id="d144352e188" valign="top" width="47.05882352941176%">                        <p class="p">Description</p>                     </th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Speed</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">                        <p class="p props_product_a10">2.5G</p>                        <p class="p props_product_a10">1G/2.5G</p>                        <p class="p props_product_a10">1G/2.5G/10G</p>                        <p class="p">10M/100M/1G/2.5G/5G/10G</p>                     </td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">The operating speed of the PHY.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Enable IEEE 1588 Precision Time Protocol</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">                        <p class="p">Select this option for the PHY to provide latency information to the MAC. The MAC requires this information if it enables the IEEE 1588v2 feature.</p>                        <p class="p">This option is enabled only for 2.5G and 1G/2.5G.</p>                                             </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Connect to MGBASE-T PHY</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">                        <p class="p">Select this option when the external PHY is MGBASE-T compatible.</p>                        <p class="p">This parameter is enabled for 2.5G, 1G/2.5G, and 1G/2.5G/10G (MGBASE-T) modes.</p>                                             </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Connect to NBASE-T PHY</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">                        <p class="p">Select this option when the external PHY is NBASE-T compatible.</p>                        <p class="p">This parameter is enabled for 10M/100M/1G/2.5G/5G/10G (USXGMII) modes.</p>                     </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                         <strong class="ph b"> PHY ID (32 bit)</strong>                      </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%"> 32-bit value </td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">                        <p class="p">An optional 32-bit unique identifier:</p>                        <ul class="ul" id="nfa1421224882104__ul_f1v_5ny_5t">                           <li class="li">Bits 3 to 24 of the Organizationally Unique Identifier (OUI) assigned by the IEEE </li>                           <li class="li">6-bit model number</li>                           <li class="li">4-bit revision number </li>                        </ul>                        <p class="p">If unused, do not change the default value, which is 0x00000000. </p>                                             </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Reference clock frequency for 10 GbE (MHz)</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">322.265625, 644.53125</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Specify the frequency of the reference clock for 10GbE.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Selected TX PMA local clock division factor for 1 GbE</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">                        <samp class="ph codeph">1</samp>, <samp class="ph codeph">2</samp>, <samp class="ph codeph">4</samp>, <samp class="ph codeph">8</samp>                     </td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">This parameter is the local clock division factor in the 1G mode. It is directly mapped to the Native PHY IP Core GUI options.                     </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Selected TX PMA local clock division factor for 2.5 GbE</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">                        <samp class="ph codeph">1</samp>, <samp class="ph codeph">2</samp>                     </td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">This parameter is the local clock division factor in the 2.5G mode. It is directly mapped to the Native PHY IP Core GUI options.                     </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Enable Altera Debug Master Endpoint</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Available in Native PHY and TX PLL IP parameter editors. When enabled, the Altera Debug Master Endpoint (ADME) is instantiated and has access to the <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM interface of the Native PHY. You can access certain test and debug functions using System Console with the ADME. Refer to the <cite class="cite">Embedded Debug Features</cite> section for more details about ADME.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Enable capability registers</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Available in Native PHY and TX PLL IP parameter editors. Enables capability registers. These registers provide high-level information about the transceiver channel's/PLL's configuration.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Set user-defined IP identifier</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">User-specified</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Available in Native PHY and TX PLL IP parameter editors. Sets a user-defined numeric identifier that can be read from the <samp class="ph codeph">user_identifier</samp> offset when the capability registers are enabled.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Enable control and status registers</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Available in Native PHY and TX PLL IP parameter editors. Enables soft registers for reading status signals and writing control signals on the PHY/PLL interface through the ADME or reconfiguration interface.</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d144352e176 " valign="top" width="29.411764705882355%">                        <span class="ph uicontrol">Enable PRBS soft accumulators</span>                     </td>                     <td align="center" class="entry" headers="d144352e182 " valign="top" width="23.52941176470588%">On, Off</td>                     <td align="left" class="entry" headers="d144352e188 " valign="top" width="47.05882352941176%">Available in Native PHY IP parameter editor only. Enables soft logic to perform PRBS bit and error accumulation when using the hard PRBS generator and checker.</td>                  </tr>               </tbody>            </table></div>      </div>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407040728522">Embedded Debug Features</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="sem1535363335621">
          <h1>
          
            Functional Description 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <p class="p">The 1G/2.5G/5G/10G Multi-rate PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> core for <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> devices implements the 10M to 10Gbps Ethernet PHY in accordance with the IEEE 802.3 Ethernet Standard. This IP core handles the frame encapsulation and flow of data between a client logic and Ethernet network via a 10M to 10GbE PCS and PMA (PHY). You can use the Native PHY IP core to configure the transceiver PHY for your protocol implementation.</p>      <div class="p">         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="sem1535363335621__fig_dsp_ntd_3z"><span class="figcap"><span class="enumeration fig-enumeration">Figure 80.&nbsp;</span>Architecture of 2.5G, 1G/2.5G, and 1G/2.5G/10G (MGBASE-T) Configuration</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" id="sem1535363335621__image_ezp_qtd_3z" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/wii1488838306794.svg" type="image/svg+xml"></embed>         </div></div>      </div>      <div class="p">In the transmit direction, the PHY encodes the Ethernet frame as required for reliable transmission over the media to the remote end. In the receive direction, the PHY passes frames to the MAC.<div class="note note" id="sem1535363335621__note_N10027_N10011_N1000E_N10001"><span class="notetitle">Note:</span> You can generate the MAC and PHY design example using the Low Latency Ethernet 10G MAC <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Parameter Editor.</div>The IP core includes the following interfaces:<ul class="ul" id="sem1535363335621__ul_ds1_pwn_lz">            <li class="li">Datapath client-interface:<ul class="ul" id="sem1535363335621__ul_gm5_pwn_lz">                  <li class="li">10GbEâXGMII, 64 bits</li>                  <li class="li">1G/2.5GbEâGMII, 16 bit</li>                  <li class="li">10M/100M/1G/2.5G/5G/10G (USXGMII)âXGMII, 32 bits</li>               </ul>               <p class="p">For 1G/2.5/10G (MGBASE-T), select an interface based on the respective operating speed.</p>            </li>            <li class="li">Management interfaceâ<span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM host slave interface for PHY management.</li>            <li class="li">Datapath Ethernet interface with the following available options:<ul class="ul" id="sem1535363335621__ul_ux3_vwn_lz">                  <li class="li">10GbEâSingle 10.3125 Gbps serial link</li>                  <li class="li">2.5GbEâSingle 3.125 Gbps serial link</li>                  <li class="li">1GbEâSingle 1.25 Gbps SGMII serial link</li>                  <li class="li">10M/100M/1G/2.5G/5G/10G (USXGMII) âSingle 10.3125 Gbps serial link</li>               </ul>               <p class="p">For 1G/2.5/10G (MGBASE-T), select an Ethernet interface based on the respective operating speed.</p>            </li>            <li class="li">Transceiver PHY dynamic reconfiguration interfaceâan <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM interface to read and write the <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Native PHY IP core registers. This interface supports dynamic reconfiguration of the transceiver. It is used to configure the transceiver operating modes to switch to desired Ethernet operating speeds.</li>         </ul>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="sem1535363335621__fig_pgs_pyd_3z"><span class="figcap"><span class="enumeration fig-enumeration">Figure 81.&nbsp;</span>Architecture of 10M/100M/1G/2.5G/5G/10G (USXGMII) Configuration</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" id="sem1535363335621__image_mhc_5yd_3z" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/uhe1490205501693.svg" type="image/svg+xml"></embed>         </div></div>      </div>      <div class="p">The 10M/100M/1G/2.5G/5G/10G (USXGMII) configuration supports the following features:<ul class="ul" id="sem1535363335621__ul_zj1_zzd_3z">            <li class="li">USXGMIIâ10M/100M/1G/2.5G/5G/10G speeds</li>            <li class="li">Full duplex data transmission</li>            <li class="li">USXGMII Auto-Negotiation</li>         </ul>      </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="/content/altera-www/global/en_us/index/documentation/nfa1438753448747.html#nfa1438151340400" target="_blank">Low Latency Ethernet 10G MAC <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> FPGA IP Design Example User Guide</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nef1490120750519">
          <h1>
          
            Clocking and Reset Sequence 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">      <div class="p">Clocking Requirements:<ul class="ul" id="nef1490120750519__ul_wqz_mgy_hz">            <li class="li props_product_a10 props_product_s10">For 64-bit XGMII, the 156.25 MHz clock must have zero ppm difference with reference clock of 10G transceiver PLL. Therefore, the 156.25 MHz clock must derived from the transceiver 10G reference clock for 1G/2.5G/10G (MGBASE-T) variant.</li>            <li class="li props_product_a10 props_product_cyclone10 props_product_s10">For 32-bit XGMII, the 312.5 MHz clock must have zero ppm difference with reference clock of 10G transceiver PLL. Therefore, the 312.5 MHz clock must derived from the transceiver 10G reference clock for 10M/100M/1G/2.5G/5G/10G (USXGMII) variant.</li>         </ul>      </div>      <p class="p props_product_a10 props_product_s10">Reset sequence for all configurations is handled by the transceiver reset controller. For 1G/2.5G and 1G/2.5G/10G (MGBASE-T), transceiver reset sequence is automatically triggered after completion of speed switching/reconfiguration in the MAC+PHY example design.</p>      <p class="p">The 1G/2.5G/5G/10G Multi-rate Ethernet PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> core for          <span class="keyword props_product_a10">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span>          devices supports up to Â±100 ppm clock frequency difference.      </p>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="tss1535358080302">
          <h1>
          
            Timing Constraints 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <p class="p">Constrain the PHY based on the fastest speed.         <span class="ph props_product_a10"> For example, if you configure the PHY as 1G/2.5G, constrain it based on 2.5G.</span>      </p>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="tss1535358080302__table_g4p_hhx_hz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 155. &nbsp;</span>Timing Constraints</span></span></caption>                                    <thead align="left" class="thead">               <tr class="row">                  <th align="center" class="entry" id="d145654e144" valign="middle" width="50%">PHY Configuration</th>                  <th align="center" class="entry" id="d145654e147" valign="middle" width="50%">Constrain PHY for</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row props_product_a10">                  <td align="center" class="entry" headers="d145654e144 " valign="middle" width="50%">2.5G</td>                  <td align="center" class="entry" headers="d145654e147 " valign="middle" width="50%">2.5G datapath</td>               </tr>               <tr class="row props_product_a10">                  <td align="center" class="entry" headers="d145654e144 " valign="middle" width="50%">1G/2.5G</td>                  <td align="center" class="entry" headers="d145654e147 " valign="middle" width="50%">2.5G datapath</td>               </tr>               <tr class="row props_product_a10">                  <td align="center" class="entry" headers="d145654e144 " valign="middle" width="50%">1G/2.5G/10G (MGBASE-T)</td>                  <td align="center" class="entry" headers="d145654e147 " valign="middle" width="50%">10G and 1G/2.5G datapath</td>               </tr>               <tr class="row">                  <td align="center" class="entry" headers="d145654e144 " valign="middle" width="50%">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>                  <td align="center" class="entry" headers="d145654e147 " valign="middle" width="50%">10G datapath</td>               </tr>            </tbody>         </table></div>      <div class="p props_product_a10">When you select MGBASE-T configuration for external PHY with 1G/2.5G/10G operating mode, <span class="keyword">               Intel<sup>Â®</sup>            </span> recommends that you add the following constraints in the timing constraint file to constrain the PHY for the 10G datapath as well as the 1G/2.5G datapath: <div class="note note" id="tss1535358080302__note_N100AD_N100A3_N10010_N10002"><span class="notetitle">Note:</span> Prior to editing the timing constraint file, you must define the PHY hierarchy path to <span class="ph filepath">&lt;Installation Directory&gt;/ip/altera/ethernet/alt_mge_phy/example/alt_mge_phy_multi_speed_10g.sdc</span>.</div>      </div>      <div class="p props_product_a10">         <ul class="ul" id="tss1535358080302__ul_m5h_s4m_x2b">            <li class="li">Create generated clocks for 1G/2.5G datapath. Since the 1G and 2.5G hard PCS configurations are the same, the constraint is set based on 2.5G datapath. For example:<pre class="pre codeblock"># Create the 1G/2.5G RX clockset rx_pma_clk_1g2p5g_name  "${ch_phy}rx_pma_clk_1g2p5g"set clock_node              "${ch_phy}$native_ls_inst$rx_pma_clk_1g2p5g_target"create_generated_clock -name $rx_pma_clk_1g2p5g_name -source [get_clock_info -targets refclk_1g2p5g] -divide_by 2 -multiply_by 5 [get_pins $clock_node] -add    set rx_clk_1g2p5g_name      "${ch_phy}rx_clk_1g2p5g"set clock_source            "${ch_phy}$native_ls_inst$rx_pcs_clk_1g2p5g_source"set clock_node              "${ch_phy}$native_ls_inst$rx_pcs_clk_1g2p5g_target"create_generated_clock -name $rx_clk_1g2p5g_name -source [get_pins $clock_source] -master_clock $rx_pma_clk_1g2p5g_name -divide_by 2 -multiply_by 1 [get_pins $clock_node] -add    set rx_clkout_1g2p5g_name   "${ch_phy}rx_clkout_1g2p5g"set clock_source            "${ch_phy}$native_ls_inst$rx_pld_clk_1g2p5g_source"set clock_node              "${ch_phy}$native_ls_inst$rx_pld_clk_10g_target"create_generated_clock -name $rx_clkout_1g2p5g_name -source [get_pins $clock_source] -master_clock $rx_pma_clk_1g2p5g_name -divide_by 2 -multiply_by 1 [get_pins $clock_node] -add    # Create the 1G/2.5G TX clockset tx_pma_clk_1g2p5g_name  "${ch_phy}tx_pma_clk_1g2p5g"set clock_node              "${ch_phy}$native_ls_inst$tx_pma_clk_1g2p5g_target"create_generated_clock -name $tx_pma_clk_1g2p5g_name -source [get_clock_info -targets $serclk_1g2p5g] -divide_by 5 -multiply_by 1 [get_pins $clock_node] -add    set tx_clk_1g2p5g_name      "${ch_phy}tx_clk_1g2p5g"set clock_source            "${ch_phy}$native_ls_inst$tx_pcs_clk_1g2p5g_source"set clock_node              "${ch_phy}$native_ls_inst$tx_pcs_clk_1g2p5g_target"create_generated_clock -name $tx_clk_1g2p5g_name -source [get_pins $clock_source] -master_clock $tx_pma_clk_1g2p5g_name -divide_by 2 -multiply_by 1 [get_pins $clock_node] -add    set tx_clkout_1g2p5g_name   "${ch_phy}tx_clkout_1g2p5g"set clock_source            "${ch_phy}$native_ls_inst$tx_pld_clk_1g2p5g_source"set clock_node              "${ch_phy}$native_ls_inst$tx_pld_clk_10g_target"create_generated_clock -name $tx_clkout_1g2p5g_name -source [get_pins $clock_source] -master_clock $tx_pma_clk_1g2p5g_name -divide_by 2 -multiply_by 1 [get_pins $clock_node] -add </pre>               <div class="note note" id="tss1535358080302__note_N100C8_N100BF_N100BB_N100B6_N10010_N10002"><span class="notetitle">Note:</span> The clock node for <samp class="ph codeph">rx_clkout_1g2p5g_name</samp> and <samp class="ph codeph">tx_clkout_1g2p5g_name</samp> is set to <samp class="ph codeph">rx_pld_clk_10g_target</samp> and <samp class="ph codeph"> tx_pld_clk_10g_target</samp> respectively because the design for this configuration is compiled with respect to the fastest speed, which is 10G. As such, this node connection that has been created by <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software is reused to set the timing constraint for 1G/2.5G datapath.</div>            </li>            <li class="li">Create default clock for 10G datapath. <span class="keyword">Timing Analyzer</span> does not create these clocks due to the creation of 1G/2.5G clocks in the above constraint. The <span class="keyword">Timing Analyzer</span> will not create clocks that came from the same master clock.<pre class="pre codeblock"># Create the 10G (default) clocks which were not created by the IPSTA due to 1G/2.5G clocks just created aboveset rx_clkout_10g_name  "${ch_phy}rx_clkout"set master_src          "${ch_phy}rx_pma_clk"set clock_source        "${ch_phy}$native_ls_inst$rx_pld_clk_10g_source"set clock_node          "${ch_phy}$native_ls_inst$rx_pld_clk_10g_target"create_generated_clock -name $rx_clkout_10g_name -source [get_pins $clock_source] -master_clock $master_src [get_pins $clock_node] -add    set tx_clkout_10g_name  "${ch_phy}tx_clkout"set master_src          "${ch_phy}tx_pma_clk"set clock_source        "${ch_phy}$native_ls_inst$tx_pld_clk_10g_source"set clock_node          "${ch_phy}$native_ls_inst$tx_pld_clk_10g_target"create_generated_clock -name $tx_clkout_10g_name -source [get_pins $clock_source] -master_clock $master_src [get_pins $clock_node] -add# PMA clock name for setting false path    set rx_pma_clk_10g_name  "${ch_phy}rx_pma_clk"    set tx_pma_clk_10g_name  "${ch_phy}tx_pma_clk"</pre>where <samp class="ph codeph">1g2p5g</samp> and <samp class="ph codeph">10g</samp> are referred to the 1G/2.5G and 10G clocks respectively.</li>            <li class="li">Set false path from 10G clock to 1G/2.5G PHY logic and vice versa. Since the 1G/2.5G PHY logic is not running at 10G clock speed, you do not have to ensure timing closure for 1G/2.5G datapath at 10G clock. For example:<pre class="pre codeblock">set_false_path -from [get_clocks "$rx_pma_clk_10g_name $rx_clkout_10g_name $tx_pma_clk_10g_name $tx_clkout_10g_name"] -to [get_registers "*|alt_mge16_pcs_pma:*|* $hssi_8g_pcs_if"]set_false_path -from [get_registers "*|alt_mge16_pcs_pma:*|* $hssi_8g_pcs_if"] -to [get_clocks "$rx_pma_clk_10g_name $rx_clkout_10g_name $tx_pma_clk_10g_name $tx_clkout_10g_name"]</pre>where the path indicated by <samp class="ph codeph">10g</samp> is associated to the 10G clock, whereas the <samp class="ph codeph">alt_mge16_pcs_pma</samp> path indicates the 1G/2.5G PHY logic.</li>            <li class="li">Since the 10G PHY logic is not running at 1G/2.5G clock, you do not need to ensure timing closure for 10G datapath at the slower clock speed. False path is set from 1G/2.5G clock to 10G PHY logic  and vice versa. For example:<pre class="pre codeblock">set_false_path -from [get_clocks "$rx_pma_clk_1g2p5g_name $rx_clk_1g2p5g_name $rx_clkout_1g2p5g_name $tx_pma_clk_1g2p5g_name $tx_clk_1g2p5g_name $tx_clkout_1g2p5g_name"] -to [get_registers "*|alt_mge_phy_xgmii_pcs:*|* $hssi_10g_pcs_if"]set_false_path -from [get_registers "*|alt_mge_phy_xgmii_pcs:*|* $hssi_10g_pcs_if"] -to [get_clocks "$rx_pma_clk_1g2p5g_name $rx_clk_1g2p5g_name $rx_clkout_1g2p5g_name $tx_pma_clk_1g2p5g_name $tx_clk_1g2p5g_name $tx_clkout_1g2p5g_name"]</pre>where the path indicated by <samp class="ph codeph">1g2p5g</samp> are associated to the 1G/2.5G clocks, whereas the <samp class="ph codeph">alt_mge_phy_xgmii_pcs</samp> indicates the 10G PHY logic.</li>         </ul>      </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="lbg1490124002611">
          <h1>
          
            Switching Operation Speed 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="lbg1490124002611__section_N10011_N1000E_N10001">						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="lbg1490124002611__table_rgm_q12_3z" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 156. &nbsp;</span>Supported Operating Speed</span></span></caption>					          					          										          					          															          										          										          										          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d146001e153" valign="middle" width="12.5%">PHY								Configurations</th>							              <th align="center" class="entry" id="d146001e156" valign="middle" width="12.5%">Features</th>														              <th align="center" class="entry" id="d146001e159" valign="middle" width="12.5%">10M</th>							              <th align="center" class="entry" id="d146001e162" valign="middle" width="12.5%">100M</th>														              <th align="center" class="entry" id="d146001e165" valign="middle" width="12.5%">1G</th>							              <th align="center" class="entry" id="d146001e169" valign="middle" width="12.5%">2.5G</th>							              <th align="center" class="entry" id="d146001e172" valign="middle" width="12.5%">5G</th>							              <th align="center" class="entry" id="d146001e175" valign="middle" width="12.5%">10G</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e153 " rowspan="3" valign="middle" width="12.5%">2.5G</td>                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Protocol</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">1000BASE-X at 2.5x</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Transceiver Data Rate</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">3.125 Gbps</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">MAC Interface</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">16-bit GMII @ 156.25 MHz</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e153 " rowspan="3" valign="middle" width="12.5%">                        1G/2.5G</td>                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Protocol</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                                                     </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                                                     </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">1000BASE-X / SGMII</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">1000BASE-X at 2.5x</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Transceiver Data Rate</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">1.25 Gbps</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">3.125 Gbps</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">MAC Interface</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">16-bit GMII @ 62.5 MHz</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">16-bit GMII @ 156.25 MHz</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">â</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e153 " rowspan="3" valign="middle" width="12.5%">                        1G/2.5G/10G (MGBASE-T)</td>                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Protocol</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                                                     </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">1000BASE-X / SGMII</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">1000BASE-X at 2.5x</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">10GBASE-R</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Transceiver Data Rate</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">1.25 Gbps</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">3.125 Gbps</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">10.3125 Gbps</td>                  </tr>						            <tr class="row props_product_a10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">MAC Interface</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">                        <span class="ph props_product_a10">â</span>                                             </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">16-bit GMII @ 62.5 MHz</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">16-bit GMII @ 156.25 MHz</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">â</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">64-bit XGMII @ 156.25 MHz</td>                  </tr>						            <tr class="row props_product_a10 props_product_cyclone10 props_product_s10">                     <td align="center" class="entry" headers="d146001e153 " rowspan="3" valign="middle" width="12.5%">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Protocol</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">10GBASE-R<p class="p">1000x data replication</p>                     </td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">10GBASE-R<p class="p">100x data replication</p>                     </td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">10GBASE-R<p class="p">10x data replication</p>                      </td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">10GBASE-R<p class="p">4x data replication</p>                      </td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">10GBASE-R<p class="p">2x data replication</p>                      </td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">10GBASE-R<p class="p">No data replication</p>                      </td>                  </tr>						            <tr class="row props_product_a10 props_product_cyclone10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">Transceiver Data Rate<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_37" name="fnsrc_37"><sup>37</sup></a>                     </td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">10.3125 Gbps</td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">10.3125 Gbps</td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">10.3125 Gbps</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">10.3125 Gbps</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">10.3125 Gbps</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">10.3125 Gbps</td>                  </tr>						            <tr class="row props_product_a10 props_product_cyclone10 props_product_s10">                     <td align="center" class="entry" headers="d146001e156 " valign="middle" width="12.5%">MAC Interface</td>                     <td align="center" class="entry" headers="d146001e159 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                     <td align="center" class="entry" headers="d146001e162 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                     <td align="center" class="entry" headers="d146001e165 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                     <td align="center" class="entry" headers="d146001e169 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                     <td align="center" class="entry" headers="d146001e172 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                     <td align="center" class="entry" headers="d146001e175 " valign="middle" width="12.5%">32-bit XGMII @ 312.5 MHz</td>                  </tr>					          </tbody>				        </table></div>						      <div class="p">            <span class="ph props_product_a10 props_product_s10">You can change the PHY speed using the reconfiguration block in the MAC+PHY example design.</span>            <ol class="ol props_product_a10 props_product_s10" id="lbg1490124002611__ol_d3r_1jx_hz">               <li class="li">Initiates the speed change by writing to the corresponding register of the reconfiguration block.<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_38" name="fnsrc_38"><sup>38</sup></a>               </li>               <li class="li">The reconfiguration block performs the following steps:<ol class="ol" id="lbg1490124002611__ol_adb_djx_hz" type="a">                     <li class="li">Sets the <samp class="ph codeph">xcvr_mode</samp> signal of the 1G/2.5G/5G/10G Multi-rate Ethernet PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> core to the requested speed.</li>                     <li class="li">Reads the generated <span class="ph filepath">.mif</span> file for the configuration settings and configures the transceiver accordingly.</li>                     <li class="li">Selects the corresponding transceiver PLL.</li>                     <li class="li">Triggers the transceiver recalibration.</li>                  </ol>               </li>               <li class="li">The reconfiguration block triggers the PHY reset through the transceiver reset controller.</li>            </ol>         </div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_37" name="fntarg_37"><sup>37</sup></a>  With oversampling for lower data rates.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_38" name="fntarg_38"><sup>38</sup></a>  You can change the speed within USXGMII (10M/100M/1G/2.5G/5G/10G) through CSR. It doesn't require reconfiguration block.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="tra1535356668871">
          <h1>
          
            Configuration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="whu1496180984283">
          <h1>
          
            Register Map 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">You can access the 16-bit/32-bit configuration registers via the <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM interface.</p>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="whu1496180984283__table_lmp_sqr_fz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 157. &nbsp;</span>Register Map</span></span></caption>                                                            <thead align="left" class="thead">               <tr class="row">                  <th align="center" class="entry" id="d148447e167" valign="middle" width="25%">Address Range</th>                  <th align="center" class="entry" id="d148447e170" valign="middle" width="25%">Usage</th>                  <th align="center" class="entry" id="d148447e173" valign="middle" width="25%">Bit</th>                  <th align="center" class="entry" id="d148447e176" valign="middle" width="25%">Configuration</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td align="center" class="entry" headers="d148447e167 " valign="middle" width="25%">0x00 : 0x1F</td>                  <td align="center" class="entry" headers="d148447e170 " valign="middle" width="25%">1000BASE-X/SGMII</td>                  <td align="center" class="entry" headers="d148447e173 " valign="middle" width="25%">16</td>                  <td align="center" class="entry" headers="d148447e176 " valign="middle" width="25%">2.5G, 1G/2.5G, 1G/2.5G/10G (MGBASE-T)</td>               </tr>               <tr class="row">                  <td align="center" class="entry" headers="d148447e167 " valign="middle" width="25%">0x400 : 0x41F</td>                  <td align="center" class="entry" headers="d148447e170 " valign="middle" width="25%">USXGMII</td>                  <td align="center" class="entry" headers="d148447e173 " valign="middle" width="25%">32</td>                  <td align="center" class="entry" headers="d148447e176 " valign="middle" width="25%">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>               </tr>               <tr class="row">                  <td align="center" class="entry" headers="d148447e167 " valign="middle" width="25%">0x461</td>                  <td align="center" class="entry" headers="d148447e170 " valign="middle" width="25%">Serial Loopback</td>                  <td align="center" class="entry" headers="d148447e173 " valign="middle" width="25%">32</td>                  <td align="center" class="entry" headers="d148447e176 " valign="middle" width="25%">10M/100M/1G/2.5G/5G/10G (USXGMII)</td>               </tr>            </tbody>         </table></div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421131082795">
          <h1>
          
            Configuration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">	     <div class="section" id="nfa1421131082795__section_A17754ABE6A2490B8DB20F4C4A04646B">         <p class="p"> You can access the <span class="ph props_product_ArriaV props_product_a10">16</span>            <span class="ph props_product_a10">-/</span>            <span class="ph props_product_a10 props_product_cyclone10">32</span>-bit configuration registers via the Avalon-MM interface. <span class="ph props_product_a10">The 16-bit configuration registers apply only to 2.5G, 1G/2.5G, and 1G/2.5G/10G (MGBASE-T) operating modes, whereas the 32-bit configuration registers apply only to 10M/100M/1G/2.5G/5G/10G (USXGMII) operating mode.</span>                     </p>         <p class="p">Observe the following guidelines when accessing the registers:</p>         <ul class="ul" id="nfa1421131082795__ul_C97FA48E6F764D2A9A92575A470E3E1B">            <li class="li" id="nfa1421131082795__li_75A21ACA835A41A7BE664E0AD18A6873">Do not write to reserved or undefined registers. </li>            <li class="li" id="nfa1421131082795__li_E5A72D1DA9D9489E9F2226A056A7A26F">When writing to the registers, perform read-modify-write to ensure that reserved or undefined register bits are not overwritten. </li>         </ul>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10 props_product_cyclone10" frame="border" id="nfa1421131082795__table_tmn_myw_qt" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 158. &nbsp;</span>Types of Register Access</span></span></caption>                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d148753e190" valign="top" width="14.893617021276595%">Access</th>                     <th class="entry" id="d148753e193" valign="top" width="85.1063829787234%">Definition</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d148753e190 " valign="top" width="14.893617021276595%">RO</td>                     <td class="entry" headers="d148753e193 " valign="top" width="85.1063829787234%">Read only.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d148753e190 " valign="top" width="14.893617021276595%">RW</td>                     <td class="entry" headers="d148753e193 " valign="top" width="85.1063829787234%">Read and write.</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d148753e190 " valign="top" width="14.893617021276595%">RWC</td>                     <td class="entry" headers="d148753e193 " valign="top" width="85.1063829787234%">Read, and write and clear. The user application writes 1 to the register bit(s) to invoke a defined instruction. The IP core clears the bit(s) upon executing the instruction.</td>                  </tr>               </tbody>            </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1421131082795__table_BAE48FEEE34B42E8AA49E0598953E8BE" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 159. &nbsp;</span>PHY Register Definitions</span></span></caption>                                                                                          <thead align="left" class="thead">                  <tr class="row">                     <th align="left" class="entry" id="d148753e252" valign="top" width="15.625%"> Addr </th>                     <th align="left" class="entry" id="d148753e255" valign="top" width="18.749999999999996%"> Name </th>                     <th align="left" class="entry" id="d148753e258" valign="top" width="46.875%"> Description </th>                     <th align="center" class="entry" id="d148753e261" valign="top" width="7.8125%">Access</th>                     <th align="center" class="entry" id="d148753e264" valign="top" width="10.937499999999998%">HW Reset Value</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " rowspan="5" valign="top" width="15.625%">                        <p class="p">0x00</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="5" valign="top" width="18.749999999999996%">                         <samp class="ph codeph">control </samp>                      </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_djy_pr4_sq">                           <li class="li">Bit [15]: <samp class="ph codeph">RESET</samp>. Set this bit to 1 to trigger a soft reset. <p class="p">The PHY clears the bit when the reset is completed. The register values remain intact during the reset.</p>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">RWC</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_ifc_jxp_jt">                           <li class="li">Bit[14]: <samp class="ph codeph">LOOPBACK</samp>. Set this bit to 1 to enable loopback on the serial interface.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_wvj_kxp_jt">                           <li class="li">Bit [12]: <samp class="ph codeph">AUTO_NEGOTIATION_ENABLE</samp>. Set this bit to 1 to enable auto-negotiation. <p class="p">Auto-negotiation is supported only in 1GbE. Therefore, set this bit to 0 when you switch to a speed other than 1GbE.</p>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_ljt_lxp_jt">                           <li class="li">Bit [9]: <samp class="ph codeph">RESTART_AUTO_NEGOTIATION</samp>. Set this bit to 1 to restart auto-negotiation.<p class="p">The PHY clears the bit as soon as auto-negotiation is restarted.</p>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RWC</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_c4m_nxp_jt">                           <li class="li">The rest of the bits are reserved.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " rowspan="4" valign="top" width="15.625%">                        <p class="p">0x01</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="4" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">status</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_kc5_mr4_sq">                           <li class="li">Bit [5]: <samp class="ph codeph">AUTO_NEGOTIATION_COMPLETE</samp>. A value of "1" indicates that the auto-negotiation is completed.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">RO</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_cxn_z1z_jt">                           <li class="li">Bit [3]: <samp class="ph codeph">AUTO_NEGOTIATION_ABILITY</samp>. A value of "1" indicates that the PCS function supports auto-negotiation.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">1</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_rld_jyp_jt">                           <li class="li">Bit [2]: <samp class="ph codeph">LINK_STATUS</samp>. A value of "0" indicates that the link is lost. Value of 1 indicates that the link is established.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_ccf_lyp_jt">                           <li class="li">The rest of the bits are reserved.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">                        <p class="p">0x02:0x03</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">phy_identifier</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">The value set in the <strong class="ph b">PHY_IDENTIFIER</strong> parameter.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">RO</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">Value of PHY_IDENTIFIER parameter</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " rowspan="5" valign="top" width="15.625%">                        <p class="p">0x04</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="5" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">dev_ability</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Use this register to advertise the device abilities during auto-negotiation.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_c3q_bbq_jt">                           <li class="li">Bits [13:12]: <samp class="ph codeph">RF</samp>. Specify the remote fault. <ul class="ul" id="nfa1421131082795__ul_fgz_sbq_jt">                                 <li class="li">00: No error.</li>                                 <li class="li">01: Link failure.</li>                                 <li class="li">10: Offline.</li>                                 <li class="li">11: Auto-negotiation error.</li>                              </ul>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">00</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_js3_12q_jt">                           <li class="li">Bits [8:7]: <samp class="ph codeph">PS</samp>. Specify the PAUSE support. <ul class="ul" id="nfa1421131082795__ul_fhx_xkq_jt">                                 <li class="li">00: No PAUSE.</li>                                 <li class="li">01: Symmetric PAUSE.</li>                                 <li class="li">10: Asymmetric PAUSE towards the link partner.</li>                                 <li class="li">11: Asymmetric and symmetric PAUSE towards the link device. </li>                              </ul>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">11</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_ist_vmq_jt">                           <li class="li">Bit [5]: <samp class="ph codeph">FD</samp>. Ensure that this bit is always set to 1.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">1</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_lsz_zmq_jt">                           <li class="li">The rest of the bits are reserved.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " rowspan="7" valign="top" width="15.625%">0x05</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="7" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">partner_ability</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">The device abilities of the link partner during auto-negotiation.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_gt5_51q_jt">                           <li class="li">Bit [14]: <samp class="ph codeph">ACK</samp>. A value of "1" indicates that the link partner has received three consecutive matching ability values from the device.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_y4n_jnq_jt">                           <li class="li">Bits [13:12]: <samp class="ph codeph">RF</samp>. The remote fault. <ul class="ul" id="nfa1421131082795__ul_tqn_jnq_jt">                                 <li class="li">00: No error.</li>                                 <li class="li">01: Link failure.</li>                                 <li class="li">10: Offline.</li>                                 <li class="li">11: Auto-negotiation error.</li>                              </ul>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_ecz_lnq_jt">                           <li class="li">Bits [8:7]: <samp class="ph codeph">PS</samp>. The PAUSE support. <ul class="ul" id="nfa1421131082795__ul_k2z_lnq_jt">                                 <li class="li">00: No PAUSE.</li>                                 <li class="li">01: Symmetric PAUSE.</li>                                 <li class="li">10: Asymmetric PAUSE towards the link partner.</li>                                 <li class="li">11: Asymmetric and symmetric PAUSE towards the link device.</li>                              </ul>                           </li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_xxq_nnq_jt">                           <li class="li">Bit [6]: <samp class="ph codeph">HD</samp>. A value of "1" indicates that half-duplex is supported.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_t2b_qnq_jt">                           <li class="li">Bit [5]: <samp class="ph codeph">FD</samp>. A value of "1" indicates that full-duplex is supported.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <ul class="ul" id="nfa1421131082795__ul_efx_rnq_jt">                           <li class="li">The rest of the bits are reserved.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " rowspan="3" valign="top" width="15.625%">0x06</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="3" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">an_expansion</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">The PCS capabilities and auto-negotiation status.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [1]: <samp class="ph codeph">PAGE_RECEIVE</samp>. A value of "1" indicates that the partner_ability register has been updated. This bit is automatically cleared once it is read. </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [0]: <samp class="ph codeph">LINK_PARTNER_AUTO_NEGOTIATION_ABLE</samp>. A value of "1" indicates that the link partner supports auto-negotiation.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x07</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">device_next_page</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " rowspan="2" valign="middle" width="46.875%">The PHY does not support the next page feature. These registers are always set to 0.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x08</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">partner_next_page</samp>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">                        <p class="p">0x09:0x0F</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">Reserved</td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">â</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">â</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">                        <p class="p">0x10</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">scratch</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">Provides a memory location to test read and write operations.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">RW</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">                        <p class="p">0x11</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">rev</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">The current version of the PHY IP core.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">RO</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">Current version of the PHY</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x12:0x13</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">link_timer</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">21-bit auto-negotiation link timer. <ul class="ul" id="nfa1421131082795__ul_axr_hxw_qt">                           <li class="li">Offset 0x12: link_timer[15:0]. Bits [8:0] are always be set to 0.</li>                           <li class="li">Offset 0x13: link_timer[20:16] occupies the lower 5 bits. The remaining 11 bits are reserved and must always be set to 0.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0</td>                  </tr>                  <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">                        <p class="p">0x14:0x1F</p>                     </td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">Reserved</td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">â</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">â</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " rowspan="8" valign="top" width="15.625%">0x400</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="8" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">usxgmii_control</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Control Register</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [0]: <samp class="ph codeph">USXGMII_ENA</samp>:<ul class="ul" id="nfa1421131082795__ul_kpn_hyc_kv">                           <li class="li">0: 10GBASE-R mode</li>                           <li class="li">1: USXGMII mode</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [1]: <samp class="ph codeph">USXGMII_AN_ENA</samp> is used when <samp class="ph codeph">USXGMII_ENA</samp> is set to 1:<ul class="ul" id="nfa1421131082795__ul_vtx_syc_kv">                           <li class="li">0: Disables USXGMII Auto-Negotiation and manually configures the operating speed with the <samp class="ph codeph">USXGMII_SPEED</samp> register.</li>                           <li class="li">1: Enables USXGMII Auto-Negotiation, and automatically configures operating speed with link partner ability advertised during USXGMII Auto-Negotiation.</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x1</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [4:2]: <samp class="ph codeph">USXGMII_SPEED</samp> is the operating speed of the PHY in USXGMII mode and <samp class="ph codeph">USE_USXGMII_AN</samp> is set to 0.<ul class="ul" id="nfa1421131082795__ul_vsb_n2x_kv">                           <li class="li">3âb000:                               <span class="ph props_product_a10 props_product_cyclone10">10M</span>                           </li>                           <li class="li">3âb001:                               <span class="ph props_product_a10 props_product_cyclone10">100M</span>                           </li>                           <li class="li">3âb010: 1G</li>                           <li class="li">3âb011: 10G</li>                           <li class="li">3âb100: 2.5G</li>                           <li class="li">3âb101: 5G</li>                           <li class="li">3âb110: Reserved</li>                           <li class="li">3âb111: Reserved</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [8:5]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [9]: RESTART_AUTO_NEGOTIATION <p class="p">Write 1 to restart Auto-Negotiation sequence The bit is cleared by hardware when Auto-Negotiation is restarted.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RWC (hardware self-clear)</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [15:10]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [30:16]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " rowspan="8" valign="top" width="15.625%">0x401</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="8" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">usxgmii_status</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Status Register</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [1:0]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [2]: <samp class="ph codeph">LINK_STATUS</samp> indicates link status for USXGMII all speeds<ul class="ul" id="nfa1421131082795__ul_eyt_jny_kv">                           <li class="li">1: Link is established</li>                           <li class="li">0: Link synchronization is lost, a 0 is latched</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [3]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [4]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [5]: <samp class="ph codeph">AUTO_NEGOTIATION_COMPLETE</samp>                        <p class="p">A value of 1 indicates the Auto-Negotiation process is completed.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [15:6]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [31:16]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x402:0x404</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">Reserved</td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">â</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " rowspan="11" valign="top" width="15.625%">0x405</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="11" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">usxgmii_partner_ability</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Device abilities advertised to the link partner during Auto-Negotiation</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [0]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [6:1]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [7]: <samp class="ph codeph">EEE_CLOCK_STOP_CAPABILITY</samp>                        <div class="p">Indicates whether or not energy efficient ethernet (EEE) clock stop is supported.<ul class="ul" id="nfa1421131082795__ul_k5h_3tf_qv">                              <li class="li">0: Not supported</li>                              <li class="li">1: Supported</li>                           </ul>                        </div>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [8]: <samp class="ph codeph">EEE_CAPABILITY</samp>                        <div class="p">Indicates whether or not EEE is supported.<ul class="ul" id="nfa1421131082795__ul_fdd_xtf_qv">                              <li class="li">0: Not supported</li>                              <li class="li">1: Supported</li>                           </ul>                        </div>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [11:9]: <samp class="ph codeph">SPEED</samp>                        <div class="p">                           <ul class="ul" id="nfa1421131082795__ul_elx_15f_qv">                              <li class="li">3'b000: 10M</li>                              <li class="li">3'b001: 100M</li>                              <li class="li">3'b010: 1G</li>                              <li class="li">3'b011: 10G</li>                              <li class="li">3'b100: 2.5G</li>                              <li class="li">3'b101: 5G</li>                              <li class="li">3'b110: Reserved</li>                              <li class="li">3'b111: Reserved</li>                           </ul>                        </div>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [12]: <samp class="ph codeph">DUPLEX</samp>                        <div class="p">Indicates the duplex mode.<ul class="ul" id="nfa1421131082795__ul_zf3_l5f_qv">                              <li class="li">0: Half duplex</li>                              <li class="li">1: Full duplex</li>                           </ul>                        </div>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [13]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [14]: <samp class="ph codeph">ACKNOWLEDGE</samp>                        <p class="p">A value of 1 indicates that the device has received three consecutive matching ability values from its link partner.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [15]: <samp class="ph codeph">LINK</samp>                        <div class="p">Indicates the link status.<ul class="ul" id="nfa1421131082795__ul_ux4_x5f_qv">                              <li class="li">0: Link down</li>                              <li class="li">1: Link up</li>                           </ul>                        </div>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RO</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [31:16]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x406:0x411</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">Reserved</td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">â</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x412</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">                        <samp class="ph codeph">usxgmii_link_timer</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">                        <p class="p">Auto-Negotiation link timer. Sets the link timer value in bit [19:14] from 0 to 2 ms in approximately 0.05 ms steps. You must program the link timer to ensure that it matches the link timer value of the external NBASE-T PHY IP Core.</p>                        <p class="p">The reset value sets the link timer to approximately 1.6 ms.</p>                        <p class="p">Bits [13:0] are reserved and always set to 0.</p>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">                        <p class="p">[19:14]: RW</p>                        <p class="p"> [13:0]: RO</p>                     </td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">                        <p class="p">[19:14]: 0x1F</p>                        <p class="p"> [13:0]: 0x0</p>                     </td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " valign="top" width="15.625%">0x413:0x41F</td>                     <td align="left" class="entry" headers="d148753e255 " valign="top" width="18.749999999999996%">Reserved</td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">â</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e252 " rowspan="4" valign="top" width="15.625%">0x461</td>                     <td align="left" class="entry" headers="d148753e255 " rowspan="4" valign="top" width="18.749999999999996%">                        <samp class="ph codeph">phy_serial_loopback</samp>                     </td>                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Configures the transceiver serial loopback in the PMA from TX to RX.</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [0]<ul class="ul" id="nfa1421131082795__ul_mwy_kty_kv">                           <li class="li">0: Disables the PHY serial loopback</li>                           <li class="li">1: Enables the PHY serial loopback</li>                        </ul>                     </td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">RW</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">0x0</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [15:1]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>                  <tr class="row">                     <td align="left" class="entry" headers="d148753e258 " valign="top" width="46.875%">Bit [31:16]: Reserved</td>                     <td align="center" class="entry" headers="d148753e261 " valign="top" width="7.8125%">â</td>                     <td align="center" class="entry" headers="d148753e264 " valign="top" width="10.937499999999998%">â</td>                  </tr>               </tbody>            </table></div>      </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nfa1421221538223">
          <h1>
          
            Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">                <div xmlns="http://www.w3.org/1999/xhtml" class="fig props_product_a10" id="nfa1421221538223__fig_o4x_v4y_5t"><span class="figcap"><span class="enumeration fig-enumeration">Figure 82.&nbsp;</span>PHY Interface Signals</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="nfa1421221538223__image_rk2_z4y_5t" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1445966657954.svg" type="image/svg+xml"></embed>      </div></div>        </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1420705162994">
          <h1>
          
            Clock and Reset Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">				    		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10 props_product_cyclone10" frame="border" id="nfa1420705162994__table_yhk_mpy_5t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 160. &nbsp;</span>Clock and Reset Signals</span></span></caption>                                                            <thead align="left" class="thead">               <tr class="row">                  <th align="center" class="entry" id="d154883e129" valign="top" width="28.57142857142857%"> Signal Name </th>                  <th align="center" class="entry" id="d154883e132" valign="top" width="14.285714285714285%"> Direction </th>                  <th align="center" class="entry" id="d154883e135" valign="top" width="14.285714285714285%">Width</th>                  <th align="center" class="entry" id="d154883e138" valign="top" width="42.857142857142854%"> Description </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td align="left" class="entry" colspan="4" headers="d154883e129 d154883e132 d154883e135 d154883e138 " valign="top">                     <strong class="ph b">Clock signals</strong>                  </td>               </tr>               <tr class="row props_product_a10">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">tx_clkout</samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Output </p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">GMII TX clock, derived from <samp class="ph codeph">tx_serial_clk[1:0]</samp>. Provides 156.25 MHz timing reference for 2.5GbE; 62.5 MHz for 1GbE.</p>                  </td>               </tr>               <tr class="row props_product_a10">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">rx_clkout</samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Output</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">GMII RX clock, derived from <samp class="ph codeph">tx_serial_clk[1:0]</samp>. Provides 156.25 MHz timing reference for 2.5GbE; 62.5 MHz for 1GbE.</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">csr_clk </samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Clock for the <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM control and status interface. <span class="keyword">Intel</span> recommends 125 â 156.25 MHz for this clock. </p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">xgmii_tx_coreclkin</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">Input</td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1</td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">XGMII TX clock. Provides <span class="ph props_product_a10">156.25 MHz </span>timing reference <span class="ph props_product_a10">for 10GbE </span>and 312.5 MHz for 10M/100M/1G/2.5G/5G/10G (USXGMII) mode. Synchronous to <samp class="ph codeph">tx_serial_clk</samp> with zero ppm.</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">xgmii_rx_coreclkin</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">Input</td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1</td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">XGMII RX clock. Provides <span class="ph props_product_a10">156.25 MHz </span>timing reference <span class="ph props_product_a10">for 10GbE </span>and 312.5 MHz for 10M/100M/1G/2.5G/5G/10G (USXGMII) mode.</td>               </tr>               <tr class="row props_product_a10">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">latency_measure_clk</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">Input</td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1</td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">Sampling clock for measuring the latency of the 16-bit GMII datapath. This clock operates at 80 MHz and is available only when the IEEE 1588v2 feature is enabled.</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">tx_serial_clk</samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1<span class="ph props_product_a10">-3</span>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Serial clock from transceiver PLLs. </p>                     <ul class="ul" id="nfa1420705162994__ul_b2l_mpy_5t">                        <li class="li props_product_a10">2.5GbE: Connect bit [0] to the transceiver PLL. This clock operates at 1562.5 MHz.</li>                        <li class="li props_product_a10">1GbE: Connect bit [1] to the transceiver PLL. This clock operates at 625 MHz.</li>                        <li class="li props_product_a10">10GbE: Connect bit [2] to the transceiver PLL. This clock operates at 5156.25 MHz.</li>                        <li class="li">                           <span class="ph props_product_a10 props_product_cyclone10">10M/100M/</span>1G/2.5G/5G/10G (USXGMII) mode: <span class="ph props_product_a10">Connect bit [0] to 5156.25 MHz</span>                           .</li>                     </ul>                  </td>               </tr>               <tr class="row props_product_a10">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">rx_cdr_refclk</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">125 MHz RX CDR reference clock for 1GbE and 2.5GbE</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">rx_cdr_refclk_1</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">Input</td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1</td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">RX CDR reference clock for 10GbE. The frequency of this clock can be either 322.265625 MHz or 644.53125 MHz, as specified by the <span class="ph uicontrol">Reference clock frequency for 10 GbE (MHz)</span> parameter setting.</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">rx_pma_clkout</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">Output</td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">1</td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">Recovered clock from CDR, operates at the following frequency:<ul class="ul" id="nfa1420705162994__ul_qml_mpy_5t">                        <li class="li props_product_a10">1GbE: 125 MHz </li>                        <li class="li props_product_a10">2.5GbE: 312.5 MHz </li>                        <li class="li">                           <span class="ph props_product_a10">5GbE/</span>10GbE: 322.265625 MHz</li>                     </ul>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" colspan="4" headers="d154883e129 d154883e132 d154883e135 d154883e138 " valign="top">                     <strong class="ph b">Reset signals</strong>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reset</samp>                  </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Active-high global reset. Assert this signal to trigger an asynchronous global reset.</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">tx_analogreset </samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the Transceiver PHY Reset Controller IP core. When asserted, triggers an asynchronous reset to the analog block on the TX path.</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">tx_digitalreset </samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the Transceiver PHY Reset Controller IP core. When asserted, triggers an asynchronous reset to the digital logic on the TX path. </p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">rx_analogreset </samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the Transceiver PHY Reset Controller IP core. When asserted, triggers an asynchronous reset to the receiver CDR. </p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d154883e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">rx_digitalreset </samp>                   </td>                  <td align="center" class="entry" headers="d154883e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d154883e135 " valign="top" width="14.285714285714285%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d154883e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the Transceiver PHY Reset Controller IP core. When asserted, triggers an asynchronous reset to the digital logic on the RX path. </p>                  </td>               </tr>            </tbody>         </table></div>	  </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1421053679680">
          <h1>
          
            Operating Mode and Speed Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1421053679680__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 161. &nbsp;</span>Transceiver Mode and Operating Speed Signals</span></span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d156414e129" valign="top" width="28.57142857142857%"> Signal Name </th>						            <th align="center" class="entry" id="d156414e132" valign="top" width="14.285714285714285%"> Direction</th>						            <th align="center" class="entry" id="d156414e135" valign="top" width="14.285714285714285%">Width</th>						            <th align="center" class="entry" id="d156414e138" valign="top" width="42.857142857142854%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">               <tr class="row props_product_ArriaV props_product_a10">                  <td align="left" class="entry" headers="d156414e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">xcvr_mode</samp>                   </td>                  <td align="center" class="entry" headers="d156414e132 " valign="top" width="14.285714285714285%">                     <p class="p">Input</p>                  </td>                  <td align="center" class="entry" headers="d156414e135 " valign="top" width="14.285714285714285%">                     <p class="p">2</p>                  </td>                  <td align="left" class="entry" headers="d156414e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the reconfiguration block. Use the values below to set the speed: </p>                     <ul class="ul" id="nfa1421053679680__ul_gws_yd3_sq">                        <li class="li">0x0 = 1G</li>                        <li class="li">0x1 = 2.5G</li>                        <li class="li">0x3 = 10G</li>                     </ul>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d156414e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">operating_speed </samp>                   </td>                  <td align="center" class="entry" headers="d156414e132 " valign="top" width="14.285714285714285%">                     <p class="p">Output</p>                  </td>                  <td align="center" class="entry" headers="d156414e135 " valign="top" width="14.285714285714285%">                     <p class="p">3</p>                  </td>                  <td align="left" class="entry" headers="d156414e138 " valign="top" width="42.857142857142854%">                     <p class="p">Connect this signal to the MAC. This signal provides the current operating speed of the PHY:</p>                     <ul class="ul" id="nfa1421053679680__ul_tcl_423_sq">                        <li class="li">0x0 = 10G</li>                        <li class="li">0x1 = 1G</li>                        <li class="li props_product_a10 props_product_cyclone10">0x2 = 100M</li>                        <li class="li props_product_a10 props_product_cyclone10">0x3 = 10M</li>                        <li class="li">0x4 = 2.5G</li>                        <li class="li">0x5 = 5G</li>                     </ul>                  </td>               </tr>            </tbody>			      </table></div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1420541696709">
          <h1>
          
            GMII Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nfa1420541696709__section_24828CFA29C84C5FAB94C3D885C9CA30">			      <p class="p">The 16-bit				TX and RX				GMII supports				1GbE and 2.5GbE								at 62.5 MHz				and				156.25				MHz respectively.							</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1420541696709__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 162. &nbsp;</span>GMII					Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d156712e134" valign="top" width="28.57142857142857%">								                <strong class="ph b"> Signal Name </strong>							              </th>							              <th align="center" class="entry" id="d156712e140" valign="top" width="14.285714285714285%">								                <strong class="ph b"> Direction </strong>							              </th>							              <th align="center" class="entry" id="d156712e146" valign="top" width="14.285714285714285%">                        <strong class="ph b">Width</strong>                     </th>							              <th align="center" class="entry" id="d156712e152" valign="top" width="42.857142857142854%">								                <strong class="ph b"> Description </strong>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d156712e134 d156712e140 d156712e146 d156712e152 " valign="top">                        <strong class="ph b">TX									GMII									signals</strong>âsynchronous to <samp class="ph codeph">tx_clkout</samp>                     </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> gmii16b_tx_d</samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Input </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">16 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">TX data from the									MAC.									The MAC sends the lower byte first followed by the upper									byte. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> gmii16b_tx_en</samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Input </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">2 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">When asserted, indicates the start of a new frame									from the MAC.									Bit[0]									corresponds to <samp class="ph codeph">gmii16b_tx_d</samp>[7:0]; bit[1] corresponds to <samp class="ph codeph">gmii16b_tx_d</samp>[15:8].									</p>								                <p class="p">This signal remains asserted									until									the									PHY receives the last byte of the data									frame.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> gmii16b_tx_err</samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Input </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">2 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">When asserted, indicates an error.									Bit[0]									corresponds to <samp class="ph codeph">gmii16b_tx_err</samp>[7:0]; bit[1] corresponds to <samp class="ph codeph">gmii16b_tx_err</samp>[15:8].									</p>								                <p class="p">The									bits can be asserted at any time during a									frame transfer to indicate an error in the current frame. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">gmii16b_tx_latency</samp>                     </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">22</td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">The latency of the PHY excluding the PMA block								on the TX datapath:<ul class="ul" id="nfa1420541696709__ul_gfm_xgc_jt">									                  <li class="li">Bits [21:10]: The number of clock										cycles.</li>									                  <li class="li">Bits [9:0]: The fractional number of clock cycles. </li>								                </ul>                        <p class="p">This signal is available when only the										<span class="ph uicontrol">Enable IEEE 1588 Precision Time										Protocol</span> parameter is selected.</p>                     </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d156712e134 d156712e140 d156712e146 d156712e152 " valign="top">                        <strong class="ph b">RX									GMII									signals</strong>âsynchronous to <samp class="ph codeph">rx_clkout</samp>                     </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">gmii16b_rx_d</samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Output </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">16 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">RX data to the MAC.									The									PHY sends the lower byte first followed by the upper byte.									Rate matching is done by the PHY on the RX									data from the RX recovered clock to <samp class="ph codeph">rx_clkout</samp>.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> gmii16b_rx_err </samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Output </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">2 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">When asserted, indicates an error.									Bit[0]									corresponds to <samp class="ph codeph">gmii16b_rx_err</samp>[7:0]; bit[1] corresponds to <samp class="ph codeph">gmii16b_rx_err</samp>[15:8].									</p>								                <p class="p">The									bits can be asserted at any time during a									frame transfer to indicate an error in the current frame. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph"> gmii16b_rx_dv </samp>							              </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">								                <p class="p"> Output </p>							              </td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">								                <p class="p">2 </p>							              </td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">								                <p class="p">When asserted, indicates the start of a new									frame.									Bit[0]									corresponds to <samp class="ph codeph">gmii16b_rx_d</samp>[7:0]; bit[1] corresponds to <samp class="ph codeph">gmii16b_rx_d</samp>[15:8].									</p>								                <p class="p">This signal remains asserted									until									the									PHY sends the last byte of the data frame.								</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d156712e134 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">gmii16b_rx_latency</samp>                     </td>							              <td align="center" class="entry" headers="d156712e140 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d156712e146 " valign="top" width="14.285714285714285%">22</td>							              <td align="left" class="entry" headers="d156712e152 " valign="top" width="42.857142857142854%">The latency of the PHY excluding the PMA block								on the RX datapath:<ul class="ul" id="nfa1420541696709__ul_xvy_fhc_jt">									                  <li class="li">Bits [21:10]: The number of clock										cycles.</li>									                  <li class="li">Bits [9:0]: The fractional number of clock cycles. </li>								                </ul>                        <p class="p">This signal is available only when the										<span class="ph uicontrol">Enable IEEE 1588 Precision Time										Protocol</span> parameter is selected.</p>                     </td>						            </tr>																	          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1442304845664">
          <h1>
          
            XGMII Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nfa1442304845664__section_N10018_N10015_N10001">						      <p class="p">The XGMII supports 10GbE at <span class="ph props_product_ArriaV props_product_a10">156.25</span>             MHz.</p>						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1442304845664__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 163. &nbsp;</span>XGMII Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d157686e137" valign="top" width="28.57142857142857%">								                <strong class="ph b"> Signal Name </strong>							              </th>							              <th align="center" class="entry" id="d157686e143" valign="top" width="14.285714285714285%">								                <strong class="ph b"> Direction </strong>							              </th>							              <th align="center" class="entry" id="d157686e149" valign="top" width="14.285714285714285%">                        <strong class="ph b">Width</strong>                     </th>							              <th align="center" class="entry" id="d157686e155" valign="top" width="42.857142857142854%">								                <strong class="ph b"> Description </strong>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d157686e137 d157686e143 d157686e149 d157686e155 " valign="top">                        <strong class="ph b">TX XGMII signals</strong>âsynchronous to <samp class="ph codeph">xgmii_tx_coreclkin</samp>                     </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_tx_data</samp>                     </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">								                <p class="p">Input </p>							              </td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">64,  </span>32</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">								                <p class="p">TX data from the MAC. The MAC sends the data in									the following order: bits[7:0], bits[15:8], and so forth.</p>								                <div class="p">The width is:<ul class="ul" id="nfa1442304845664__ul_kvv_m5t_jv">                              <li class="li props_product_ArriaV props_product_a10">64 bits for 1G/2.5G/10G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">32 bits for 10M/100M/1G/2.5G/5G/10G configurations.</li>                           </ul>                        </div>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">xgmii_tx_control</samp>							              </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">								                <p class="p"> Input </p>							              </td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">8,  </span>4</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">								                <div class="p">TX control from the MAC:									<ul class="ul" id="nfa1442304845664__ul_fxs_blr_qt">										                    <li class="li">                                 <samp class="ph codeph">xgmii_tx_control</samp>[0]											corresponds to <samp class="ph codeph">xgmii_tx_data</samp>[7:0]</li>										                    <li class="li">                                 <samp class="ph codeph">xgmii_tx_control</samp>[1]											corresponds to <samp class="ph codeph">xgmii_tx_data</samp>[15:8]</li>										                    <li class="li">and											so forth.</li>									                  </ul>                        </div>								                <div class="p">The width is:<ul class="ul" id="nfa1442304845664__ul_g2s_xtt_jv">                              <li class="li props_product_ArriaV props_product_a10">8 bits for 1G/2.5G/10G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">4 bits for 10M/100M/1G/2.5G/5G/10G configurations.</li>                           </ul>                        </div>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_tx_valid</samp>                     </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">Input</td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">1</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">Indicates valid data on <samp class="ph codeph">xgmii_tx_control</samp> and <samp class="ph codeph">xgmii_tx_data</samp> from the MAC.<div class="p">Your logic/MAC must									toggle the valid data as shown below:<table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="nfa1442304845664__table_bkr_fvt_jv" summary="">											                      											                      											                      <thead align="left" class="thead">												                        <tr class="row">												                           <th class="entry" id="d157686e316" valign="top" width="50%">Speed</th>												                           <th class="entry" id="d157686e319" valign="top" width="50%">Toggle Rate</th>												                        </tr>											                      </thead>											                      <tbody class="tbody">                                    <tr class="row props_product_a10 props_product_cyclone10">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">10M</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted once every 1000 clock cycles</td>                                    </tr>                                    <tr class="row props_product_a10 props_product_cyclone10">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">100M</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted once every 100 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">1G</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted once every 10 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">2.5G</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted once every 4 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">5G</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted once every 2 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e316 " valign="top" width="50%">10G</td>                                       <td class="entry" headers="d157686e319 " valign="top" width="50%">Asserted in every clock cycle</td>                                    </tr>                                 </tbody>										                    </table></td></tr></table>                        </div>                     </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d157686e137 d157686e143 d157686e149 d157686e155 " valign="top">                        <strong class="ph b">RX XGMII signals</strong>âsynchronous to <samp class="ph codeph">xgmii_rx_coreclkin</samp>                     </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_rx_data</samp>                     </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">64,  </span>32</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">								                <p class="p">RX data to the MAC. The PHY sends the data in the									following order: bits[7:0], bits[15:8], and so forth. </p>								                <div class="p">The width is:<ul class="ul" id="nfa1442304845664__ul_i3w_rvt_jv">                              <li class="li props_product_ArriaV props_product_a10">64 bits for 1G/2.5G/10G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">32 bits for <span class="ph">10M/100M/</span>1G/2.5G/5G/10G (USXGMII) configurations.</li>                           </ul>                        </div>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_rx_control</samp>                     </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">8,  </span>4</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">RX control to the MAC. <ul class="ul" id="nfa1442304845664__ul_td1_xqr_qt">									                  <li class="li">                              <samp class="ph codeph">xgmii_rx_control</samp>[0] corresponds to <samp class="ph codeph">xgmii_rx_data</samp>[7:0]</li>									                  <li class="li">                              <samp class="ph codeph">xgmii_rx_control</samp>[1] corresponds to <samp class="ph codeph">xgmii_rx_data</samp>[15:8]</li>									                  <li class="li">and										so forth.</li>								                </ul>                        <div class="p">The width is:<ul class="ul" id="nfa1442304845664__ul_khc_bwt_jv">                              <li class="li props_product_ArriaV props_product_a10">8 bits for 1G/2.5G/10G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">4 bits for <span class="ph">10M/100M/</span>1G/2.5G/5G/10G (USXGMII) configurations.</li>                           </ul>                        </div>                     </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d157686e137 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">xgmii_rx_valid</samp>                     </td>							              <td align="center" class="entry" headers="d157686e143 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d157686e149 " valign="top" width="14.285714285714285%">1</td>							              <td align="left" class="entry" headers="d157686e155 " valign="top" width="42.857142857142854%">Indicates valid data on <samp class="ph codeph">xgmii_rx_control</samp> and <samp class="ph codeph">xgmii_rx_data</samp> from the MAC.<div class="p">The toggle rate from the									PHY is shown in the table below.<div class="note note" id="nfa1442304845664__note_N10275_N10272_N10264_N1024F_N10075_N10025_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The toggle rate may vary										when the start of a packet is received or when rate match										occurs inside the PHY. You should not expect the valid data										pattern to be fixed.</div>                           <table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="nfa1442304845664__table_tp5_fwt_jv" summary="">											                      											                      											                      <thead align="left" class="thead">												                        <tr class="row">												                           <th class="entry" id="d157686e538" valign="top" width="50%">Speed</th>												                           <th class="entry" id="d157686e541" valign="top" width="50%">Toggle Rate</th>												                        </tr>											                      </thead>											                      <tbody class="tbody">                                    <tr class="row props_product_a10 props_product_cyclone10">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">10M</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted every 1000 clock cycles</td>                                    </tr>                                    <tr class="row props_product_a10 props_product_cyclone10">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">100M</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted every 100 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">1G</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted once every 10 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">2.5G</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted once every 4 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">5G</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted once every 2 clock cycles</td>                                    </tr>                                    <tr class="row">                                       <td class="entry" headers="d157686e538 " valign="top" width="50%">10G</td>                                       <td class="entry" headers="d157686e541 " valign="top" width="50%">Asserted in every clock cycle</td>                                    </tr>                                 </tbody>										                    </table></td></tr></table>                        </div>                     </td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1442304932388">
          <h1>
          
            Status Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nfa1442304932388__section_N10011_N1000E_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1442304932388__table_B1A33E359E724DD385256702686ED9B2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 164. &nbsp;</span>Status Signals</span></span></caption>					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d159006e134" valign="top" width="25%"> Signal Name </th>							              <th align="center" class="entry" id="d159006e137" valign="top" width="12.5%"> Direction  </th>							              <th class="entry" id="d159006e140" valign="top" width="12.5%">Clock								Domain</th>							              <th align="center" class="entry" id="d159006e143" valign="top" width="12.5%">Width</th>							              <th align="center" class="entry" id="d159006e146" valign="top" width="37.5%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d159006e134 " valign="top" width="25%">                         <samp class="ph codeph"> led_char_err </samp>                      </td>                     <td align="center" class="entry" headers="d159006e137 " valign="top" width="12.5%"> Output </td>                     <td class="entry" headers="d159006e140 " valign="top" width="12.5%">Synchronous to <samp class="ph codeph">rx_clkout</samp>                     </td>                     <td align="center" class="entry" headers="d159006e143 " valign="top" width="12.5%">1 </td>                     <td align="left" class="entry" headers="d159006e146 " valign="top" width="37.5%">Asserted when a 10-bit character error is detected in the RX data. </td>                  </tr>						            <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d159006e134 " valign="top" width="25%">                         <samp class="ph codeph"> led_link </samp>                      </td>                     <td align="center" class="entry" headers="d159006e137 " valign="top" width="12.5%"> Output </td>                     <td class="entry" headers="d159006e140 " valign="top" width="12.5%">Synchronous to <samp class="ph codeph">tx_clkout </samp>                     </td>                     <td align="center" class="entry" headers="d159006e143 " valign="top" width="12.5%">1 </td>                     <td align="left" class="entry" headers="d159006e146 " valign="top" width="37.5%">Asserted when the link synchronization for 1GbE or 2.5GbE is successful</td>                  </tr>						            <tr class="row props_product_ArriaV props_product_a10">                     <td align="left" class="entry" headers="d159006e134 " valign="top" width="25%">                         <samp class="ph codeph"> led_disp_err </samp>                      </td>                     <td align="center" class="entry" headers="d159006e137 " valign="top" width="12.5%">Output </td>                     <td class="entry" headers="d159006e140 " valign="top" width="12.5%">Synchronous to <samp class="ph codeph">rx_clkout </samp>                     </td>                     <td align="center" class="entry" headers="d159006e143 " valign="top" width="12.5%">1 </td>                     <td align="left" class="entry" headers="d159006e146 " valign="top" width="37.5%">Asserted when a 10-bit running disparity error is detected in the RX data. </td>                  </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d159006e134 " valign="top" width="25%">                        <samp class="ph codeph">led_an</samp>                     </td>							              <td align="center" class="entry" headers="d159006e137 " valign="top" width="12.5%">Output</td>							              <td class="entry" headers="d159006e140 " valign="top" width="12.5%">Synchronous								to <samp class="ph codeph">rx_clkout</samp>                     </td>							              <td align="center" class="entry" headers="d159006e143 " valign="top" width="12.5%">1</td>							              <td align="left" class="entry" headers="d159006e146 " valign="top" width="37.5%">Asserted when auto-negotiation is								completed.</td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d159006e134 " valign="top" width="25%">                        <samp class="ph codeph">rx_block_lock</samp>                     </td>							              <td align="center" class="entry" headers="d159006e137 " valign="top" width="12.5%">Output</td>							              <td class="entry" headers="d159006e140 " valign="top" width="12.5%">Synchronous								to <samp class="ph codeph">rx_clkout</samp>                     </td>							              <td align="center" class="entry" headers="d159006e143 " valign="top" width="12.5%">1</td>							              <td align="left" class="entry" headers="d159006e146 " valign="top" width="37.5%">Asserted when the link synchronization for 10GbE								is successful.</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1420616930455">
          <h1>
          
            Serial Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
      <div class="body refbody"> 	     <div class="section" id="nfa1420616930455__section_24828CFA29C84C5FAB94C3D885C9CA30">			      <p class="p">The serial interface connects to an external device.				</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1420616930455__table_9F4B329F5950499C8DB1515D9C7CE3DF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 165. &nbsp;</span>Serial Interface Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d159634e134" valign="top" width="28.57142857142857%">								                <strong class="ph b">Signal Name </strong>							              </th>							              <th align="center" class="entry" id="d159634e140" valign="top" width="14.285714285714285%">                        <strong class="ph b">Direction </strong>                     </th>							              <th align="center" class="entry" id="d159634e146" valign="top" width="14.285714285714285%">                        <strong class="ph b">Width </strong>							              </th>							              <th align="center" class="entry" id="d159634e152" valign="top" width="42.857142857142854%">								                <strong class="ph b">Description </strong>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d159634e134 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">tx_serial_data </samp>							              </td>							              <td align="center" class="entry" headers="d159634e140 " valign="top" width="14.285714285714285%">								                <p class="p">Output</p>							              </td>							              <td align="center" class="entry" headers="d159634e146 " valign="top" width="14.285714285714285%">								                <p class="p">1</p>							              </td>							              <td align="left" class="entry" headers="d159634e152 " valign="top" width="42.857142857142854%">								                <p class="p">TX data.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d159634e134 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">rx_serial_data </samp>							              </td>							              <td align="center" class="entry" headers="d159634e140 " valign="top" width="14.285714285714285%">								                <p class="p">Input</p>							              </td>							              <td align="center" class="entry" headers="d159634e146 " valign="top" width="14.285714285714285%">								                <p class="p">1</p>							              </td>							              <td align="left" class="entry" headers="d159634e152 " valign="top" width="42.857142857142854%">								                <p class="p">RX data. </p>							              </td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1420620478584">
          <h1>
          
            Transceiver Status and Reconfiguration Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">				    		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table props_product_a10 props_product_cyclone10" frame="border" id="nfa1420620478584__table_tsv_vpy_5t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 166. &nbsp;</span>Control and Status Signals</span></span></caption>                                                            <thead align="left" class="thead">               <tr class="row">                  <th align="center" class="entry" id="d159917e129" valign="top" width="28.57142857142857%"> Signal Name </th>                  <th align="center" class="entry" id="d159917e132" valign="top" width="14.144271570014144%"> Direction </th>                  <th align="center" class="entry" id="d159917e135" valign="top" width="14.427157001414425%">Width</th>                  <th align="center" class="entry" id="d159917e138" valign="top" width="42.857142857142854%"> Description </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">rx_is_lockedtodata </samp>                   </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">                     <p class="p">Output</p>                  </td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d159917e138 " valign="top" width="42.857142857142854%">                     <p class="p">Asserted when the CDR is locked to the RX data. </p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">tx_cal_busy</samp>                   </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">                     <p class="p">Output</p>                  </td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d159917e138 " valign="top" width="42.857142857142854%">                     <p class="p">Asserted when TX calibration is in progress. </p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                      <samp class="ph codeph">rx_cal_busy</samp>                   </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">                     <p class="p">Output</p>                  </td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">                     <p class="p">1</p>                  </td>                  <td align="left" class="entry" headers="d159917e138 " valign="top" width="42.857142857142854%">                     <p class="p">Asserted when RX calibration is in progress.</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" colspan="4" headers="d159917e129 d159917e132 d159917e135 d159917e138 " valign="top">                     <strong class="ph b">Transceiver reconfiguration signals for <span class="keyword">Arria 10</span> devices</strong>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_clk</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">1</td>                  <td align="left" class="entry" headers="d159917e138 " rowspan="8" valign="top" width="42.857142857142854%">                     <p class="p">Reconfiguration signals connected to the reconfiguration block. The <samp class="ph codeph">reconfig_clk</samp> signal provides the timing reference for this interface.</p>                  </td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_reset</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">1</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_address</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">10</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_write</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">1</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_read</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">1</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_writedata</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Input</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">32</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_readdata</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Output</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">32</td>               </tr>               <tr class="row">                  <td align="left" class="entry" headers="d159917e129 " valign="top" width="28.57142857142857%">                     <samp class="ph codeph">reconfig_waitrequest</samp>                  </td>                  <td align="center" class="entry" headers="d159917e132 " valign="top" width="14.144271570014144%">Output</td>                  <td align="center" class="entry" headers="d159917e135 " valign="top" width="14.427157001414425%">1</td>               </tr>            </tbody>         </table></div>	  </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nfa1420693493559">
          <h1>
          
            Avalon -MM Interface Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="nfa1420693493559__section_A17754ABE6A2490B8DB20F4C4A04646B">			      <p class="p">The <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM interface is an <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM slave port. This interface uses word addressing and provides access to the 16-bit configuration registers of the PHY. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nfa1420693493559__table_4777288F90E548658446CEE68CC5DC41" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 167. &nbsp;</span>               <span xmlns="" class="keyword">               Avalon<sup>Â®</sup>            </span>-MM Interface Signals</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d160804e158" valign="top" width="28.57142857142857%"> Signal Name </th>							              <th align="center" class="entry" id="d160804e161" valign="top" width="14.285714285714285%"> Direction </th>							              <th align="center" class="entry" id="d160804e164" valign="top" width="14.285714285714285%">Width</th>							              <th align="center" class="entry" id="d160804e167" valign="top" width="42.857142857142854%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_address</samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Input </td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">5, </span>11</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <div class="p">Use this bus to specify the register address to read from or write to. The width is: <ul class="ul" id="nfa1420693493559__ul_exz_5p3_lt">                              <li class="li props_product_ArriaV props_product_a10">5 bits for 2.5G and 1G/2.5G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">11 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations.</li>                           </ul>                        </div>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_read </samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Input</td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">1</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <p class="p">Assert this signal to request a read									operation.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_readdata</samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">16, </span> 32</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <div class="p">Data read from the specified register. The data is valid only when the <samp class="ph codeph">csr_waitrequest</samp> signal is deasserted. The width is:<ul class="ul" id="nfa1420693493559__ul_q2l_4q3_lt">                              <li class="li props_product_ArriaV props_product_a10">16 bits for 2.5G and 1G/2.5G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">32 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations. The upper 16 bits are reserved.</li>                           </ul>                        </div>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_write </samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Input </td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">1</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <p class="p">Assert this signal to request a write									operation.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_writedata </samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Input </td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">                        <span class="ph props_product_ArriaV props_product_a10">16, </span>32</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <div class="p">Data to be written to the specified register. The data is written only when the <samp class="ph codeph">csr_waitrequest</samp> signal is deasserted. The width is:<ul class="ul" id="nfa1420693493559__ul_wm1_rq3_lt">                              <li class="li props_product_ArriaV props_product_a10">16 bits for 2.5G and 1G/2.5G configurations.</li>                              <li class="li props_product_a10 props_product_cyclone10">32 bits for 10M/100M/1G/2.5G/5G/10G (USXGMII) configurations. The upper 16 bits are reserved.</li>                           </ul>                        </div>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d160804e158 " valign="top" width="28.57142857142857%">								                <samp class="ph codeph">csr_waitrequest </samp>							              </td>							              <td align="center" class="entry" headers="d160804e161 " valign="top" width="14.285714285714285%">Output</td>							              <td align="center" class="entry" headers="d160804e164 " valign="top" width="14.285714285714285%">1</td>							              <td align="left" class="entry" headers="d160804e167 " valign="top" width="42.857142857142854%">								                <p class="p">When asserted, indicates that the PHY is busy and not ready to									accept any read or write requests. </p>								                <ul class="ul" id="nfa1420693493559__ul_j22_c51_br">									                  <li class="li">When you have requested for a read or write, keep the control signals to the <span class="keyword">               Avalon<sup>Â®</sup>            </span>-MM interface constant while this signal is asserted. The request is complete when it is deasserted.</li>									                  <li class="li">This signal can be high or low during idle cycles and reset.										Therefore, the user application must not make any assumption										of its assertion state during these periods.</li>								                </ul>							              </td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1400546865132">
          <h1>
          
            XAUI PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">In a XAUI configuration, the transceiver channel data path is		configured using a soft PCS.</span> The XAUI configuration provides the transceiver channel datapath,	 clocking, and channel placement guidelines. You can implement a XAUI link using the IP Catalog. Under <strong class="ph b">Ethernet</strong> in the Interfaces menu,	 select the XAUI PHY IP core. The XAUI PHY IP core implements the XAUI PCS in	 soft logic.   </div>      <p class="p">XAUI is a specific physical layer implementation of the 10 Gigabit		Ethernet link defined in the IEEE 802.3ae-2008 specification. The XAUI PHY uses		the XGMII interface to connect to the IEEE802.3 MAC and Reconciliation Sublayer		(RS). The IEEE 802.3ae-2008 specification requires the XAUI PHY link to support:</p>      <ul class="ul">         <li class="li">A 10 Gbps data rate at the XGMII interface</li>         <li class="li">Four lanes each at 3.125 Gbps at		the PMD interface</li>      </ul>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400546865132__fig_E16686369912401B98C79E722E3B562C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 83.&nbsp;</span>XAUI and XGMII Layers</span><div class="figbody">		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mta1400546865132__image_73FE9B11FF6C432CBD4494C8ACF40285" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400626026008.svg" type="image/svg+xml"></embed></div><br xmlns="">	     </div></div>      <p class="p">			      <span class="keyword">               Intel<sup>Â®</sup>            </span>'s XAUI PHY IP core implements the IEEE 802.3 Clause			48 specification to extend the operational distance of the XGMII interface and reduce			the number of interface signals.</p>      <p class="p">XAUI extends the physical separation possible between the 10 Gbps		Ethernet MAC function and the Ethernet standard PHY component to one meter. The		XAUI PHY IP core accepts 72-bit data (single data rateâSDR XGMII) from the		application layer at 156.25 Mbps. The serial interface		runs at 4 Ã 3.125 Gbps. 	 </p>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400546865132__fig_N10062_N1002D_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 84.&nbsp;</span>XAUI PHY IP Core</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400549475301.svg" type="image/svg+xml"></embed>      </div></div>      <p class="p">         <span class="keyword">               Intel<sup>Â®</sup>            </span>'s third-party IP partner for Dual Data Rate			XAUI (DDR XAUI or DXAUI) and Reduced XAUI (RXAUI) support is MorethanIP (MTIP).</p>		    <p class="p">XAUI does not support open compute project (OCP) networking. </p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.ieee802.org/3/" target="_blank">IEEE 802.3 Clause 48 		</a></div><div><a class="link" href="https://www.altera.com/solutions/partners/ip-partners/morethanip.html" target="_blank">MorethanIP</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400626029303">
          <h1>
          
            Transceiver Datapath in a XAUI Configuration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The XAUI PHY IP core is partially implemented in soft logic inside the FPGA core.</span> You must ensure that your channel placement is compatible with	 the soft PCS implementation.  </div>	     <div class="section" id="mta1400626029303__section_9BA9D21AF6A14204ABDADDE689E002BB">		 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400626029303__fig_9B6CED90A4074E12AAF1D7B7A8242423"><span class="figcap"><span class="enumeration fig-enumeration">Figure 85.&nbsp;</span>Transceiver Channel Datapath for XAUI Configuration</span><span class="desc figdesc">The XAUI configuration uses both the soft PCS and the Standard PCS as shown in the following figure. 			 		  </span><div class="figbody">		          		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mta1400626029303__image_C50DC739AD124370BA314B1685A063C0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400626028391.svg" type="image/svg+xml"></embed></div><br xmlns="">		       </div></div> 	     </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400626025649">
          <h1>
          
            XAUI Supported Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="mta1400626025649__section_E3ABD06906EC4AF9BAEA6BBB1F18453B"><h2 class="title sectiontitle">64-Bit SDR Interface to the MAC/RS</h2> 		        		       <p class="p">Clause 46 of the IEEE 802.3-2008 specification defines the XGMII interface				between the XAUI PCS and the Ethernet MAC/RS.				Each				of the four XAUI lanes				must				transfer 8-bit data and				a 1-bit				control				code at both the positive and negative edge (double data rate) of the 156.25 MHz				interface				clock.</p> 		       <p class="p"> Arria 10 transceivers and a soft PCS solution in a XAUI configuration do not				support the XGMII interface to the MAC/RS as defined in				the				IEEE 802.3-2008 specification. Instead, they transfer				16-bit				data and the				2-bit control code on each of the four XAUI				lanes.				The transfer occurs only at the positive edge (single data				rate) of the 156.25 MHz interface				clock.			</p>		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400626025649__fig_5977CE7448284C3E92AB283802C66F41"><span class="figcap"><span class="enumeration fig-enumeration">Figure 86.&nbsp;</span>Implementation of the XGMII Specification in Arria 10 Devices			 Configuration</span><span class="desc figdesc">The ATX PLL is only supported to drive the internal transceiver. The FPLL is					only supported to drive <samp xmlns="" class="ph codeph">xgmii_tx_clk</samp> and						<samp xmlns="" class="ph codeph">xgmii_rx_clk</samp>. Both the ATX PLL and the FPLL must be clocked					by the same reference clock to maintain 0 ppm.</span><div class="figbody">		          				                    <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mta1400626025649__image_5321C90787C3410AB20E50AA92D8CFA7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400626024601.svg" type="image/svg+xml"></embed></div><br xmlns="">		       </div></div> 	     </div> 	     <div class="section" id="mta1400626025649__section_F7BEF01A8E4A42FF90E68F89756400BE"><h2 class="title sectiontitle">8B/10B Encoding/Decoding</h2> 		        		       <p class="p">Each of the four lanes in a XAUI configuration supports an independent		  8B/10B encoder/decoder as specified in Clause 48 of the IEEE802.3-2008		  specification. 8B/10B encoding limits the maximum number of consecutive 1s and		  0s in the serial data stream to five. This limit ensures DC balance as well as		  enough transitions for the receiver CDR to maintain a lock to the incoming		  data. 		</p> 		       <p class="p">The XAUI PHY IP core provides status signals to indicate both running		  disparity and the 8B/10B code group error. 		</p> 	     </div> 	     <div class="section" id="mta1400626025649__section_8F0CCFCCB2E84209BA499261E4B02C4B"><h2 class="title sectiontitle">Transmitter and Receiver State Machines</h2> 		        		       <p class="p">In a XAUI configuration, the Arria 10 soft PCS implements the		  transmitter and receiver state diagrams shown in Figure 48-6 and Figure 48-9 of		  the IEEE802.3-2008 specification. 		</p> 		       <p class="p">The transmitter state machine performs the following functions in conformance				with the 10GBASE-X PCS:</p>         <ul class="ul">            <li class="li">Encoding the XGMII data to PCS code groups</li>            <li class="li"> Converting Idle ||I|| ordered sets into Sync ||K||, Align		  ||A||, and Skip ||R|| ordered sets</li>         </ul> 		 	        <p class="p">The receiver state machine performs the following functions in conformance with				the 10GBASE-X PCS:</p>         <ul class="ul">            <li class="li">Decoding the PCS code groups to XGMII data</li>            <li class="li"> Converting Sync ||K||, Align ||A||, and Skip ||R|| ordered		  sets into Idle ||I|| ordered sets</li>         </ul>      </div> 	     <div class="section" id="mta1400626025649__section_ECD5AFEF74004C4BBA8B339AE1A13A5F"><h2 class="title sectiontitle">Synchronization</h2> 		        		       <p class="p">The word aligner block in the receiver PCS of each of the four XAUI		  lanes implements the receiver synchronization state diagram shown in Figure		  48-7 of the IEEE802.3-2008 specification. 		</p> 		       <p class="p">The XAUI PHY IP core provides a status signal per lane to indicate if		  the word aligner is synchronized to a valid word boundary. 		</p> 	     </div> 	     <div class="section" id="mta1400626025649__section_925179524D0C4046AA3455DAF79E665D"><h2 class="title sectiontitle">Deskew</h2> 		        		       <p class="p">The lane aligner block in the receiver PCS implements the receiver		  deskew state diagram shown in Figure 48-8 of the IEEE 802.3-2008 specification.		  		</p> 		       <p class="p">The lane aligner starts the deskew process only after the word aligner		  block in each of the four XAUI lanes indicates successful synchronization to a		  valid word boundary. 		</p> 		       <p class="p">The XAUI PHY IP core provides a status signal to indicate successful		  lane deskew in the receiver PCS. 		</p> 	     </div> 	     <div class="section" id="mta1400626025649__section_F50130FFDA2147109CDB476FC81311AD"><h2 class="title sectiontitle">Clock Compensation</h2> 		        		       <p class="p">The rate match FIFO in the receiver PCS datapath compensates up to		  Â±100 ppm difference between the remote transmitter and the local receiver. It		  compensates by inserting and deleting Skip ||R|| columns, depending on the ppm		  difference. 		</p> 		       <p class="p">The clock compensation operation begins after: 		</p> 		       <ul class="ul" id="mta1400626025649__ul_2F0A214005A34574ACDC69B42589D9ED"> 		          <li class="li" id="mta1400626025649__li_EBE844E36F8F4C15BE324048C38CBF1A">The word aligner in all			 four XAUI lanes indicates successful synchronization to a valid word boundary. 		  </li> 		          <li class="li" id="mta1400626025649__li_F0A84F33C26840DBA04F3D84FFE822EE">The lane aligner indicates			 a successful lane deskew. 		  </li> 		       </ul> 		       <p class="p">The rate match FIFO provides status signals to indicate the insertion		  and deletion of the Skip ||R|| column for clock rate compensation. 		</p> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547284247">
          <h1>
          
            XAUI PHY Release Information 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547284247__table_25B23C1859F5433D8605FF4B76389952" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 168. &nbsp;</span>XAUI Release Information</span></span></caption>                                    <thead align="left" class="thead">		             <tr class="row">			               <th class="entry" id="d161917e153" valign="top" width="NaN%">Item 			 </th>			               <th class="entry" id="d161917e156" valign="top" width="NaN%">Description 			 </th>		             </tr>            </thead>		          <tbody class="tbody">		             <tr class="row">			               <td class="entry" headers="d161917e153 " valign="top" width="NaN%">Version 			 </td>			               <td class="entry" headers="d161917e156 " valign="top" width="NaN%">16.0</td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d161917e153 " valign="top" width="NaN%">Release Date 			 </td>			               <td class="entry" headers="d161917e156 " valign="top" width="NaN%">November 2016 </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d161917e153 " valign="top" width="NaN%">Product ID 			 </td>			               <td class="entry" headers="d161917e156 " valign="top" width="NaN%"> 00D7 			 </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d161917e153 " valign="top" width="NaN%">Vendor ID 			 </td>			               <td class="entry" headers="d161917e156 " valign="top" width="NaN%">6AF7 			 </td>		             </tr>		          </tbody>	        </table></div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547305716">
          <h1>
          
            XAUI PHY Device Family Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body refbody">	     <div class="section" id="mta1400547305716__section_DE45C0567D8E4AF8ABB6BEA14B5EF897"> 		       <p class="p">IP cores provide either final or preliminary support for target <span class="keyword">               Intel<sup>Â®</sup>            </span> device families. These terms have the following				definitions: </p> 		       <ul class="ul" id="mta1400547305716__ul_2638266F38874BE18FDA95D5F5D1DD36">		          <li class="li" id="mta1400547305716__li_811699E1755B4EA3BC7AA008F7CD50C6">Final supportâVerified			 with final timing models for this device. 		  </li>            <li class="li">Preliminary supportâVerified with preliminary timing models for this		  device.</li>		       </ul> 		 	     </div>	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547305716__table_88FBB17963ED4DEA8B5BF4A482A0CA87" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 169. &nbsp;</span>Device Family Support </span></span></caption>                                    <thead align="left" class="thead">		             <tr class="row">			               <th class="entry" id="d162109e166" valign="top" width="NaN%"> Device Family 			 </th>			               <th class="entry" id="d162109e169" valign="top" width="NaN%"> Support 			 </th>		             </tr>            </thead>		          <tbody class="tbody">		             <tr class="row">			               <td align="center" class="entry" colspan="2" headers="d162109e166 d162109e169 " valign="top"> 				                 <strong class="ph b">XAUI 				</strong> 			               </td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d162109e166 " valign="top" width="NaN%"> Arria 10 			 </td>			               <td class="entry" headers="d162109e169 " valign="top" width="NaN%"> Preliminary 			 </td>		             </tr>		  		  		  		  		  		  		  		  		  		  		  		  		  		  		          </tbody>	        </table></div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400626023736">
          <h1>
          
            Transceiver Clocking and Channel Placement Guidelines in XAUI Configuration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="mta1400626023736__section_3E3B20DCAE2543FB93E47E415E63A98A"><h2 class="title sectiontitle">Transceiver Clocking</h2>			      			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400626023736__fig_F4A590CF4F104FE5A30718C81A244CBB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 87.&nbsp;</span>Transceiver Clocking for XAUI					Configuration					Without Phase Compensation FIFO					Enabled</span><span class="desc figdesc">The external ATX PLL generates the transmitter serial and					parallel clocks for the four XAUI channels. You must instantiate the PLL and					connect it to XAUI. The x6 clock line carries the transmitter serial and					parallel clocks to the PMA and PCS of each of the four channels. </span><div class="figbody">				        				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mta1400626023736__image_E7A6F9F5CFFA4106AB8331206C44061E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400626019446.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>									      <div class="note note" id="mta1400626023736__note_N1003A_N10012_N1000F_N10001"><span class="notetitle">Note:</span> When configuring ATX PLL, the PMA				width setting must be set to 20-bit per transceiver channel. This ensures that the				serial clock is running at 3.125 Gbps while the input reference clock is 156.25				MHz.</div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400626023736__fig_v2s_vps_zp"><span class="figcap"><span class="enumeration fig-enumeration">Figure 88.&nbsp;</span>Transceiver Clocking for XAUI					Configuration					With Phase Compensation FIFO Enabled</span><span class="desc figdesc">When phase compensation FIFO is enabled, you can connect the core to different					clocks on the Avalon-ST interface. </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="mta1400626023736__image_i3b_z15_zp" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/esc1415329293932.svg" type="image/svg+xml"></embed>			      </div></div>					    </div> 	  	    </div>    </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547311352">
          <h1>
          
            XAUI PHY Performance and Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="mta1400547311352__section_580C5A48A5B44A18B551855240A99D58">		       <p class="p">The following table lists the typical expected device resource		  utilization for different configurations using the current version of the		  Quartus II software targeting an Arria 10 device. The		  numbers of combinational ALUTs and logic registers are rounded to		  the nearest 100.		</p>	     </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547311352__table_DAE757B8B48348E995B288080458DA02" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 170. &nbsp;</span>XAUI PHY Performance and Resource Utilization</span></span></caption>                                                                        <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d162334e166" valign="top" width="NaN%">Implementation			 </th>                  <th class="entry" id="d162334e169" valign="top" width="NaN%">Number of 3.125 Gbps Channels			 </th>                  <th class="entry" id="d162334e172" valign="top" width="NaN%">Combinational ALUTs			 </th>                  <th class="entry" id="d162334e175" valign="top" width="NaN%">Dedicated Logic Registers			 </th>                  <th class="entry" id="d162334e178" valign="top" width="NaN%">M20K Memory Blocks			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d162334e166 " valign="top" width="NaN%">Soft XAUI			 </td>                  <td class="entry" headers="d162334e169 " valign="top" width="NaN%">4			 </td>                  <td class="entry" headers="d162334e172 " valign="top" width="NaN%">1700			 </td>                  <td class="entry" headers="d162334e175 " valign="top" width="NaN%">1700			 </td>                  <td class="entry" headers="d162334e178 " valign="top" width="NaN%">3</td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547322236">
          <h1>
          
            Parameterizing the XAUI PHY 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		    <div class="shortdesc">This section contains the recommended parameter values for this			protocol. Refer to <span class="ph">            <cite class="cite">Using the Arria 10 Transceiver Native PHY IP				Core</cite>         </span>  for the full range of parameter values.</div>		    <p class="p">Complete the following steps to configure the XAUI PHY IP core in the IP Catalog: </p>	  </div>      <ol class="ol steps" id="mta1400547322236__steps_F987DE3E86964211BCCB6733D59720D7"><li class="li step" id="mta1400547322236__step_82FC0FE3AE084CE58BC60B00706B550C">				        <span class="ph cmd">For <span class="ph uicontrol">Which device family will you be						using?</span>, select <strong class="ph b">Arria 10</strong>.</span>			      </li><li class="li step" id="mta1400547322236__step_N10038_N1001D_N1001B_N10001">            <span class="ph cmd">Click <span class="ph menucascade"><span class="ph uicontrol">Installed IP</span> &gt; <span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Interface Protocols</span> &gt; <span class="ph uicontrol">Ethernet</span> &gt; <span class="ph uicontrol">XAUI PHY</span></span>.</span>         </li><li class="li step" id="mta1400547322236__step_D5ED82723925490EAE8121EE0A15DC28">            <span class="ph cmd">Use the tabs on the			 IP Catalog to select the options required for the			 protocol.</span>         </li><li class="li step" id="mta1400547322236__step_7D513DEA30BB470D93800B0D861FE6B3">            <span class="ph cmd">Refer to the following			 topics to learn more about the parameters:</span>            <ol class="ol substeps" id="mta1400547322236__substeps_209BBE81E81E400AAE8B810C5E48F725" type="a">               <li class="li substep" id="mta1400547322236__substep_E1BB8DA1C4684CC783F4982A12CBC295">                  <span class="ph cmd">General				  Parameters 				</span>               </li>               <li class="li substep" id="mta1400547322236__substep_46A3E0786F614AD3AFA05078C616A199">                  <span class="ph cmd">Analog				  Parameters 				</span>               </li>               <li class="li substep" id="mta1400547322236__substep_CB062A7FA3644021AEDF134654D04A64">                  <span class="ph cmd">Advanced				  Options Parameters 				</span>               </li>            </ol>         </li><li class="li step" id="mta1400547322236__step_24BFEF229FD549FDAB2589A280E1150D">            <span class="ph cmd">Click 			 <strong class="ph b">Finish</strong> to generate your customized XAUI PHY IP core.</span>         </li></ol>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="#mta1400547326659" title="This section describes the settings available on the General Options tab.">XAUI PHY General Parameters</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="#mta1400547339571" title="This section describes the settings available on the Advanced Options tab.">XAUI PHY Advanced Options Parameters</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400547326659">
          <h1>
          
            XAUI PHY General Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
        <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This section describes the settings available on the 		<strong class="ph b">General Options</strong> tab. 	 </span>   </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547326659__table_93EF112CF3E74DF4AA933256FD5A2DA9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 171. &nbsp;</span>General Options</span></span></caption>                                                <thead align="left" class="thead">		             <tr class="row">			               <th class="entry" id="d162755e173" valign="top" width="26.10966057441253%">Name 			 </th>			               <th class="entry" id="d162755e176" valign="top" width="33.15926892950392%">Value 			 </th>			               <th class="entry" id="d162755e179" valign="top" width="40.73107049608355%">Description 			 </th>		             </tr>            </thead>		          <tbody class="tbody">		             <tr class="row">			               <td class="entry" headers="d162755e173 " valign="top" width="26.10966057441253%">                     <strong class="ph b">Device family</strong> 			               </td>			               <td class="entry" headers="d162755e176 " valign="top" width="33.15926892950392%"> 				                 <p class="p">                        <strong class="ph b">Arria 10</strong> 				                 </p> 				 			               </td>			               <td class="entry" headers="d162755e179 " valign="top" width="40.73107049608355%">The target device family. 			 </td>		             </tr>		  		             <tr class="row">			               <td class="entry" headers="d162755e173 " valign="top" width="26.10966057441253%">                     <strong class="ph b">XAUI interface type</strong> 			               </td>			               <td class="entry" headers="d162755e176 " valign="top" width="33.15926892950392%"> 				 				                 <p class="p">                        <strong class="ph b">Soft XAUI</strong> 				                 </p> 				 			               </td>			               <td class="entry" headers="d162755e179 " valign="top" width="40.73107049608355%"> 				                 <p class="p">Implements the PCS in soft logic and the PMA in hard logic. Includes four channels.</p> 				 				 			               </td>		             </tr>		  		             <tr class="row">			               <td class="entry" headers="d162755e173 " valign="top" width="26.10966057441253%">                     <strong class="ph b">Enable Sync-E support</strong> 			               </td>			               <td class="entry" headers="d162755e176 " valign="top" width="33.15926892950392%"> 				 				 				                 <p class="p">                        <strong class="ph b">On</strong> / 				<strong class="ph b">Off</strong>                     </p> 			               </td>			               <td class="entry" headers="d162755e179 " valign="top" width="40.73107049608355%">Shows separate reference clocks for CDR PLL and TX PLL.</td>		             </tr>		             <tr class="row">			               <td class="entry" headers="d162755e173 " valign="top" width="26.10966057441253%">                     <strong class="ph b">Number of XAUI interfaces</strong> 			               </td>			               <td class="entry" headers="d162755e176 " valign="top" width="33.15926892950392%">1 			 </td>			               <td class="entry" headers="d162755e179 " valign="top" width="40.73107049608355%">Specifies the number of XAUI interfaces. Only 1				is available in the current release. 			 </td>		             </tr>		          </tbody>	        </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400547339571">
          <h1>
          
            XAUI PHY Advanced Options Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This section describes the settings available on the 		<strong class="ph b">Advanced Options</strong> tab. 	 </span>   </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547339571__table_4B361BBB2901444F8E308FB26555DC42" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 172. &nbsp;</span>Advanced Options</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d163099e173" valign="top" width="28.717948717948723%">Name 			 </th>                  <th class="entry" id="d163099e176" valign="top" width="17.094017094017094%">Value 			 </th>                  <th class="entry" id="d163099e179" valign="top" width="54.188034188034194%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d163099e173 " valign="top" width="28.717948717948723%">                     <strong class="ph b">Include control and status ports</strong> 			               </td>                  <td align="center" class="entry" headers="d163099e176 " valign="top" width="17.094017094017094%">                     <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span> 			               </td>                  <td class="entry" headers="d163099e179 " valign="top" width="54.188034188034194%">If you turn this option on, the top-level IP core							includes							the status signals and digital resets shown in XAUI Top-Level							SignalsâSoft PCS and PMA and XAUI Top-Level SignalsâHard IP PCS and							PMA.							If you turn this option off, you can access control and status							information using							the							Avalon-MM interface to the control and status							registers. The default setting is off. </td>               </tr>               <tr class="row">                  <td class="entry" headers="d163099e173 " valign="top" width="28.717948717948723%">                     <strong class="ph b">Enable dynamic reconfiguration</strong>                  </td>                  <td align="center" class="entry" headers="d163099e176 " valign="top" width="17.094017094017094%">                     <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                  </td>                  <td class="entry" headers="d163099e179 " valign="top" width="54.188034188034194%">When							you turn this option on, you can connect the dynamic reconfiguration							ports to an external reconfiguration							module.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d163099e173 " valign="top" width="28.717948717948723%">                     <strong class="ph b">Enable rx_recovered_clk pin</strong> 			               </td>                  <td align="center" class="entry" headers="d163099e176 " valign="top" width="17.094017094017094%">                     <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span> 			               </td>                  <td class="entry" headers="d163099e179 " valign="top" width="54.188034188034194%">When you turn this option on, the RX recovered				clock signal is an output signal. 			 </td>               </tr>					          <tr class="row">						            <td class="entry" headers="d163099e173 " valign="top" width="28.717948717948723%">                     <span class="ph uicontrol">Enable phase compensation								FIFO</span>                  </td>						            <td align="center" class="entry" headers="d163099e176 " valign="top" width="17.094017094017094%">                     <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                  </td>						            <td class="entry" headers="d163099e179 " valign="top" width="54.188034188034194%">Enables the phase compensation FIFO to allow different							clocks on the xgmii interface.</td>					          </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547348355">
          <h1>
          
            XAUI PHY Ports 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <p class="p">The following figure		illustrates the top-level signals of the XAUI PHY IP core for the soft IP		implementation. </p>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400547348355__fig_N10027_N10017_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 89.&nbsp;</span>XAUI Top-Level SignalsâSoft PCS and PMA</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1400711402369.svg" type="image/svg+xml"></embed>      </div></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547352662">
          <h1>
          
            XAUI PHY Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body refbody">	     <div class="section" id="mta1400547352662__section_B10F1ECFC3084CDE8CEFFD677558B7D0"> 		       <p class="p">The XAUI PCS interface to the FPGA fabric uses a SDR XGMII interface.		  This interface implements a simple version of the Avalon-ST protocol. The interface		  does not include ready or valid signals. Consequently, the sources always drive		  data and the sinks must always be ready to receive data. 		</p> 		       <p class="p">For more information about the Avalon-ST protocol, including timing		  diagrams, refer to the 		  <cite class="cite">Avalon Interface Specifications</cite>. 		</p> 		       <p class="p">Depending on the parameters you choose, the application interface runs		  at either 156.25 Mbps or 312.5 Mbps. At either frequency, data is only driven		  on the rising edge of clock. To meet the bandwidth requirements, the datapath		  is eight bytes wide with eight control bits, instead of the standard four bytes		  of data and four bits of control. The XAUI PHY IP core treats the datapath as two,		  32-bit data buses and includes logic to interleave them, starting with the		  low-order bytes. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400547352662__fig_247E25D5ADC149F5A61239591EFB329D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 90.&nbsp;</span>Interleaved SDR XGMII Data Mapping</span><div class="figbody">		                      <embed xmlns="" class="image doc-portal-img" id="mta1400547352662__image_898CD74B1B8D45B980637728C5117A8E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398984092710.svg" type="image/svg+xml"></embed>		       </div></div> 		 		 		 	     </div>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank">Avalon Interface Specifications 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400557961295">
          <h1>
          
            SDR XGMII TX Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400557961295__table_4015E82D7FAF4508BB82CA8F0FA86230" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 173. &nbsp;</span>SDR TX XGMII Interface </span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d163581e164" valign="top" width="33.1275720164609%">Signal Name 			 </th>                  <th class="entry" id="d163581e167" valign="top" width="10.288065843621398%">Direction 			 </th>                  <th class="entry" id="d163581e170" valign="top" width="56.58436213991769%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d163581e164 " valign="top" width="33.1275720164609%">                     <samp class="ph codeph">xgmii_tx_dc[71:0]</samp> 			               </td>                  <td align="center" class="entry" headers="d163581e167 " valign="top" width="10.288065843621398%">                     <p class="p">Input</p>                  </td>                  <td class="entry" headers="d163581e170 " valign="top" width="56.58436213991769%"> 				                 <p class="p">Contains 4 lanes of data and control for XGMII. Each lane consists of 16 bits								of data and 2 bits of control. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>.</p>				                 <ul class="ul" id="mta1400557961295__ul_A351689FCBF34A639106C859318FF5B6">                        <li class="li" id="mta1400557961295__li_A48C3A9764A542DE9B8D1E06CFD48841">Lane 0â[7:0]/[8],					 [43:36]/[44] 				  </li>                        <li class="li" id="mta1400557961295__li_070AEF8CA0B84838ACE2B32B475ABC1C">Lane 1â[16:9]/[17],					 [52:45]/[53] 				  </li>                        <li class="li" id="mta1400557961295__li_30F3F28ED1784141838C5FC242140D8B">Lane 2â[25:18]/[26],					 [61:54]/[62] 				  </li>                        <li class="li" id="mta1400557961295__li_706D06A74DC14F508F6F91677E8D2406">Lane					 3â[34:27]/[35],[70:63]/[71] 				  </li>                     </ul> 			               </td>               </tr>               <tr class="row">                  <td class="entry" headers="d163581e164 " valign="top" width="33.1275720164609%">                     <samp class="ph codeph">xgmii_tx_clk</samp> 			               </td>                  <td align="center" class="entry" headers="d163581e167 " valign="top" width="10.288065843621398%">                     <p class="p"> 			 Input</p> 			               </td>                  <td class="entry" headers="d163581e170 " valign="top" width="56.58436213991769%">The XGMII SDR TX clock which runs at 156.25 MHz. 			 </td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400557979130">
          <h1>
          
            SDR XGMII RX Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400557979130__table_4015E82D7FAF4508BB82CA8F0FA86230" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 174. &nbsp;</span>SDR RX XGMII Interface </span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d163798e164" valign="top" width="33.1275720164609%">Signal Name 			 </th>                  <th class="entry" id="d163798e167" valign="top" width="10.288065843621398%">Direction 			 </th>                  <th class="entry" id="d163798e170" valign="top" width="56.58436213991769%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d163798e164 " valign="top" width="33.1275720164609%">                     <samp class="ph codeph">xgmii_rx_dc_[71:0]</samp> 			               </td>                  <td align="center" class="entry" headers="d163798e167 " valign="top" width="10.288065843621398%">                     <p class="p">Output</p> 			               </td>                  <td class="entry" headers="d163798e170 " valign="top" width="56.58436213991769%"> 				                 <p class="p">Contains 4 lanes of data and control for XGMII. Each lane consists of 16 bits								of data and 2 bits of control. Synchronous to									<samp class="ph codeph">mgmt_clk</samp>. </p>				                 <ul class="ul" id="mta1400557979130__ul_A351689FCBF34A639106C859318FF5B6">                        <li class="li" id="mta1400557979130__li_A48C3A9764A542DE9B8D1E06CFD48841">Lane 0â[7:0]/[8],					 [43:36]/[44] 				  </li>                        <li class="li" id="mta1400557979130__li_070AEF8CA0B84838ACE2B32B475ABC1C">Lane 1â[16:9]/[17],					 [52:45]/[53] 				  </li>                        <li class="li" id="mta1400557979130__li_30F3F28ED1784141838C5FC242140D8B">Lane 2â[25:18]/[26],					 [61:54]/[62] 				  </li>                        <li class="li" id="mta1400557979130__li_706D06A74DC14F508F6F91677E8D2406">Lane					 3â[34:27]/[35],[70:63]/[71] 				  </li>                     </ul> 			               </td>               </tr>               <tr class="row">                  <td class="entry" headers="d163798e164 " valign="top" width="33.1275720164609%">                     <samp class="ph codeph">xgmii_rx_clk</samp> 			               </td>                  <td align="center" class="entry" headers="d163798e167 " valign="top" width="10.288065843621398%">                     <p class="p">Output</p> 			               </td>                  <td class="entry" headers="d163798e170 " valign="top" width="56.58436213991769%">The XGMII SDR RX clock which runs at 156.25				MHz. 			 </td>               </tr>					          <tr class="row">						            <td class="entry" headers="d163798e164 " valign="top" width="33.1275720164609%">                     <samp class="ph codeph">xgmii_rx_inclk</samp>                  </td>						            <td align="center" class="entry" headers="d163798e167 " valign="top" width="10.288065843621398%">Input</td>						            <td class="entry" headers="d163798e170 " valign="top" width="56.58436213991769%">The XGMII SDR RX input clock which							runs at 156.25 MHz. This port is only available when <span class="ph uicontrol">Enable								phase compensation FIFO</span> is selected.</td>					          </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400557996425">
          <h1>
          
            Transceiver Serial Data Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="mta1400557996425__section_A1F703C919E24767B06B53B3F6CF13DC">		       <p class="p">The XAUI transceiver serial data interface has four lanes of serial		  data for both the TX and RX interfaces. This interface runs at 3.125 Gbps. There is no separate clock signal		  because it is encoded in the data.		</p>	     </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400557996425__table_456AD988715046309220230301170B2F" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 175. &nbsp;</span>Serial Data Interface</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d164077e170" valign="top" width="36.45116918844567%">Signal Name			 </th>                  <th class="entry" id="d164077e173" valign="top" width="13.755158184319122%">Direction			 </th>                  <th class="entry" id="d164077e176" valign="top" width="49.79367262723522%">Description			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d164077e170 " valign="top" width="36.45116918844567%">                     <samp class="ph codeph">xaui_rx_serial_data[3:0]</samp>			               </td>                  <td align="center" class="entry" headers="d164077e173 " valign="top" width="13.755158184319122%">Input			 </td>                  <td class="entry" headers="d164077e176 " valign="top" width="49.79367262723522%">Serial input data.			 </td>               </tr>               <tr class="row">                  <td class="entry" headers="d164077e170 " valign="top" width="36.45116918844567%">                     <samp class="ph codeph">xaui_tx_serial_data[3:0]</samp>			               </td>                  <td align="center" class="entry" headers="d164077e173 " valign="top" width="13.755158184319122%">Output			 </td>                  <td class="entry" headers="d164077e176 " valign="top" width="49.79367262723522%">Serial output data.			 </td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400547357485">
          <h1>
          
            XAUI PHY Clocks, Reset, and Powerdown Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="mta1400547357485__section_A253F7ED04FC40F9A8BA44DA60F89A02"> 		 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400547357485__fig_355C55BF972E4105AD7525C9197B67C6"><span class="figcap"><span class="enumeration fig-enumeration">Figure 91.&nbsp;</span>Clock Inputs and Outputs for IP Core with Soft PCS</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" id="mta1400547357485__image_9775C3E8B9C6413F8AB6E8C3FBA16EA1" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398984107725.svg" type="image/svg+xml"></embed>         </div></div> 	     </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547357485__table_D7468E1BF87F48408B8409ABF9F89904" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 176. &nbsp;</span> Clock and Reset Signals</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d164266e175" valign="top" width="33.24360699865411%">Signal Name 			 </th>                  <th class="entry" id="d164266e178" valign="top" width="13.458950201884253%">Direction 			 </th>                  <th class="entry" id="d164266e181" valign="top" width="53.29744279946165%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d164266e175 " valign="top" width="33.24360699865411%">                     <samp class="ph codeph">pll_ref_clk</samp> 			               </td>                  <td align="center" class="entry" headers="d164266e178 " valign="top" width="13.458950201884253%">Input 			 </td>                  <td class="entry" headers="d164266e181 " valign="top" width="53.29744279946165%">This is a 156.25 MHz reference clock that is used by the CDR							logic. </td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400547361828">
          <h1>
          
            XAUI PHY PMA Channel Controller Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547361828__table_A8BEF3A94BA842CDAE9FE7EE63DD5869" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 177. &nbsp;</span>PMA Channel Controller Signals</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d164408e164" valign="top" width="32.49701314217443%">Signal Name			 </th>                  <th align="center" class="entry" id="d164408e167" valign="top" width="11.94743130227001%">Direction			 </th>                  <th class="entry" id="d164408e170" valign="top" width="55.55555555555556%">Description			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d164408e164 " valign="top" width="32.49701314217443%">                     <samp class="ph codeph">rx_recovered_clk[3:0]</samp>			               </td>                  <td align="center" class="entry" headers="d164408e167 " valign="top" width="11.94743130227001%">Output			 </td>                  <td class="entry" headers="d164408e170 " valign="top" width="55.55555555555556%">This is the RX clock, which is recovered from				the received data stream. 			 </td>               </tr>               <tr class="row">                  <td class="entry" headers="d164408e164 " valign="top" width="32.49701314217443%">                     <samp class="ph codeph">rx_ready</samp>			               </td>                  <td align="center" class="entry" headers="d164408e167 " valign="top" width="11.94743130227001%">Output			 </td>                  <td class="entry" headers="d164408e170 " valign="top" width="55.55555555555556%">Indicates PMA RX has exited the reset state and the							transceiver can receive data. Synchronous to							<samp class="ph codeph">mgmt_clk</samp>.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d164408e164 " valign="top" width="32.49701314217443%">                     <samp class="ph codeph">tx_ready</samp>			               </td>                  <td align="center" class="entry" headers="d164408e167 " valign="top" width="11.94743130227001%">Output			 </td>                  <td class="entry" headers="d164408e170 " valign="top" width="55.55555555555556%">Indicates PMA TX has exited the reset state and the							transceiver can transmit data. Synchronous to							<samp class="ph codeph">mgmt_clk</samp>.</td>               </tr>					          <tr class="row">						            <td class="entry" headers="d164408e164 " valign="top" width="32.49701314217443%">                     <samp class="ph codeph">pll_cal_busy_i</samp>                  </td>						            <td align="center" class="entry" headers="d164408e167 " valign="top" width="11.94743130227001%">Input</td>						            <td class="entry" headers="d164408e170 " valign="top" width="55.55555555555556%">Indicates the PLL calibration							status.</td>					          </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1400547366130">
          <h1>
          
            XAUI PHY Optional PMA Control and Status Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="mta1400547366130__section_8ABD27BACC16472BBDD1177A40776868"> 		       <p class="p"> Use the Avalon-MM PHY		  Management interface to read the state of the optional PMA control and status		  signals available in the XAUI PHY IP core registers. In some cases you may need		  to know the instantaneous value of a signal to ensure correct functioning of		  the XAUI PHY. In such cases, you can include the required signal in the		  top-level module of your XAUI PHY IP core. 		</p> 	     </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547366130__table_B83416413F264C99BDF6DBD8D6149D5C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 178. &nbsp;</span>Optional Control and Status SignalsâSoft IP Implementation</span></span></caption>                                                <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d164712e170" valign="top" width="43.11310190369541%">Signal Name 			 </th>                  <th align="center" class="entry" id="d164712e173" valign="top" width="11.198208286674133%">Direction 			 </th>                  <th class="entry" id="d164712e176" valign="top" width="45.68868980963046%">Description 			 </th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d164712e170 " valign="top" width="43.11310190369541%">                     <samp class="ph codeph">rx_channelaligned</samp> 			               </td>                  <td align="center" class="entry" headers="d164712e173 " valign="top" width="11.198208286674133%">Output 			 </td>                  <td class="entry" headers="d164712e176 " valign="top" width="45.68868980963046%">When asserted, indicates that all 4 RX channels are aligned.							Synchronous to <samp class="ph codeph">mgmt_clk</samp>. This signal is							asserted when the RX lanes are fully aligned and ready to receive							data.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d164712e170 " valign="top" width="43.11310190369541%">                     <samp class="ph codeph">rx_disperr[7:0]</samp> 			               </td>                  <td align="center" class="entry" headers="d164712e173 " valign="top" width="11.198208286674133%">Output 			 </td>                  <td class="entry" headers="d164712e176 " valign="top" width="45.68868980963046%">Received 10-bit code or data group has a disparity error. It							is paired with <samp class="ph codeph">rx_errdetect</samp>							which is also asserted when a disparity error							occurs. The							<samp class="ph codeph">rx_disperr</samp>							signal is 2 bits wide per channel for a total of 8 bits per XAUI link.							Synchronous to <samp class="ph codeph">mgmt_clk</samp>.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d164712e170 " valign="top" width="43.11310190369541%">                     <samp class="ph codeph">rx_errdetect[7:0]</samp> 			               </td>                  <td align="center" class="entry" headers="d164712e173 " valign="top" width="11.198208286674133%">Output 			 </td>                  <td class="entry" headers="d164712e176 " valign="top" width="45.68868980963046%">When asserted, indicates an 8B/10B code group violation. It is							asserted if the received 10-bit code group has a code violation or							disparity error. Use							<samp class="ph codeph">rx_errdetect</samp> with							the <samp class="ph codeph">rx_disperr</samp> signal to differentiate							between a code violation error, a disparity error, or both. The <samp class="ph codeph">rx_errdetect</samp> signal is 2 bits wide per							channel for a total of 8 bits per XAUI link.  Synchronous to								<samp class="ph codeph">mgmt_clk</samp>.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d164712e170 " valign="top" width="43.11310190369541%">                     <samp class="ph codeph">rx_syncstatus[7:0]</samp> 			               </td>                  <td align="center" class="entry" headers="d164712e173 " valign="top" width="11.198208286674133%">Output 			 </td>                  <td class="entry" headers="d164712e176 " valign="top" width="45.68868980963046%">Synchronization indication. RX synchronization is indicated on							the <samp class="ph codeph">rx_syncstatus</samp> port of each channel.							The <samp class="ph codeph">rx_syncstatus</samp> signal is 2 bits per							channel for a total of 8 bits per hard XAUI link. The							<samp class="ph codeph">rx_syncstatus</samp>							signal is 1 bit per channel for a total of 4 bits per soft XAUI link.							Synchronous to <samp class="ph codeph">mgmt_clk</samp>. </td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400547370491">
          <h1>
          
            XAUI PHY Register Interface and Register Descriptions 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><p class="shortdesc">The Avalon-MM PHY management interface provides access to the XAUI PHY		  IP core PCS, PMA, and transceiver reconfiguration registers.</p> 	  	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547370491__table_B50DF792CCF94F3E97B5CF4646DF6056" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 179. &nbsp;</span>Signals in the Avalon-MM PHY Management Interface </span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d165075e150" valign="top" width="37.84119106699752%">Signal Name 			 </th> 			               <th class="entry" id="d165075e153" valign="top" width="12.406947890818861%">Direction 			 </th> 			               <th class="entry" id="d165075e156" valign="top" width="49.75186104218363%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_clk</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%"> 				                 <p class="p">Avalon-MM clock input. 				</p> 				 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_clk_reset</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">Global reset signal that resets the entire XAUI				PHY. This signal is active high and level sensitive. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_addr[8:0]</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">9-bit Avalon-MM address. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_writedata[31:0]</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">32-bit input data. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_readdata[31:0]</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Output 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">32-bit output data. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_write</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">Write signal. Asserted high. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_read</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Input 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">Read signal. Asserted high. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e150 " valign="top" width="37.84119106699752%">                     <samp class="ph codeph">phy_mgmt_waitrequest</samp> 			               </td> 			               <td align="center" class="entry" headers="d165075e153 " valign="top" width="12.406947890818861%">Output 			 </td> 			               <td class="entry" headers="d165075e156 " valign="top" width="49.75186104218363%">When asserted, indicates that the Avalon-MM				slave interface is unable to respond to a read or write request. When asserted,				control signals to the Avalon-MM slave interface must remain constant. 			 </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="section" id="mta1400547370491__section_A48ACD47C6FE4C4786BB446547C0B642"> 		       <p class="p">For more information about the Avalon-MM interface, including timing diagrams,				refer to the <cite class="cite">Avalon Interface Specification</cite>. </p> 		       <p class="p">The following table specifies the registers that you can access using		  the Avalon-MM PHY management interface using word addresses and a 32-bit		  embedded processor. A single address space provides access to all registers. 		</p> 		       <div class="p"> 		          <div class="note note" id="mta1400547370491__note_N10159_N10155_N10141_N1001A_N10001"><span class="notetitle">Note:</span> Writing to reserved or undefined register addresses may have			 undefined side effects. 		  </div> 		       </div> 	     </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1400547370491__table_B623AD7BEF544F3EB8A5315999A553D9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 180. &nbsp;</span>XAUI PHY IP Core Registers</span></span></caption>                                                                        <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d165075e330" valign="top" width="7.423904974016332%">Word Addr 			 </th> 			               <th align="center" class="entry" id="d165075e333" valign="top" width="8.537490720118782%">Bits 			 </th> 			               <th align="center" class="entry" id="d165075e336" valign="top" width="7.423904974016332%">R/W 			 </th> 			               <th class="entry" id="d165075e339" valign="top" width="31.47735708982925%">Register Name 			 </th> 			               <th class="entry" id="d165075e342" valign="top" width="45.1373422420193%">Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="center" class="entry" colspan="5" headers="d165075e330 d165075e333 d165075e336 d165075e339 d165075e342 " valign="top">                     <strong class="ph b">Reset Control				  RegistersâAutomatic Reset Controller</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x041 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_ch_bitmask</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%"> 				                 <p class="p">Bit mask for reset registers at addresses 0x042 and 0x044. The				  default value is all 1s. You can reset channel &lt;<samp class="ph codeph">                           <var class="keyword varname">n</var>                        </samp>&gt;				  when 				bit&lt;<samp class="ph codeph">                           <var class="keyword varname">n</var>                        </samp>&gt; = 1.</p> 				 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " rowspan="2" valign="top" width="7.423904974016332%">0x042 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " rowspan="2" valign="top" width="8.537490720118782%">[1:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">W 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_control</samp>(write) 			 </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Writing a 1 to bit 0 initiates a TX digital				reset using the reset controller module. The reset affects channels enabled in				the 				<samp class="ph codeph">reset_ch_bitmask</samp>. Writing a 1 to bit 1 initiates a				RX digital reset of channels enabled in the 				<samp class="ph codeph">reset_ch_bitmask</samp>. This bit self-clears. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">R 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_status</samp>(read) 			 </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Reading bit 0 returns the status of the reset				controller TX ready bit. Reading bit 1 returns the status of the reset				controller RX ready bit. This bit self-clears. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" colspan="5" headers="d165075e330 d165075e333 d165075e336 d165075e339 d165075e342 " valign="top">                     <strong class="ph b">Reset Controls				  âManual Mode</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " rowspan="4" valign="top" width="7.423904974016332%">0x044 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:4,0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">Reserved 			 </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">It is safe to write 0s to reserved bits. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[1] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_tx_digital</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Writing a 1 causes the internal TX digital				reset signal to be asserted, resetting all channels enabled in 				<samp class="ph codeph">reset_ch_bitmask</samp>. You must write a 0 to clear the				reset condition. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[2] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_rx_analog</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Writing a 1 causes the internal RX analog reset				signal to be asserted, resetting the RX analog logic of all channels enabled in								<samp class="ph codeph">reset_ch_bitmask</samp>. You must write a 0 to clear the				reset condition. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[3] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">reset_rx_digital</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Writing a 1 causes the RX digital reset signal				to be asserted, resetting the RX digital channels enabled in 				<samp class="ph codeph">reset_ch_bitmask</samp>. You must write a 0 to clear the				reset condition. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" colspan="5" headers="d165075e330 d165075e333 d165075e336 d165075e339 d165075e342 " valign="top">                     <strong class="ph b">PMA Control and				  Status Registers</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x061 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">phy_serial_loopback</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Writing a 1 to channel &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt; puts channel								&lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt; in							serial							loopback mode. For information about pre- or post-CDR														serial loopback modes, refer to Loopback Modes. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x064 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">pma_rx_set_locktodata</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">When set, programs the RX CDR PLL to lock to				the incoming data. Bit &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;				corresponds to channel &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x065 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">pma_rx_set_locktoref</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">When set, programs the RX CDR PLL to lock to				the reference clock. Bit &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;				corresponds to channel &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x066 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RO 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">pma_rx_is_lockedtodata</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">When asserted, indicates that the RX CDR PLL is				locked to the RX data, and that the RX CDR has changed from LTR to LTD mode.				Bit &lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt; corresponds to channel				&lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x067 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RO 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">pma_rx_is_lockedtoref</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">When asserted, indicates that the RX CDR PLL is				locked to the reference clock. Bit				&lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt; corresponds to channel				&lt;<samp class="ph codeph">                        <var class="keyword varname">n</var>                     </samp>&gt;. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" colspan="5" headers="d165075e330 d165075e333 d165075e336 d165075e339 d165075e342 " valign="top">                     <strong class="ph b">XAUI PCS</strong> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " rowspan="3" valign="top" width="7.423904974016332%">0x084 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:16] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">N/A</td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">Reserved 			 </td> 			               <td align="center" class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">N/A 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[15:8]</td> 			               <td align="center" class="entry" headers="d165075e336 " rowspan="2" valign="top" width="7.423904974016332%">R 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">Reserved </td> 			               <td align="center" class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">N/A</td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[7:0] 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">syncstatus[7:0]</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%"> 				                 <p class="p">Records the synchronization status of the corresponding bit.  The RX sync								status register has 1 bit per channel for a total of 4 bits per soft								XAUI link; soft XAUI uses bits 0â3. Reading the value of the <samp class="ph codeph">syncstatus</samp> register clears the bits. </p> 				                 <p class="p">                        <strong class="ph b">From block</strong>: Word aligner</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " rowspan="3" valign="top" width="7.423904974016332%">0x085 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[31:16] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">N/A 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">Reserved 			 </td> 			               <td align="center" class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%"> 			 N/A</td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[15:8] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " rowspan="2" valign="top" width="7.423904974016332%">R 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">errdetect[7:0]</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%"> 				                 <p class="p">When set, indicates that a received 10-bit code group has an				  8B/10B code violation or disparity error. Use <samp class="ph codeph">errdetect</samp> with 				  <samp class="ph codeph">disperr</samp> to differentiate between a code				  violation error, a disparity error, or both. There are 2 bits per RX channel				  for a total of 8 bits per XAUI link. Reading the value of the 				  <samp class="ph codeph">errdetect</samp> register clears the bits. 				</p> 				                 <p class="p">                        <strong class="ph b">From block</strong>: 8B/10B decoder</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[7:0] 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">disperr[7:0]</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%"> 				                 <p class="p">Indicates that the received 10-bit code or data group has a				  disparity error. When set, the corresponding 				  <samp class="ph codeph">errdetect</samp> bits are also set. There are 2 bits				  per RX channel for a total of 8 bits per XAUI link. Reading the value of the 				  <samp class="ph codeph">errdetect</samp> register clears the bits.</p> 				                 <p class="p">                        <strong class="ph b">From block</strong>: 8B/10B decoder</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d165075e330 " valign="top" width="7.423904974016332%">0x08a 			 </td> 			               <td align="center" class="entry" headers="d165075e333 " valign="top" width="8.537490720118782%">[0] 			 </td> 			               <td align="center" class="entry" headers="d165075e336 " valign="top" width="7.423904974016332%">RW 			 </td> 			               <td class="entry" headers="d165075e339 " valign="top" width="31.47735708982925%">                     <samp class="ph codeph">simulation_flag</samp> 			               </td> 			               <td class="entry" headers="d165075e342 " valign="top" width="45.1373422420193%">Setting this bit to 1 shortens the duration of reset and							loss timer when simulating. <span class="keyword">Intel</span> recommends that you keep this bit set							for simulation. </td> 		             </tr> 		          </tbody> 	        </table></div> 	    </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank">Avalon Interface Specifications 		</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="joc1415332263188">
          <h1>
          
            XAUI PHY Timing Analyzer SDC Constraint 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">Refer to the "Timing Constraints for Bonded PCS and PMA Channels" section for      the Synopsis Design Constraints (SDC) for XAUI.</p>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707090135">Timing Constraints for Bonded PCS and PMA Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706912318">
          <h1>
          
            Acronyms 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
          <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">This table defines some commonly used Ethernet acronyms. 	 </span>   </div>      <div class="section" id="nik1398706912318__section_88AE8B86DDE4454685EE7D9796B0AAD1"> 		       <div class="p"> 		          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706912318__table_93F27DCA19B5416BA31BFB2F2AC93CF9" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 181. &nbsp;</span>Ethernet Acronyms</span></span></caption>                                                      <thead align="left" class="thead">                     <tr class="row">                        <th class="entry" id="d167862e154" valign="top" width="20%"> Acronym 				</th>                        <th class="entry" id="d167862e157" valign="top" width="80%"> Definition 				</th>                     </tr>                  </thead>                  <tbody class="tbody">                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> AN 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Auto-Negotiation in Ethernet as described in Clause 73 of IEEE 802.3ap-2007. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> BER 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Bit Error Rate. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> DME 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Differential Manchester Encoding. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> FEC 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Forward error correction. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> GMII 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Gigabit Media Independent Interface. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> KR 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Short hand notation for Backplane Ethernet with 64b/66b				  encoding. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> LD 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Local Device. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> LT 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Link training in backplane Ethernet Clause 72 for				  10GBASE-KR and 40GBASE-KR4. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> LP 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Link partner, to which the LD is connected. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> MAC 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Media Access Control. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> MII 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Media independent interface. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> OSI 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Open System Interconnection. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> PCS 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Physical Coding Sublayer. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> PHY 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Physical Layer in OSI 7-layer architecture, also in <span class="keyword">               Intel<sup>Â®</sup>            </span> device scope is: PCS + PMA. </td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> PMA 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Physical Medium Attachment. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> PMD 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Physical Medium Dependent. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> SGMII 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Serial Gigabit Media Independent Interface. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> WAN 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> Wide Area Network. 				</td>                     </tr>                     <tr class="row">                        <td class="entry" headers="d167862e154 " valign="top" width="20%"> XAUI 				</td>                        <td class="entry" headers="d167862e157 " valign="top" width="80%"> 10 Gigabit Attachment Unit Interface. 				</td>                     </tr>                  </tbody>               </table></div> 		       </div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706912786">
          <h1>
          
            PCI Express (PIPE) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You can use Arria 10 transceivers to implement a complete PCI Express solution		for Gen1, Gen2, and Gen3, at data rates of 2.5, 5.0, and 8 Gbps, respectively. 	 </p> 	     <p class="p">Configure the transceivers for PCIe* functionality using one of the following			methods: </p> 	     <ul class="ul" id="nik1398706912786__ul_EA9BE1F6B8084F97837FD1A83A2A3B5D"> 		       <li class="li" id="nik1398706912786__li_546CB02282C646BC927A5BF669CFB7AF">            <strong class="ph b">Arria 10 Hard IP for PCIe</strong> 		          <div class="p">This is a complete PCIe solution that includes the Transaction, Data Link, and					PHY/MAC layers. The Hard IP solution contains dedicated hard logic, which					connects to the transceiver PHY interface. <div class="note note" id="nik1398706912786__note_N10029_N10026_N1000E_N10001"><span class="notetitle">Note:</span> For more information,						refer to the							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="http://www.altera.com/literature/ug/ug_a10_pcie_avst.pdf" target="_blank">Arria 10 Avalon-ST Interface for PCIe							Solutions User Guide</a>. </div>				        </div>         </li> 	     </ul> 	 		 	     <ul class="ul" id="nik1398706912786__ul_A612D6406DD34B21BDA53C30B3F9B809"> 		       <li class="li" id="nik1398706912786__li_C603B81FE23A49FAB87F1B3E76726DE1">            <strong class="ph b">Native PHY IP Core					in PIPE Gen1/Gen2/Gen3 Transceiver Configuration Rules</strong>				        <p class="p">Use the Native PHY IP (Native PHY IP Core) to configure the					transceivers in PCIe mode, giving access to the PIPE interface (commonly called					PIPE mode in transceivers). This mode enables you to connect the transceiver to					a third-party MAC to create a complete PCIe solution. </p>            <p class="p">The					PIPE specification (version 3.0) provides implementation details for a					PCIe-compliant physical layer. The Native PHY IP Core for PIPE Gen1, Gen2, and					Gen3 supports x1, x2, x4, or x8 operation for a total aggregate bandwidth					ranging from 2 to 64 Gbps. In a x1 configuration, the PCS and PMA blocks of each					channel are clocked and reset independently. The x2, x4, and x8 configurations					support channel bonding for two-lane, four-lane, and eight-lane links. In these					bonded channel configurations, the PCS and PMA blocks of all bonded channels					share common clock and reset signals. </p>         </li> 	     </ul> 	  	  	  	     <p class="p">Gen1 and Gen2 modes use 8B/10B encoding, which has a 20% overhead to		overall link bandwidth. Gen3 modes use 128b/130b encoding, which has an		overhead of less than 2%. Gen1 and Gen2 modes use the Standard PCS, and Gen3		mode uses the Gen3 PCS for its operation. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706912786__table_E02EB00435CC46848783404BA7CF151E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 182. &nbsp;</span>Transceiver Solutions</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="center" class="entry" id="d168576e193" valign="top" width="NaN%">Support 			 </th> 			               <th align="center" class="entry" id="d168576e196" valign="top" width="NaN%">Arria 10 Hard IP for PCI Express 			 </th> 			               <th align="center" class="entry" id="d168576e199" valign="top" width="NaN%">Native PHY IP Core for PCI Express (PIPE) 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d168576e193 " valign="top" width="NaN%">Gen1, Gen2, and Gen3 data rates 			 </td> 			               <td align="center" class="entry" headers="d168576e196 " valign="top" width="NaN%">Yes 			 </td> 			               <td align="center" class="entry" headers="d168576e199 " valign="top" width="NaN%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d168576e193 " valign="top" width="NaN%">MAC, data link, and transaction layer 			 </td> 			               <td align="center" class="entry" headers="d168576e196 " valign="top" width="NaN%">Yes 			 </td> 			               <td align="center" class="entry" headers="d168576e199 " valign="top" width="NaN%"> User implementation in FPGA fabric </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d168576e193 " valign="top" width="NaN%">Transceiver interface 			 </td> 			               <td align="center" class="entry" headers="d168576e196 " valign="top" width="NaN%"> Hard IP through PIPE 3.0 based interface 			 </td> 			               <td align="center" class="entry" headers="d168576e199 " valign="top" width="NaN%"> 				                 <ul class="ul" id="nik1398706912786__ul_F590849522374D86B3CBFF0914647C71"> 				                    <li class="li" id="nik1398706912786__li_BC0239D60D16490882B084CE6E14F6A3">PIPE 2.0 for Gen1					 and Gen2 				  </li> 				                    <li class="li" id="nik1398706912786__li_CEC6071DDD4B42758E9F178650BFCBE6">PIPE 3.0 based for					 Gen3 with Gen1/Gen2 support 				  </li> 				                 </ul> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.intel.com/content/www/us/en/homepage.html" target="_blank" title="You can get information about PIPE 2.0 and 3.0 on the same website.">Intel PHY Interface for the PCI Express (PIPE) Architecture PCI		  Express</a></div><div><a class="link" href="http://www.altera.com/literature/ug/ug_a10_pcie_avst.pdf" target="_blank">Arria 10 Hard IP for PCI Express User Guide for the Avalon Streaming Interface</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706915122">
          <h1>
          
            Transceiver Channel Datapath for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706915122__section_3CAD43D28AAC46DFACCD9803FFEBD3A9"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706915122__fig_C25D40FAAFF34A80809967A140419360"><span class="figcap"><span class="enumeration fig-enumeration">Figure 92.&nbsp;</span>Transceiver Channel Datapath for PIPE Gen1/Gen2					Configurations</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706915122__image_ffw_q35_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/ahn1477425686485.svg" type="image/svg+xml"></embed>			      </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706915122__fig_85EC43DD2D1C4A87B826BD0C099782A8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 93.&nbsp;</span>Transceiver Channel Datapath for PIPE Gen1/Gen2/Gen3					Configurations</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706915122__image_vps_t35_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/vfk1477425739416.svg" type="image/svg+xml"></embed>			      </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706915497">
          <h1>
          
            Supported PIPE Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">PIPE Gen1, Gen2, and Gen3 configurations support different features.</span>   </div> 	     <div class="section" id="nik1398706915497__section_3701919220BA45DDBFCCFFCF6F17C1F5"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706915497__table_80E390A2A2074B4EA6756DBB2BF392D6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 183. &nbsp;</span>Supported Features for PIPE Configurations</span></span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d168988e153" valign="top" width="55.18987341772152%"> Protocol Feature 				</th> 				                 <th align="center" class="entry" id="d168988e156" valign="top" width="17.594936708860757%"> 				                    <p class="p">Gen1 				  </p> 				                    <p class="p">(2.5 Gbps) 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d168988e165" valign="top" width="12.658227848101264%"> 				                    <p class="p">Gen2 				  </p> 				                    <p class="p">(5 Gbps) 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d168988e174" valign="top" width="14.556962025316453%"> 				                    <p class="p">Gen3 				  </p> 				                    <p class="p">(8 Gbps) 				  </p> 				                 </th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> x1, x2, x4, x8 link configurations 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%">                         PCIe*-compliant synchronization state machine 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Â±300 ppm (total 600 ppm) clock rate compensation 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Transmitter driver electrical idle 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Receiver detection </td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> 8B/10B encoding/decoding disparity control 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%">No 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> 128b/130b encoding/decoding</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> No 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> No 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes (supported through the Gearbox)				</td> 			               </tr>			               <tr class="row">				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%">Scrambling/Descrambling				</td>				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%">No				</td>				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%">No				</td>				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%">Yes (implemented in FPGA fabric) <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_39" name="fnsrc_39"><sup>39</sup></a>                     </td>			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Power state management 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Receiver PIPE status encoding <samp class="ph codeph"> pipe_rxstatus[2:0]</samp>                      </td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Dynamic switching between 2.5 Gbps and 5 Gbps signaling				  rate 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%">No 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> No 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Dynamic switching between 2.5 Gbps, 5 Gbps, and 8 Gbps				  signaling rate 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> No</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> No</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Dynamic transmitter margining for differential output				  voltage control 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> No 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Dynamic transmitter buffer de-emphasis of â3.5 dB and â6 dB				  				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> No 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> Yes 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%"> Dynamic Gen3 transceiver pre-emphasis, de-emphasis, and				  equalization 				</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%"> No 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%"> No</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> Yes 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%">PCS PMA interface width 				(bits)</td> 				                 <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%">10 				</td> 				                 <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%">10 				</td> 				                 <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%"> 32 				</td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d168988e153 " valign="top" width="55.18987341772152%">Receiver Electrical Idle Inference (EII)</td>                     <td align="center" class="entry" headers="d168988e156 " valign="top" width="17.594936708860757%">Implement in FPGA fabric </td>                     <td align="center" class="entry" headers="d168988e165 " valign="top" width="12.658227848101264%">Implement in FPGA fabric</td>                     <td align="center" class="entry" headers="d168988e174 " valign="top" width="14.556962025316453%">Implement in FPGA fabric</td>                  </tr> 		             </tbody> 		          </table></div> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707184340" title="For more information about PIPE Gen3.">PCIe Gen3 PCS Architecture</a></div><div><a class="link" href="http://www.intel.com/content/www/us/en/homepage.html" target="_blank">Intel PHY Interface for the PCI Express* (PIPE) Architecture PCI		  Express 2.0 		</a></div><div><a class="link" href="http://www.intel.com/content/www/us/en/homepage.html" target="_blank">Intel PHY Interface for the PCI Express (PIPE) Architecture PCI		  Express 3.0 		</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_39" name="fntarg_39"><sup>39</sup></a>  You must enable									scrambling/descrambling in Gen1/Gen2 when using <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> PCIe Gen3 configurations.								</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706915887">
          <h1>
          
            Gen1/Gen2 Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In a PIPE configuration, each channel has a PIPE interface block that		transfers data, control, and status signals between the PHY-MAC layer and the		transceiver channel PCS and PMA blocks. The PIPE configuration is based on the PIPE		2.0 specification. If you use a PIPE configuration, you must implement the		PHY-MAC layer using soft IP in the FPGA fabric. 	 </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706916292">
          <h1>
          
            Dynamic Switching Between Gen1 (2.5 Gbps) and Gen2 (5 Gbps) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <p class="p">In a PIPE configuration, Native PHY IP         Core         provides an input signal            <samp class="ph codeph">pipe_rate            [1:0]</samp>         that is functionally equivalent to the RATE signal specified in the PCIe* specification. A         change         in value from 2'b00 to 2'b01 on this input signal <samp class="ph codeph">pipe_rate            [1:0]</samp> initiates a data rate switch from Gen1 to Gen2.         A         change         in value from 2'b01 to 2'b00 on the input signal initiates a data         rate switch from Gen2 to Gen1. </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706916620">
          <h1>
          
            Transmitter Electrical Idle Generation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PIPE interface block in Arria 10 devices puts the transmitter buffer in an electrical idle state when the electrical idle input		signal is asserted. During electrical idle, the transmitter buffer differential		and common mode output voltage levels are compliant with the PCIe* Base		Specification 2.0 for both PCIe Gen1 and Gen2 data rates.	 </p> 	     <p class="p">The PCIe specification requires the transmitter driver to be in		electrical idle in certain power states.	 </p> 	     <div class="note note" id="nik1398706916620__note_N10023_N1000F_N10001"><span class="notetitle">Note:</span> For more information about input signal levels required in different		power states, refer to <cite class="cite">Power State Management</cite> in the next section.	 </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706916963">
          <h1>
          
            Power State Management 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	  	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706916963__table_N10018_N10011_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 184. &nbsp;</span>Power States Defined in the  PCIe* Specification</span></span><span class="desc tabledesc">To minimize power consumption, the physical layer device must support the following power states.</span></caption>                                    <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d170572e208" valign="top" width="14.347202295552366%">Power States</th>                  <th class="entry" id="d170572e211" valign="top" width="85.65279770444764%">Description</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d170572e208 " valign="top" width="14.347202295552366%">P0</td>                  <td class="entry" headers="d170572e211 " valign="top" width="85.65279770444764%">Normal operating state during which packet data is		transferred on the PCIe link.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d170572e208 " valign="top" width="14.347202295552366%"> P0s, P1, and P2</td>                  <td class="entry" headers="d170572e211 " valign="top" width="85.65279770444764%">The PHY-MAC layer directs the physical layer to transition into these low-power states.</td>               </tr>            </tbody>         </table></div> 	     <p class="p">The PIPE interface in Arria 10 transceivers provides a				<samp class="ph codeph">pipe_powerdown</samp> input port for each transceiver channel configured			in a PIPE configuration. </p>      <p class="p">The PCIe specification requires the physical layer device to		implement power-saving measures when the P0 power state transitions to the low power states. 	 Arria 10transceivers do not implement these power-saving measures except for putting the transmitterbuffer in electrical idle mode in the lower power states.</p> 	  	    </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706917338">
          <h1>
          
            8B/10B Encoder Usage for Compliance Pattern Transmission Support 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <p class="p">The PCIe* transmitter transmits a compliance pattern when the Link Training and Status State Machine (LTSSM) enters the Polling.Compliance substate. The Polling.Compliance substate assesses if the transmitter is electrically compliant with the PCIe voltage and timing specifications.</p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706918071">
          <h1>
          
            Receiver Status 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PCIe* specification requires the PHY to encode the receiver status on		a 3-bit status signal <samp class="ph codeph">pipe_rx_status[2:0]</samp>. This status		signal is used by the PHY-MAC layer for its operation. The PIPE interface block		receives status signals from the transceiver channel PCS and PMA blocks, and		encodes the status on the 		<samp class="ph codeph">pipe_rx_status[2:0]</samp> signal to the FPGA fabric. The		encoding of the status signals on the 		<samp class="ph codeph">pipe_rx_status[2:0]</samp> signal conforms to the PCIe		specification.	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706918461">
          <h1>
          
            Receiver Detection 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PIPE interface block in Arria 10 transceivers provides an input		signal <samp class="ph codeph">pipe_tx_detectrx_loopback</samp> for the receiver detect		operation. The PCIe* protocol requires this signal to be high during the Detect state of the LTSSM.		When the <samp class="ph codeph">pipe_tx_detectrx_loopback</samp> signal is asserted in the P1		power state, the PIPE interface block sends a command signal to the transmitter		driver in that channel to initiate a receiver detect sequence. In the P1 power		state, the transmitter buffer must always be in the electrical idle state.		After receiving this command signal, the receiver detect circuitry creates a		step voltage at the output of the transmitter buffer. The time constant of the step voltage on the trace increases if an active receiver that complies with the PCIe input impedance requirements is present at the far end. The receiver detect circuitry monitors this time constant to determine if a receiver is present. 	 </p> 	     <div class="note note" id="nik1398706918461__note_N10025_N1000F_N10001"><span class="notetitle">Note:</span> For the receiver detect circuitry to function reliably, the		transceiver on-chip termination must be used. Also, the AC-coupling capacitor on		the serial link and the receiver termination values used in your system must be		compliant with the PCIe Base Specification 2.0.	 </div> 	     <p class="p">The PIPE core provides a 1-bit PHY status signal <samp class="ph codeph">pipe_phy_status</samp> and a 3-bit receiver status signal		<samp class="ph codeph">pipe_rx_status[2:0]</samp> to indicate whether a receiver is		detected, as per the PIPE 2.0 specifications. 	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706922713">
          <h1>
          
            Gen1 and Gen2 Clock Compensation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706922713__section_1F07EAA22E924D36AB0289D85006C649"><h2 class="title sectiontitle">PIPE 0 ppm</h2> 		       <p class="p">In compliance with the PIPE specification, Arria 10 receiver channels		  have a rate match FIFO to compensate for small clock frequency differences up		  to Â±300 ppm between the upstream transmitter and the local receiver clocks. 		</p> 		       <p class="p">Consider the following guidelines for PIPE clock compensation: 		</p> 		       <ul class="ul" id="nik1398706922713__ul_6B91132E67AE46288DA0C0B0BD21CA38"> 		          <li class="li" id="nik1398706922713__li_964009B2E24F4F68B8094468657A6BAA">Insert or delete 			 one SKP symbol in an SKP ordered set. 		  </li> 		          <li class="li" id="nik1398706922713__li_61B20A5C2529417D8539FDE2074D9C75">Minimum limit is			 imposed on the number of SKP symbols in SKP ordered set after deletion.			 An ordered set may have an empty  COM case after deletion. 		  </li> 		          <li class="li" id="nik1398706922713__li_CFBEDDB39EBF4CDDA656211D46AF96B1">Maximum limit is			 imposed on the number of the SKP symbols in the SKP ordered set			 after insertion. An ordered set may have more than five symbols after insertion. 		  </li> 		          <li class="li" id="nik1398706922713__li_73597123B88E420C8F395104E6140AB9">For INSERT/DELETE cases:			 The flag status appears on the COM symbol of the SKP ordered set where			 insertion or deletion occurs. 		  </li> 		          <li class="li" id="nik1398706922713__li_2488E6F7F4BB4B92B8718849BEBE1132">For FULL/EMPTY cases: The flag status appears where the character is inserted or deleted. 			 <div class="note note" id="nik1398706922713__note_N1007E_N10070_N1002A_N10012_N1000F_N10001"><span class="notetitle">Note:</span> When the PIPE interface is on, it translates the value of				the flag to the appropriate 				<samp class="ph codeph">pipe_rx_status</samp> signal. 			 </div> 		          </li> 		          <li class="li" id="nik1398706922713__li_0E71FEB40BB7410E9A9C10C414F25AFB">The PIPE mode also has a â0 ppmâ					configuration option that you can use in synchronous systems. The Rate Match					FIFO Block is not expected to do any clock compensation in this configuration,					but latency					is					minimized. </li> 		       </ul> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706922713__fig_5620B59869354EFB813571888CACF3A8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 94.&nbsp;</span>Rate Match Deletion</span><span class="desc figdesc">This figure shows an example of rate match deletion in the			 case where two /K28.0/ SKP symbols must be deleted. Only one /K28.0/ SKP symbol			 is deleted per SKP ordered set received. 		  </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706922713__image_4FED73AF3E9542AA95AC06A014DC04F5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706918851.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706922713__fig_215252A8EDDC4AE38CF4D48BA4A21B1E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 95.&nbsp;</span>Rate Match Insertion </span><span class="desc figdesc">The figure below shows an example of rate match insertion in					the case where two SKP symbols must be inserted. Only one /K28.0/ SKP symbol is					inserted per SKP ordered set received. </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706922713__image_bvw_bjt_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/buy1477413998754.svg" type="image/svg+xml"></embed>			      </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706922713__fig_DCBE7C39D67B46B0AC0D31C735D96294"><span class="figcap"><span class="enumeration fig-enumeration">Figure 96.&nbsp;</span>Rate Match FIFO Full</span><span class="desc figdesc">The rate match FIFO in PIPE mode automatically deletes the data			 byte that causes the FIFO to go full and drives <samp xmlns="" class="ph codeph">pipe_rx_status[2:0]</samp> = 3'b101			 synchronous to the subsequent data byte. The figure below shows the rate match			 FIFO full condition in PIPE mode. The rate match FIFO becomes full after			 receiving data byte D4. 		  </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706922713__image_1C734A5E0C014906AF0DC50121FB9F89" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706920434.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706922713__fig_380FF1B511B146B9BD9C4B813C55E1EC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 97.&nbsp;</span>Rate Match FIFO Empty</span><span class="desc figdesc">The rate match FIFO automatically inserts /K30.7/ (9'h1FE) after			 the data byte that causes the FIFO to become empty and drives <samp xmlns="" class="ph codeph"> pipe_rx_status[2:0]</samp> =			 3'b110 synchronous to the inserted /K30.7/ (9'h1FE). The figure below shows			 rate match FIFO empty condition in PIPE mode. The rate match FIFO becomes empty			 after reading out data byte D3. 		  </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706922713__image_464A69DE749C4775966DA8D872B8909C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706921372.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		        		       <p class="p">The PIPE mode also has a "0 ppm" configuration option that can be used in				synchronous systems. The Rate Match FIFO Block is not expected to do any clock				compensation in this configuration, but latency				is				minimized. </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706924137">
          <h1>
          
            PCIe Reverse Parallel Loopback 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">PCIe reverse parallel loopback is only available in a PCIe functional		configuration for Gen1, Gen2, and Gen3 data rates. The received serial data		passes through the receiver CDR, deserializer, word aligner, and rate matching		FIFO buffer. The data is then looped back to the transmitter serializer and		transmitted out through the transmitter buffer. The received data is also		available to the FPGA fabric through the 		<samp class="ph codeph">rx_parallel_data</samp> port. This loopback mode is based on		PCIe specification 2.0. Arria 10 devices provide an input signal <samp class="ph codeph">pipe_tx_detectrx_loopback</samp> to enable this		loopback mode. 	 </p> 	     <div class="note note" id="nik1398706924137__note_N10024_N1000F_N10001"><span class="notetitle">Note:</span> This is the only loopback option supported in PIPE configurations. 	 </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706924137__fig_2BD7BD864C5543FFAA61869E0B526A39"><span class="figcap"><span class="enumeration fig-enumeration">Figure 98.&nbsp;</span>PCIe Reverse Parallel Loopback Mode Datapath</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706924137__image_BB72A5D2B17A4C4F8DAB47996170EFF0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706923244.svg" type="image/svg+xml"></embed> 	     </div></div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="http://www.intel.com/content/www/us/en/homepage.html" target="_blank">Intel PHY Interface for the PCI Express* (PIPE) Architecture PCI		  Express 2.0 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706924496">
          <h1>
          
            Gen3 Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The following subsections describes the Arria 10 transceiver block support for PIPE Gen3 features. 	 </p> 	     <p class="p">The PCS supports the PIPE 3.0 base specification. The 32-bit wide PIPE 3.0-based interface		controls PHY functions such as transmission of electrical idle, receiver		detection, and speed negotiation and control. 	 </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706925010">
          <h1>
          
            Auto-Speed Negotiation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">PIPE Gen3 mode enables ASN between Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and		Gen3 (8.0 Gbps) signaling data rates. The signaling rate switch is accomplished		through frequency scaling and configuration of the PMA and PCS blocks using a		fixed 32-bit wide PIPE 3.0-based interface. 	 </p> 	     <p class="p">The PMA switches clocks between Gen1, Gen2, and Gen3 data rates. For a non			bonded x1 channel, an ASN module facilitates speed negotiation in that channel. For			bonded x2, x4, x8			and			x16			channels, the ASN module selects the master channel to control the rate switch. The			master channel distributes the speed change request to the other PMA and PCS channels. </p> 	     <p class="p">The PCIe* Gen3 speed negotiation process is initiated when Hard IP or the FPGA fabric requests a rate change. The ASN then places the PCS in reset,		and dynamically shuts down the clock paths to disengage the current active		state PCS (either Standard PCS or Gen3 PCS). If a switch to or from Gen3 is		requested, the ASN automatically selects the correct PCS clock paths and		datapath selection in the multiplexers. The ASN block then sends a request to		the PMA block to switch the data rate, and waits for a rate change done signal		for confirmation. When the PMA completes the rate change and sends confirmation		to the ASN block, the ASN enables the clock paths to engage the new PCS block		and releases the PCS reset. Assertion of the <samp class="ph codeph">pipe_phy_status</samp> signal by the ASN block indicates the successful completion of this process.</p> 	     <div class="note note" id="nik1398706925010__note_N10033_N1000F_N10001"><span class="notetitle">Note:</span>  In Native PHY IP core - PIPE configuration,			you must set <samp class="ph codeph">pipe_rate[1:0]</samp>to initiate the transceiver			datarate switch sequence. </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706927244">
          <h1>
          
            Rate Switch 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	     <div class="shortdesc">This section provides an overview of auto rate change between		PIPE Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and Gen3 (8.0 Gbps) modes. 	 </div> 	     <div class="p"> In Arria 10 devices, there is one ASN block common to the Standard PCS and Gen3			PCS, located in the PMA PCS interface			that			handles			all PIPE speed			changes.			The PIPE interface clock rate is adjusted to match the data throughput when a rate			switch is				requested.<div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="table_N10047_N10022_N1000F_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap">PIPE Gen3 32 bit PCS Clock Rates </span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d171263e32" valign="top" width="NaN%">                        PCIe* Gen3 Capability Mode								Enabled</th>							              <th class="entry" id="d171263e38" valign="top" width="NaN%">Gen1 </th>							              <th class="entry" id="d171263e41" valign="top" width="NaN%">Gen2 </th>							              <th class="entry" id="d171263e44" valign="top" width="NaN%">Gen3</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d171263e32 " valign="top" width="NaN%">Lane data rate </td>							              <td class="entry" headers="d171263e38 " valign="top" width="NaN%">2.5 Gbps</td>							              <td class="entry" headers="d171263e41 " valign="top" width="NaN%">5 Gbps</td>							              <td class="entry" headers="d171263e44 " valign="top" width="NaN%">8 Gbps</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d171263e32 " valign="top" width="NaN%">PCS clock frequency</td>							              <td class="entry" headers="d171263e38 " valign="top" width="NaN%">250 MHz</td>							              <td class="entry" headers="d171263e41 " valign="top" width="NaN%">500 MHz </td>							              <td class="entry" headers="d171263e44 " valign="top" width="NaN%">250 MHz</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d171263e32 " valign="top" width="NaN%">FPGA fabric IP clock frequency</td>							              <td class="entry" headers="d171263e38 " valign="top" width="NaN%">62.5 MHz</td>							              <td class="entry" headers="d171263e41 " valign="top" width="NaN%">125 MHz </td>							              <td class="entry" headers="d171263e44 " valign="top" width="NaN%">250 MHz</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d171263e32 " valign="top" width="NaN%">PIPE interface width </td>							              <td class="entry" headers="d171263e38 " valign="top" width="NaN%">32-bit</td>							              <td class="entry" headers="d171263e41 " valign="top" width="NaN%">32-bit</td>							              <td class="entry" headers="d171263e44 " valign="top" width="NaN%">32-bit</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d171263e32 " valign="top" width="NaN%">                        <samp class="ph codeph">pipe_rate									[1:0]</samp>							              </td>							              <td class="entry" headers="d171263e38 " valign="top" width="NaN%">2'b00 </td>							              <td class="entry" headers="d171263e41 " valign="top" width="NaN%">2'b01 </td>							              <td class="entry" headers="d171263e44 " valign="top" width="NaN%">2'b10</td>						            </tr>					          </tbody>				        </table></div>      </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="fig_FC0E600EF9734AC5BF2C2AB7C7425901"><span class="figcap">Rate Switch Change</span><span class="desc figdesc">The block-level diagram below shows a high level connectivity		  between ASN and Standard PCS and Gen3 PCS. 		</span><div class="figbody"> 		        		        		       <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="image_74D4E39AA151487586DEE485503E0BA9" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706925400.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">The sequence of speed change between Gen1, Gen2, and Gen3 occurs as		follows: 	 </p> 	     <ol class="ol" id="ol_B34F8DA207954F86B270CAEC8104D19A"> 		       <li class="li" id="li_9F2E5B0361A24E43AD41DEAD67DB8371">The PHY-MAC layer implemented in FPGA				fabric requests a rate change through <samp class="ph codeph">pipe_rate[1:0]</samp>. </li> 		       <li class="li" id="li_47DCAABDBE7647EF9E46977A0E0F682A"> The ASN block waits for		  the TX FIFO to flush out data. Then the ASN block asserts the PCS		  reset. 		</li> 		       <li class="li" id="li_5E10C32F263F4B4789C34AC9CF1B5CE8"> The ASN asserts the clock		  shutdown signal to the Standard PCS and Gen3 PCS to dynamically shut down the clock. 		</li> 		       <li class="li" id="li_3964FA932B214904A788D13A4B71588E">When the rate changes to or from the Gen3 speed, the ASN asserts the clock and data multiplexer selection signals. 		</li> 		       <li class="li" id="li_AD6F0EB22A5B41BDA44B6941F8437D42"> The ASN uses a <samp class="ph codeph">pipe_sw[1:0]</samp> output signal to send a rate change		  request to the PMA.</li> 		       <li class="li" id="li_EFA56A235037446E83E5CBA61D34320C"> The ASN continuously monitors the <samp class="ph codeph">pipe_sw_done[1:0]</samp> input signal from the PMA.</li> 		       <li class="li" id="li_896CBDB054004AEAA1B029F25FBEF55C"> After the ASN receives 		  the <samp class="ph codeph">pipe_sw_done[1:0]</samp> signal, it deasserts the clock shut down signals		  to release the clock. 		</li> 		       <li class="li" id="li_892EF7BFD6BE4F42934E22727EDCCA9D">The ASN deasserts the PCS		  reset. 		</li> 		       <li class="li" id="li_ED81E5768962444CA7CC3CDD3FC883ED">The ASN sends the speed		  change completion to the PHY-MAC interface. This is done through the 		  <samp class="ph codeph">pipe_phy_status</samp> signal to PHY-MAC interface. 		</li> 	     </ol> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="fig_21A389A3B7B34DF2805F9613AEE4EA11"><span class="figcap">Speed Change Sequence </span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="image_945825C3239C45DE87C48F1CBC7AA4D6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706926279.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706927774">
          <h1>
          
            Gen3 Transmitter Electrical Idle Generation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In the PIPE 3.0-based interface, you can place the transmitter in		electrical idle during low power states. Before the transmitter enters		electrical idle, you must send the Electrical Idle ordered set, consisting		of 16 symbols with value 0x66. During electrical idle, the transmitter		differential and common mode voltage levels are based on the 		<em class="ph i">            PCIe* Base Specification 3.0</em>. 	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706928195">
          <h1>
          
            Gen3 Clock Compensation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706928195__section_A0FCB7052FE344BBBB6E76EB3A09D0BB"> 		       <p class="p">Enable this mode from the Parameter Editor when using the Gen3		  PIPE transceiver configuration rule. 		</p> 		       <div class="p"> To accommodate PCIe* protocol requirements and to compensate for clock		  frequency differences of up to Â±300 ppm between source and termination		  equipment, receiver channels have a rate match FIFO. The rate match FIFO adds		  or deletes four SKP characters (32 bits) to keep the FIFO from becoming empty		  or full. If the rate match FIFO is almost		  full, the FIFO deletes four SKP characters. If the rate match FIFO is nearly		  empty, the FIFO inserts a SKP character at the start of the next available SKP		  ordered set. The <samp class="ph codeph">pipe_rx_status [2:0]</samp> signal indicates FIFO full, empty, insertion and deletion. 		  <div class="note note" id="nik1398706928195__note_N10029_N1001E_N10011_N1000E_N10001"><span class="notetitle">Note:</span> Refer to the Gen1 and Gen2 Clock Compensation section for			 waveforms. 		  </div> 		       </div> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706922713">Gen1 and Gen2 Clock Compensation</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706929355">
          <h1>
          
            Gen3 Power State Management 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PCIe* base specification defines low power states for PHY layer		devices to minimize power consumption. The Gen3 PCS does not implement these		power saving measures, except when placing the transmitter driver in electrical		idle in the low power state. In the P2 low power state, the transceivers do		not disable the PIPE block clock. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706929355__fig_71280853BCAF4698BBB390F2B3BF6F03"><span class="figcap"><span class="enumeration fig-enumeration">Figure 99.&nbsp;</span>P1 to P0 Transition</span><span class="desc figdesc">The figure below shows the transition from P1 to P0 with completion		  provided by 		  <samp xmlns="" class="ph codeph">pipe_phy_status</samp>. 		</span><div class="figbody">		       		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706929355__image_22D7DA38119A400AAC9EAC4C87297631" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706928585.svg" type="image/svg+xml"></embed></div><br xmlns="">	     </div></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706929729">
          <h1>
          
            CDR Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">      <div class="p">The CDR control block performs the following functions: <ul class="ul">            <li class="li">Controls the PMA CDR to obtain bit and symbol alignment</li>            <li class="li">Controls the PMA CDR to deskew within the allocated time</li>            <li class="li">Generates status signals for other PCS blocks</li>         </ul>The PCIe* base specification requires that the receiver L0s power state exit time be a maximum of 4 ms for Gen1, 2 ms for Gen2, and 4 ms for Gen3 signaling rates. The transceivers have an improved CDR control block to accommodate fast lock times. Fast lock times are necessary for the CDR to relock to the new multiplier/divider settings when entering or exiting Gen3 speeds.</div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706930998">
          <h1>
          
            Gearbox 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706930998__section_38C7EC34C7174C389555F50D55D4DAE8"> 		       <p class="p"> As per the PIPE 3.0 specification, for every 128 bits that are moved across the		  Gen3 PCS, the PHY must transmit 130 bits of data. <span class="keyword">Intel</span> uses the 		  <samp class="ph codeph">pipe_tx_data_valid</samp> signal every 16 blocks of data to		  transmit the built-up backlog of 32 bits of data. 		</p> 		       <p class="p"> The 130-bit block is received as follows in the 32-bit data path: 34		  (32+2-bit sync header), 32, 32, 32. During the first cycle, the gearbox converts		  the 34-bit input data to 32-bit data. During the next three clock cycles, the		  gearbox merges bits from adjacent cycles. For the gearbox to work		  correctly, a gap must be provided in the data for every 16 shifts because each shift		  contains two extra bits for converting the initial 34 bits to 32 bits in the gearbox. After 16		  shifts, the gearbox has an extra 32 bits of data that are transmitted out. This requires a gap in the input data stream, which is achieved by		  driving 		  <samp class="ph codeph">pipe_tx_data_valid</samp> low for one cycle after every 16		  blocks of data.		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706930998__fig_BFD3FD2F21D04FE2AC37DB33C8002D43"><span class="figcap"><span class="enumeration fig-enumeration">Figure 100.&nbsp;</span>Gen3 Data Transmission</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706930998__image_460607427C7646FE8E64181D33E56FBA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706930119.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706937450">
          <h1>
          
            How to Connect TX PLLs for PIPE Gen1, Gen2, and Gen3 Modes 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706937450__section_7B6205D1796F49B5A1E14EF1CE44C7F6"> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_54B29F57147744A799E754FD490B82AA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 101.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2 x1 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_E094B3A41AF145309EF472D5FB99F7EE" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706931341.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_68863A8E36354AED9F1D0E70A727A815"><span class="figcap"><span class="enumeration fig-enumeration">Figure 102.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2 x4 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_CD4909B981A046FB9160CC201ED587BB" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706932321.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_C455681A2D124E2299909F8F258CC05C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 103.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2 x8 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_B5A1154ADB9F4A7AAE49F271623FBC84" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706933542.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_90E391C90A3043C688054828F1487962"><span class="figcap"><span class="enumeration fig-enumeration">Figure 104.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x1 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_0CA36AA02DA4462D882488273C58A2B7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706934455.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_9CA400FBE24C420CA1B7C9B0E89D6BEE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 105.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x4 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_F216FB2424004EE8A77B6D66C787CCF3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706935504.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706937450__fig_D0759839ED264905BFED19E1DC127437"><span class="figcap"><span class="enumeration fig-enumeration">Figure 106.&nbsp;</span>Use ATX PLL or fPLL for Gen1/Gen2/Gen3 x8 Mode</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706937450__image_A15DFDCBF9E745C9BB159B44FFCE641C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706936509.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div>   </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951742" title="For more information about implementing clock configurations and configuring PLLs.">Using PLLs and Clock Networks</a></div><div><a class="link" href="http://www.alterawiki.com/wiki/Arria_10_Transceiver_PHY_Design_Examples" target="_blank" title="For more information about the PLL configuration for PCIe.">PIPE Design Example 		</a></div><div><a class="link" href="#nik1398706949897" title="For more information about ATX PLL placement restrictions">Transmit PLL recommendation based on Data rates</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706940880">
          <h1>
          
            How to Implement PCI Express (PIPE) in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398706940880__prereq_436CC9CA61774E32977CEFD9FEB48380"> 		       <p class="p"> You must be familiar with the Standard PCS architecture, Gen3		  PCS architecture, PLL architecture, and the reset controller before implementing		  the PCI Express protocol. 		</p> 	     </div> 	     <div class="section context" id="nik1398706940880__context_EB242EA982844AD6AA6E066FD920C715">			      <ol class="ol" id="nik1398706940880__ol_2F9637F1B9DA489F9003F2F626DF4620">				        <li class="li" id="nik1398706940880__li_43D46408DE0F426FB90EA04A32957E2A"> Go to the IP Catalog					and select the <strong class="ph b">Arria 10 Transceiver Native PHY IP Core</strong>.					Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a> for more details. </li>				        <li class="li" id="nik1398706940880__li_BB8080FDB16B4FE3AEE11C833D9101B5"> Select <strong class="ph b">Gen1/Gen2/Gen3 PIPE</strong> from the <strong class="ph b">Arria 10						Transceiver configuration rules</strong> list, located under <strong class="ph b">Datapath Options</strong>. </li>				        <li class="li" id="nik1398706940880__li_C6DB7CCC188C4BA18CC74A6636717E16"> Use the parameter					values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886">Transceiver Native PHY IP Parameters for PCI Express Transceiver						Configurations Rules</a> as a starting point. Alternatively, you can use						<strong class="ph b">						            <em class="ph i">Arria 10 Transceiver Native PHY Presets</em>					          </strong>. You can then modify the settings to meet your specific requirements. </li>				        <li class="li" id="nik1398706940880__li_B1F0D606D4DB471A8503D9FDBBEC2AC1"> Click <strong class="ph b">Finish</strong> to generate the Native PHY IP (this is your RTL					file). </li>				        <li class="li" id="nik1398706940880__li_74FBD07DFED1473DBB66889EF2C2AFEB"> Instantiate and					configure your PLL. </li>				        <li class="li" id="nik1398706940880__li_D7724554C149433C8A5801BFECCBCD5A"> Create a transceiver reset					controller. You can use your own reset controller or use the Transceiver PHY					Reset Controller. </li>				        <li class="li" id="nik1398706940880__li_A8A8B2CA5A98408E9D8F5EC202819047"> Connect the Native PHY IP to the					PLL IP core and the reset controller. Use the information in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706939440">Transceiver Native PHY IP Ports for PCI Express Transceiver Configuration						Rules</a> to connect the ports. </li>				        <li class="li">Simulate your design to verify its functionality. </li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706940880__fig_F79EC96DC1BD4D88ACC3E7F7F2E6B5D2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 107.&nbsp;</span> Connection Guidelines for a PIPE Gen3 Design</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706940880__image_10BA7C88D8EC4F05B4866F5D9C0FACED" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706940080.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p">            <strong class="ph b">Recommendations:</strong>         </p>			      <p class="p">            <span class="keyword">Intel</span> recommends that you not reset the PLL and				channels (TX and RX) when using the PIPE mode of Native PHY. This is to avoid				resetting the Auto Speed Negotiation (ASN) block in the PCS.</p>		    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706949897" title="For information about PLL architecture and implementation details.">PLLs</a></div><div><a class="link" href="#nik1398706947370">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="#nik1398706951368" title="For information about the Reset controller and implementation details.">Resetting Transceiver Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706937886">
          <h1>
          
            Native PHY IP Parameter Settings for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706937886__section_52EC647CC7064ADF8F6FADB590E40893">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706937886__table_40E65B4A876D4388BACA2CC7656AFE37" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 185. &nbsp;</span>Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2, Gen3					Modes</span></span><span class="desc tabledesc">This section contains the recommended parameter values for					this protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver						Native PHY IP Core</em> for the full range of parameter values.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d172485e173" valign="top" width="28.695652173913043%"> </th>							              <th class="entry" id="d172485e176" valign="top" width="24.782608695652172%">Gen1 PIPE </th>							              <th class="entry" id="d172485e179" valign="top" width="24.782608695652172%">Gen2 PIPE </th>							              <th class="entry" id="d172485e182" valign="top" width="21.73913043478261%">Gen3 PIPE </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d172485e173 d172485e176 d172485e179 d172485e182 " valign="middle">                        <strong class="ph b">Parameter</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Message level for								rule violations </td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Error </td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Error </td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Error </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" colspan="4" headers="d172485e173 d172485e176 d172485e179 d172485e182 " valign="middle">                        <strong class="ph b">Common PMA Options</strong>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">VCCR_GXB and								VCCT_GXB supply voltage for the Transceiver</td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Gen1: 1_1V, 1_0V,								0_9V</td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Gen2: 1_1V, 1_0V,								0_9V</td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Gen3: 1_1V, 1_0V,								0_9V</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Transceiver link								type</td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Gen1:								sr,lr</td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Gen2:								sr,lr</td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Gen3:								sr,lr</td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e173 d172485e176 d172485e179 d172485e182 " valign="middle">                        <strong class="ph b">Datapath Options</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Transceiver								configuration rules</td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Gen1 PIPE</td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Gen2 PIPE</td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Gen3 PIPE</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">PMA configuration								rules</td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Basic</td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Basic</td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Basic</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Transceiver mode </td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">TX / RX Duplex </td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">TX / RX Duplex </td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">TX / RX Duplex							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Number of data								channels </td>							              <td class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">								                <p class="p">Gen1 x1: 1 channel </p>								                <p class="p">Gen1 x2: 2 channels </p>								                <p class="p">Gen1 x4: 4 channels </p>								                <p class="p">Gen1 x8: 8 channels </p>							              </td>							              <td class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">								                <p class="p">Gen2 x1: 1 channel </p>								                <p class="p">Gen2 x2: 2 channels </p>								                <p class="p">Gen2 x4: 4 channels </p>								                <p class="p">Gen2 x8: 8 channels </p>							              </td>							              <td class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">								                <p class="p">Gen3 x1: 1 channel </p>								                <p class="p">Gen3 x2: 2 channels </p>								                <p class="p">Gen3 x4: 4 channels </p>								                <p class="p">Gen3 x8: 8 channels </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Data rate </td>							              <td align="center" class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">2.5 Gbps </td>							              <td align="center" class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">5								Gbps </td>							              <td align="center" class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">5									Gbps<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_40" name="fnsrc_40"><sup>40</sup></a>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Enable datapath								and interface reconfiguration</td>							              <td align="center" class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Optional</td>							              <td align="center" class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Optional</td>							              <td align="center" class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Optional</td>						            </tr>						            <tr class="row" valign="middle">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Enable simplified								data interface </td>							              <td align="center" class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Optional <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_2121"><sup><span class="enumeration fn-enumeration">41</span></sup></a>                     </td>							              <td align="center" class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Optional <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_2121"><sup><span class="enumeration fn-enumeration">41</span></sup></a>                     </td>							              <td align="center" class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Optional <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_2121"><sup><span class="enumeration fn-enumeration">41</span></sup></a>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e173 " valign="middle" width="28.695652173913043%">Provide separate								interface for each channel</td>							              <td align="center" class="entry" headers="d172485e176 " valign="middle" width="24.782608695652172%">Optional</td>							              <td align="center" class="entry" headers="d172485e179 " valign="middle" width="24.782608695652172%">Optional</td>							              <td align="center" class="entry" headers="d172485e182 " valign="middle" width="21.73913043478261%">Optional</td>						            </tr>					          </tbody>				        </table></div>			      			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706937886__table_F744D33E3E16458295B5118116CF2036" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 186. &nbsp;</span>Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2,					Gen3 Modes - TX PMA</span></span><span class="desc tabledesc">This section contains the recommended parameter values for					this protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver						Native PHY IP Core</em> for the full range of parameter values.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d172485e479" valign="top" width="35.06224066390041%"> </th>							              <th class="entry" id="d172485e482" valign="top" width="21.369294605809127%">Gen1 PIPE </th>							              <th class="entry" id="d172485e485" valign="top" width="22.821576763485478%">Gen2 PIPE </th>							              <th class="entry" id="d172485e488" valign="top" width="20.746887966804977%">Gen3 PIPE </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e479 d172485e482 d172485e485 d172485e488 " valign="middle">                        <strong class="ph b">TX Bonding Options</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> TX channel								bonding mode </td>							              <td class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">								                <p class="p">Nonbonded (x1)</p>								                <p class="p"> PMA &amp; PCS Bonding </p>							              </td>							              <td class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">								                <p class="p">Nonbonded (x1)</p>								                <p class="p"> PMA &amp; PCS Bonding </p>							              </td>							              <td class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">								                <p class="p">Nonbonded (x1)</p>								                <p class="p">PMA &amp; PCS Bonding </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> PCS TX channel								bonding master </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Auto                         <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_1"><sup><span class="enumeration fn-enumeration">42</span></sup></a>                     </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Auto <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_1"><sup><span class="enumeration fn-enumeration">42</span></sup></a>                     </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Auto <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706937886__fn_1"><sup><span class="enumeration fn-enumeration">42</span></sup></a>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Default PCS TX								channel bonding master </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">								                <p class="p">Gen1 x1: 0 </p>								                <p class="p">Gen1 x2: 1 </p>								                <p class="p">Gen1 x4: 2 </p>								                <p class="p">Gen1 x8: 4 </p>							              </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">								                <p class="p">Gen1 x1: 0 </p>								                <p class="p">Gen1 x2: 1 </p>								                <p class="p">Gen1 x4: 2 </p>								                <p class="p">Gen1 x8: 4 </p>							              </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">								                <p class="p">Gen1 x1: 0 </p>								                <p class="p">Gen1 x2: 1 </p>								                <p class="p">Gen1 x4: 2 </p>								                <p class="p">Gen1 x8: 4 </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e479 d172485e482 d172485e485 d172485e488 " valign="middle">                        <strong class="ph b">TX PLL Options</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> TX local clock								division factor </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">1</td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">1</td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">1							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Number of TX PLL								clock inputs per channel</td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">1 </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">1 </td>							              <td class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%"> Gen3 x1: 2 <p class="p"> All other modes: 1 </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="top" width="35.06224066390041%">Initial TX PLL clock input								selection </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">0</td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">0</td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Gen1 / Gen2 clock connection should be used for Initial clock input								selection in Gen3x1<p class="p">All other modes: 0								</p>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e479 d172485e482 d172485e485 d172485e488 " valign="top">                        <strong class="ph b">TX PMA Optional Ports</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%">Enable <samp class="ph codeph">tx_analog_reset_ack </samp> port</td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Optional</td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Optional</td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Optional</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_clkout</samp> port</td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Optional</td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Optional</td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Optional</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_div_clkout </samp>port </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Optional </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Optional </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%">								                <samp class="ph codeph">tx_pma_div_clkout </samp>division factor </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Optional </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Optional </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_elecidle </samp>port</td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_qpipullup </samp>port (QPI) </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%">Enable <samp class="ph codeph">tx_pma_qpipulldn </samp>port (QPI)</td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_txdetectrx </samp>port (QPI) </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%"> Enable <samp class="ph codeph">tx_pma_rxfound</samp> port (QPI) </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e479 " valign="middle" width="35.06224066390041%">Enable <samp class="ph codeph">rx_seriallpbken</samp> port </td>							              <td align="center" class="entry" headers="d172485e482 " valign="middle" width="21.369294605809127%">Off </td>							              <td align="center" class="entry" headers="d172485e485 " valign="middle" width="22.821576763485478%">Off </td>							              <td align="center" class="entry" headers="d172485e488 " valign="middle" width="20.746887966804977%">Off </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706937886__table_2B85B865EE044445B1880F5BEAC58433" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 187. &nbsp;</span>Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2,					Gen3 Modes - RX PMA</span></span><span class="desc tabledesc">This section contains the recommended parameter values for					this protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver						Native PHY IP Core</em> for the full range of parameter values.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d172485e899" valign="top" width="34.831460674157306%"> </th>							              <th class="entry" id="d172485e902" valign="top" width="23.314606741573034%">Gen1 PIPE </th>							              <th class="entry" id="d172485e905" valign="top" width="23.59550561797753%">Gen2 PIPE </th>							              <th class="entry" id="d172485e908" valign="top" width="18.258426966292138%">Gen3 PIPE </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e899 d172485e902 d172485e905 d172485e908 " valign="middle">                        <strong class="ph b">RX CDR Options</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Number of CDR								reference clocks </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">1 </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">1 </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">1							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Selected CDR								reference clock </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">0 </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">0 </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">0							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Selected CDR								reference clock frequency </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">								100, 125 MHz </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">								100, 125 MHz </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">								100, 125 MHz</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> PPM detector								threshold </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">1000 </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">1000</td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">1000</td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e899 d172485e902 d172485e905 d172485e908 " valign="middle">                        <strong class="ph b">Equalization</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">CTLE adaptation mode<div class="note note" id="nik1398706937886__note_N106CF_N106C9_N106C6_N10617_N105DB_N105C8_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Triggered adaptation mode is used only for PCIe*									Gen3.</div>                     </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Manual / Triggered</td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Manual / Triggered</td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Manual / Triggered</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> DFE adaptation								mode </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Disabled</td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Disabled </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Disabled</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">Number of fixed								dfe taps</td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">NA</td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">NA</td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">NA</td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e899 d172485e902 d172485e905 d172485e908 " valign="middle">                        <strong class="ph b">RX PMA Optional Ports</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">Enable <samp class="ph codeph">rx_analog_reset_ack</samp> port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">Enable <samp class="ph codeph">rx_pma_clkout</samp> port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional</td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional</td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_pma_div_clkout </samp>port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">								                <samp class="ph codeph">rx_pma_div_clkout </samp>division factor </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_pma_clkslip</samp> port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_pma_qpipulldn </samp>port (QPI) </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Off </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Off </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_is_lockedtodata </samp>port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_is_lockedtoref </samp> port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable <samp class="ph codeph">rx_set_locktodata</samp> and <samp class="ph codeph">rx_set_locktoref</samp> ports </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%">Enable <samp class="ph codeph">rx_seriallpbken</samp> port </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e899 " valign="middle" width="34.831460674157306%"> Enable PRBS								Verifier Control and Status ports </td>							              <td align="center" class="entry" headers="d172485e902 " valign="middle" width="23.314606741573034%">Optional </td>							              <td align="center" class="entry" headers="d172485e905 " valign="middle" width="23.59550561797753%">Optional </td>							              <td align="center" class="entry" headers="d172485e908 " valign="middle" width="18.258426966292138%">Optional </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706937886__table_DDABA0088DDD4A5393A66A9474FD505E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 188. &nbsp;</span>Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2,					Gen3 Modes - Standard PCS</span></span><span class="desc tabledesc">This section contains the recommended parameter values for					this protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver						Native PHY IP Core</em> for the full range of parameter values.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d172485e1283" valign="top" width="34.80392156862745%">Parameter </th>							              <th class="entry" id="d172485e1286" valign="top" width="23.284313725490193%">Gen1 PIPE </th>							              <th class="entry" id="d172485e1289" valign="top" width="23.651960784313726%">Gen2 PIPE </th>							              <th class="entry" id="d172485e1292" valign="top" width="18.259803921568626%">Gen3 PIPE </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Standard PCS configurations</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%"> Standard PCS /								PMA interface width </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">10 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">10 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">10<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_43" name="fnsrc_43"><sup>43</sup></a>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">FPGA Fabric /								Standard TX PCS interface width </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">8,								16 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">16 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">32							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">FPGA Fabric /								Standard RX PCS interface width </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">8,								16 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">16 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">32							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable Standard								PCS low latency mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Standard PCS FIFO</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">TX FIFO mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">                        <samp class="ph codeph">low_latency</samp>							              </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">                        <samp class="ph codeph">low_latency</samp>							              </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">                        <samp class="ph codeph">low_latency</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX FIFO mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">                        <samp class="ph codeph">low_latency</samp>							              </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">                        <samp class="ph codeph">low_latency</samp>							              </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">                        <samp class="ph codeph">low_latency</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">tx_std_pcfifo_full</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">tx_std_pcfifo_empty</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_pcfifo_full</samp> port</td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_pcfifo_empty</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Byte Serializer and Deserializer</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">TX byte								serializer mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Disabled, Serialize x2 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Serialize x2 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Serialize x4 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX byte								deserializer mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Disabled, Serialize x2 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Serialize x2 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Deserialize x4 </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">8B/10B Encoder and Decoder</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX 8B/10B								encoder </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX 8B/10B								disparity control </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable RX 8B/10B								decoder </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Rate Match FIFO</strong>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Rate Match FIFO								mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">PIPE, PIPE 0ppm </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">PIPE, PIPE 0ppm </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">PIPE, PIPE 0ppm </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX rate match								insert / delete -ve pattern (hex) </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">0x0002f17c (K28.5/K28.0/)</td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">0x0002f17c (K28.5/K28.0/)</td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">0x0002f17c (K28.5/K28.0/) </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX rate match								insert / delete +ve pattern (hex) </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">0x000d0e83 (K28.5/K28.0/) </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">0x000d0e83 (K28.5/K28.0/) </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">0x000d0e83 (K28.5/K28.0/) </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_rmfifo_full</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_rmfifo_empty</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">                        PCI Express* Gen 3								rate match FIFO mode</td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Bypass</td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Bypass</td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">600</td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Word Aligner and Bit Slip</strong>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX bit								slip </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">tx_std_bitslipboundarysel </samp>port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX word aligner								mode </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Synchronous State Machine </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Synchronous State Machine </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Synchronous State Machine </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX word aligner								pattern length </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">10 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">10 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">10							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">RX word aligner								pattern (hex) </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">0x0000 00000000017c (/K28.5/)</td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">0x0000 00000000017c (/K28.5/)</td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">0x0000 00000000017c(/K28.5/)</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Number of word								alignment patterns to achieve sync </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">3 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">3 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">3							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Number of invalid								data words to lose sync </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">16 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">16 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">16							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Number of valid								data words to decrement error count </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">15 </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">15 </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">15							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_wa_patternalign</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_wa_a1a2size</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_bitslipboundarysel </samp>port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_bitslip</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Bit Reversal and Polarity Inversion</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX bit								reversal </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX byte								reversal </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable TX								polarity inversion </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">tx_polinv</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable RX bit								reversal </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_bitrev_ena</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable RX byte								reversal </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_byterev_ena</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable RX								polarity inversion</td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_polinv</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Off </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable <samp class="ph codeph">rx_std_signaldetect</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Optional </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Optional </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Optional </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">PCIe Ports</strong>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable PCIe								dynamic datarate switch ports </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled</td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable PCIe									<samp class="ph codeph">pipe_hclk_in</samp> and <samp class="ph codeph">pipe_hclk_out</samp> ports </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable PCIe Gen3								analog control ports </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Off </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Off </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable PCIe								electrical idle control and status ports </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable PCIe									<samp class="ph codeph">pipe_rx_polarity</samp> port </td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Enabled </td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Enabled </td>						            </tr>						            <tr class="row">							              <td class="entry" colspan="4" headers="d172485e1283 d172485e1286 d172485e1289 d172485e1292 " valign="middle">                        <strong class="ph b">Dynamic reconfiguration</strong>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d172485e1283 " valign="middle" width="34.80392156862745%">Enable dynamic								reconfiguration</td>							              <td align="center" class="entry" headers="d172485e1286 " valign="middle" width="23.284313725490193%">Disabled</td>							              <td align="center" class="entry" headers="d172485e1289 " valign="middle" width="23.651960784313726%">Disabled</td>							              <td align="center" class="entry" headers="d172485e1292 " valign="middle" width="18.259803921568626%">Disabled</td>						            </tr>					          </tbody>				        </table></div>			      <div class="note note" id="nik1398706937886__note_N1151B_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The signals in the				left-most column are automatically mapped to a subset of a 128-bit <samp class="ph codeph">tx_parallel_data</samp> word when the Simplified Interface is				enabled.</div>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706941301">How to Place Channels for PIPE Configurations</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706939440__table_7663AE94B36A4BEC9CFEB44832B6337F" title="This section contains the recommended settings for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Bit Mappings When the Simplified Interface Is Disabled</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_40" name="fntarg_40"><sup>40</sup></a>  									                  <p xmlns="" class="p">The PIPE is configured in Gen1/Gen2 during										Power Up. Gen3 PCS is configured for 8 Gbps.</p>								                </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706937886__fn_2121"><sup>41</sup></a>  Refer to <a class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706939440__table_7663AE94B36A4BEC9CFEB44832B6337F" title="This section contains the recommended settings for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Table 192</a> for bit settings when simplified data interface is enabled.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706937886__fn_1"><sup>42</sup></a>  Setting this parameter is placement-dependent.									In AUTO mode, the Native PHY IP Parameter Editor									selects									the middle-most channel of the configuration as the default PCS									TX channel bonding master. You must ensure that this selected									channel is physically placed as Ch1 or Ch4 of the transceiver									bank. Else, use the manual selection for the PCS TX channel									bonding master to select a channel that can be physically placed									as Ch1 or Ch4 of the transceiver bank. Refer to section How to									place channels for PIPE configurations for more									details.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_43" name="fntarg_43"><sup>43</sup></a>  The PIPE is configured in Gen1/Gen2									during Power Up. Gen3 PCS is configured for PCS/PMA width of									32.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1442433971789">
          <h1>
          
            fPLL IP Parameter Core Settings for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1442433971789__table_n4x_j2q_bt" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 189. &nbsp;</span>Parameter Settings for Arria 10 fPLL IP core in PIPE Gen1, Gen2,				Gen3 modes</span></span><span class="desc tabledesc">This section contains the recommended parameter values for this				protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native PHY IP					Core</em> for the full range of parameter values.</span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d180748e171" valign="top" width="25%">Parameter</th>						            <th class="entry" id="d180748e174" valign="top" width="25%">Gen1 PIPE</th>						            <th class="entry" id="d180748e177" valign="top" width="25%">Gen2 PIPE</th>						            <th class="entry" id="d180748e180" valign="top" width="25%">Gen3 PIPE (For Gen1/Gen2 speeds)</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">PLL</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">General</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">fPLL mode</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Transceiver</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Transceiver</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Transceiver</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Protocol Mode</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     PCIe* Gen 1</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">PCIe Gen 2</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">PCIe Gen 2</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Message level for rule violation</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Error</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Error</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Error</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Number of PLL reference clocks</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">1</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">1</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">1</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Selected reference clock source</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">0</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">0</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">0</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable fractional mode</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable manual counter configuration</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable ATX to fPLL cascade clock input port</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Settings</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Bandwidth</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Low, Medium, High</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Low, Medium, High</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Low, Medium, High</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Feedback</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Operation mode</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Direct</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Direct</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Direct</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Output								frequency</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Transceiver usage</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">PLL output frequency</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">250oMHz</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">2500MHz</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">2500MHz</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">PLL datarate</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">2500Mbps</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">5000Mbps</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">5000Mbps</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">PLL integer reference clock frequency</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">100 MHz, 125 MHZ</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">100 MHz, 125 MHZ</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">100 MHz, 125 MHZ</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Master								Clock Generation Block (MCGB)</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Include master clock generation block</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">Disable for x1 </p> Enable for							x2, x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">Disable for x1 </p> Enable for							x2, x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">Disable for x1 </p> Disable for							x2, x4, x8 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Clock division factor</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> 1 for x2, x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> 1 for x2, x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1 </p>N/A for x2, x4,							x8 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable x6/xN non-bonded high-speed clock output							port</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> Disable for x2,							x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> Disable for x2,							x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> N/A for x2,x4,							x8 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable PCIe clock switch interface</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> Disable for x2,							x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1</p> Enable for x2,							x4, x8</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1</p> N/A for x2, x4,							x8</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Number of auxiliary MCGB clock input ports</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> 0 for x2, x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 </p> 0 for x2, x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1</p> N/A for x2, x4,							x8</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">MCGB input clock frequency</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">1250MHz</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">2500MHz</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">2500MHz</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">MCGB output data rate</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">2500Mbps</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">5000Mbps</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">5000Mbps</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Bonding</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable bonding clock output ports</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> Enable for							x2, x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> Enable for							x2, x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1</p> N/A for x2, x4,							x8 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable feedback compensation bonding</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> Disable							for x2, x4, x8 </td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> Disable							for x2, x4, x8 </td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1</p> N/A for x2, x4,							x8</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">PMA interface width</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> 10 for x2,							x4, x8</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">                     <p class="p">N/A for x1 design</p> 10 for x2,							x4, x8</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">                     <p class="p">N/A for x1</p> N/A for x2, x4,							x8</td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Dynamic Reconfiguration</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable dynamic reconfiguration</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable Altera Debug Master Endpoint</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Disable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Separate avmm_busy from reconfig_waitrequest</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Optional Reconfiguration Logic</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable capability registers</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Set user-defined IP identifier</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Enable control and status registers</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Configuration Files</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Configuration file prefix</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Generate SystemVerilog package file</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Generate C Header file</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Generate MIF (Memory Initialize file)</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">N/A</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d180748e171 d180748e174 d180748e177 d180748e180 " valign="top">                     <strong class="ph b">Generation Options</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d180748e171 " valign="top" width="25%">Generate parameter documentation file</td>						            <td class="entry" headers="d180748e174 " valign="top" width="25%">Enable</td>						            <td class="entry" headers="d180748e177 " valign="top" width="25%">Enable</td>						            <td class="entry" headers="d180748e180 " valign="top" width="25%">Enable</td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1442437223542">
          <h1>
          
            ATX PLL IP Parameter Core Settings for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1442437223542__table_ptb_hxm_ht" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 190. &nbsp;</span>Parameters for Arria 10 ATX PLL IP core in PIPE Gen1, Gen2, Gen3				modes </span></span><span class="desc tabledesc">This section contains the recommended parameter values for this				protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native PHY IP					Core</em> for the full range of parameter values.</span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d183799e171" valign="top">Parameter</th>						            <th class="entry" id="d183799e174" valign="top">Gen1 PIPE</th>						            <th class="entry" id="d183799e177" valign="top">Gen2 PIPE</th>						            <th class="entry" id="d183799e180" valign="top">Gen3 PIPE (For Gen3 speed)</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">PLL</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">General</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Message level for rule violations</td>						            <td class="entry" headers="d183799e174 " valign="top">Error</td>						            <td class="entry" headers="d183799e177 " valign="top">Error</td>						            <td class="entry" headers="d183799e180 " valign="top">Error</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Protocol Mode</td>						            <td class="entry" headers="d183799e174 " valign="top">                     PCIe* Gen 1</td>						            <td class="entry" headers="d183799e177 " valign="top">PCIe Gen 2</td>						            <td class="entry" headers="d183799e180 " valign="top">PCIe Gen 3</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Bandwidth</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">Low, medium, high</p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">Low, medium, high</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">Low, medium, high</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Number of PLL reference clocks</td>						            <td class="entry" headers="d183799e174 " valign="top">1</td>						            <td class="entry" headers="d183799e177 " valign="top">1</td>						            <td class="entry" headers="d183799e180 " valign="top">1</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Selected reference clock source</td>						            <td class="entry" headers="d183799e174 " valign="top">0</td>						            <td class="entry" headers="d183799e177 " valign="top">0</td>						            <td class="entry" headers="d183799e180 " valign="top">0</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Ports</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Primary PLL clock output buffer</td>						            <td class="entry" headers="d183799e174 " valign="top">GX clock output buffer</td>						            <td class="entry" headers="d183799e177 " valign="top">GX clock output buffer</td>						            <td class="entry" headers="d183799e180 " valign="top">GX clock output buffer</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable PLL GX clock output port</td>						            <td class="entry" headers="d183799e174 " valign="top">Enable</td>						            <td class="entry" headers="d183799e177 " valign="top">Enable</td>						            <td class="entry" headers="d183799e180 " valign="top">Enable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable PLL GT clock output port</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable PCIe clock output port <span class="ph uicontrol">pll_pcie_clk</span>                  </td>						            <td class="entry" headers="d183799e174 " valign="top">Enable</td>						            <td class="entry" headers="d183799e177 " valign="top">Enable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable (Use the <span class="ph uicontrol">pll_pcie_clk output</span> port from the fPLL to drive the							hclk)</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable ATX to fPLL cascade clock output port</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Output Frequency</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">PLL output frequency</td>						            <td class="entry" headers="d183799e174 " valign="top">2500MHz</td>						            <td class="entry" headers="d183799e177 " valign="top">2500MHz</td>						            <td class="entry" headers="d183799e180 " valign="top">4000MHz</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">PLL output datarate</td>						            <td class="entry" headers="d183799e174 " valign="top">2500Mbps</td>						            <td class="entry" headers="d183799e177 " valign="top">5000Mbps</td>						            <td class="entry" headers="d183799e180 " valign="top">8000Mbps</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable fractional mode</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">PLL integer reference clock frequency</td>						            <td class="entry" headers="d183799e174 " valign="top">100MHz, 125MHZ</td>						            <td class="entry" headers="d183799e177 " valign="top">100MHz, 125MHZ</td>						            <td class="entry" headers="d183799e180 " valign="top">100MHz, 125MHZ</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Configure counters manually</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Multiple factor (M counter)</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Divide factor (N counter)</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Divide factor (L counter)</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Master Clock Generation Block</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">MCGB</td>						            <td class="entry" headers="d183799e174 " valign="top"> </td>						            <td class="entry" headers="d183799e177 " valign="top"> </td>						            <td class="entry" headers="d183799e180 " valign="top"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Include master clock generation block</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">Disable for x1 </p>							              <p class="p">Enable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">Disable for x1 </p>							              <p class="p">Enable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">Disable for x1</p>							              <p class="p">Enable for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Clock division factor</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">1 for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">1 for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">1 for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable x6/xN non-bnded high speed clock output							port</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">Disable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">Disable for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">Disable for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable PCIe clock switch interface</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">Disable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">Enable for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">Enable for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Number of auxiliary MCGB clock input ports</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">0 for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">0 for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">1 for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">MCGB input clock frequency</td>						            <td class="entry" headers="d183799e174 " valign="top">1250 MHz</td>						            <td class="entry" headers="d183799e177 " valign="top">2500 MHz</td>						            <td class="entry" headers="d183799e180 " valign="top">4000 MHz</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">MCGB output data rate</td>						            <td class="entry" headers="d183799e174 " valign="top">2500 Mbps</td>						            <td class="entry" headers="d183799e177 " valign="top">5000 Mbps</td>						            <td class="entry" headers="d183799e180 " valign="top">8000 Mbps</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Bonding</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable bonding clock output ports</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">Enable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1 </p>							              <p class="p">Enable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">Enable for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable feedback compensation bonding</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 design</p>							              <p class="p">Disable for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1 design</p>							              <p class="p">Disable for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">Disable for x1</p>							              <p class="p">Disable for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">PMA interface width</td>						            <td class="entry" headers="d183799e174 " valign="top">							              <p class="p">N/A for x1 design</p>							              <p class="p">10 for x2, x4, x8 </p>						            </td>						            <td class="entry" headers="d183799e177 " valign="top">							              <p class="p">N/A for x1 design</p>							              <p class="p">10 for x2, x4, x8</p>						            </td>						            <td class="entry" headers="d183799e180 " valign="top">							              <p class="p">N/A for x1</p>							              <p class="p">10 for x2, x4, x8</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Dynamic Reconfiguration</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable dynamic reconfiguration</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable Altera Debug Master Endpoint</td>						            <td class="entry" headers="d183799e174 " valign="top">Disable</td>						            <td class="entry" headers="d183799e177 " valign="top">Disable</td>						            <td class="entry" headers="d183799e180 " valign="top">Disable</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Separate avmm_busy from reconfig_waitrequest</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Optional Reconfiguration Logic</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable capability registers</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Set user-defined IP identifier</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Enable control and status registers</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Configuration Files</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Configuration file prefix</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Generate SystemVerilog package file</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Generate C Header file</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Generate MIF (Memory Initialize file)</td>						            <td class="entry" headers="d183799e174 " valign="top">N/A</td>						            <td class="entry" headers="d183799e177 " valign="top">N/A</td>						            <td class="entry" headers="d183799e180 " valign="top">N/A</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="4" headers="d183799e171 d183799e174 d183799e177 d183799e180 " valign="top">                     <strong class="ph b">Generation Options</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d183799e171 " valign="top">Generate parameter documentation file</td>						            <td class="entry" headers="d183799e174 " valign="top">Enable</td>						            <td class="entry" headers="d183799e177 " valign="top">Enable</td>						            <td class="entry" headers="d183799e180 " valign="top">Enable</td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706939440">
          <h1>
          
            Native PHY IP Ports for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706939440__section_52EC647CC7064ADF8F6FADB590E40893">         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706939440__fig_7DA67C679D164C3B84630C2A45BC67AE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 108.&nbsp;</span>Signals and Ports of Native PHY IP for PIPE</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706939440__image_9707E8EAC0AA4179A119451A3E5603AA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706938449.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706939440__table_B702DA2AFD2A4647984F28EB6EF687A5" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 191. &nbsp;</span> Ports for Arria 10 Transceiver Native PHY in PIPE					Mode</span></span><span class="desc tabledesc">This section contains the recommended settings for this					protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native						PHY IP Core</em> for the full range of parameter settings.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d187028e161" valign="top" width="26.45502645502646%">Port </th>							              <th align="center" class="entry" id="d187028e164" valign="top" width="10.582010582010582%">Direction </th>							              <th align="center" class="entry" id="d187028e167" valign="top" width="24.761904761904763%">Clock Domain </th>							              <th align="center" class="entry" id="d187028e170" valign="top" width="38.2010582010582%">Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" colspan="4" headers="d187028e161 d187028e164 d187028e167 d187028e170 " valign="top">                        <strong class="ph b">Clocks</strong>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">rx_cdr_refclk0</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">N/A </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The 100/125 MHz input reference								clock source for the PHY's TX PLL and RX CDR.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">tx_serial_clk0/<samp class="ph codeph">tx_serial_clk1</samp>                        </samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">N/A </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The high speed serial clock								generated by the PLL. <p class="p">Note: For Gen3 x1 ONLY										<samp class="ph codeph">tx_serial_clk1</samp> is used.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_hclk_in[0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">N/A </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The 500 MHz clock used for the								ASN block. This clock is generated by the PLL, configured for								Gen1/Gen2. <p class="p">Note: For Gen3 designs, use from the									fPLL that is used for Gen1/Gen2. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_hclk_out[0]</samp>                     </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">N/A </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The 500 MHz clock output provided to the PHY - MAC								interface.								The									<samp class="ph codeph">pipe_hclk_out [0]</samp> port can be left floating								when you connect <samp class="ph codeph">tx_clkout</samp> to the MAC clock input.								</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" colspan="4" headers="d187028e161 d187028e164 d187028e167 d187028e170 " valign="top">								                <strong class="ph b">PIPE Input from PHY - MAC Layer</strong>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">tx_parallel_data[31:0]</samp>, <samp class="ph codeph">[15:0]</samp>, or <samp class="ph codeph">[7:0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>                        </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The TX parallel data driven from								the MAC. For Gen1 this can be 8 or 16 bits. For Gen2 this is 16								bits. For Gen3 this is 32 bits. <p class="p">Note: <samp class="ph codeph">unused_tx_parallel_data</samp> should be									tied to '0'. </p>								                <p class="p">Active High. Refer to table <cite class="cite">Bit Mappings when the Simplified Interface										is Disabled</cite> for additional details.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">tx_datak[3:0]</samp>,<samp class="ph codeph"> [1:0]</samp>, or <samp class="ph codeph">[0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The data and control indicator								for the transmitted data. <p class="p"> For Gen1 or Gen2, when									0, indicates that <samp class="ph codeph">tx_parallel_data</samp> is data, when 1, indicates that										<samp class="ph codeph">tx_parallel_data</samp> is									control. </p>								                <p class="p"> For Gen3, <samp class="ph codeph">bit[0]</samp> corresponds to <samp class="ph codeph">tx_parallel_data[7:0]</samp>, <samp class="ph codeph">bit[1]</samp> corresponds to <samp class="ph codeph">tx_parallel_data[15:8]</samp>, and so on. </p>								                <p class="p">Active High. Refer to table <cite class="cite">Bit Mappings when the Simplified Interface										is Disabled</cite> for additional details. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_sync_hdr[(2N-1):0]</samp>                        <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_44" name="fnsrc_44"><sup>44</sup></a>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> For Gen3, indicates whether the								130-bit block transmitted is a Data or Control Ordered Set Block. <p class="p"> The following encodings are defined: </p>								                <p class="p">2'b10: Data block </p>								                <p class="p">2'b01: Control Ordered Set Block </p>								                <p class="p"> This value is read when <samp class="ph codeph">pipe_tx_blk_start = 1b'1</samp>.</p>								                <p class="p"> Refer to <cite class="cite">Lane Level										Encoding </cite>in the <cite class="cite">                              PCI Express*										Base Specification, Rev. 3.0 </cite> for a detailed									explanation of data transmission and reception using 128b/130b									encoding and decoding. </p>								                <p class="p">Not used for Gen1 and Gen2 data rates. </p>								                <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_blk_start[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>                        </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> For Gen3, specifies the start								block byte location for TX data in the 128-bit block data. Used when								the interface between the PCS and PHY-MAC (FPGA Core) is 32 bits. <p class="p">Not used for Gen1 and Gen2 data rates. </p>								                <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_elecidle[(4N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Forces the transmit output to								electrical idle. Refer to the <em class="ph i">                           <span class="keyword">               Intel<sup>Â®</sup>            </span> PHY Interface for PCI Express									(PIPE)</em> for timing diagrams. <p class="p">Gen1 - Width									of signal is 1 bit/lane.</p>                        <p class="p">Gen2 - Width of									signal is 2 bits/lane. For example, if the MAC connected to PIPE									Gen2x4 has 1bit/lane, then you can use the following mapping to									connect to PIPE: {pipe_tx_elecidle[7:0] =									{{2{tx_elecidle_ch3}},{2{tx_elecidle_ch2}},{2{tx_elecidle_ch1}},{2{tx_elecidle_ch0}}}									where tx_elecidle_* is the output signal from MAC.</p>                        <p class="p">Gen3 - Width of signal is 4 bits/lane. For									example, if the MAC connected to PIPE Gen3x4 has 1bit/lane, then									you can use the following mapping to connect to PIPE:									{pipe_tx_elecidle[15:0] =									{{4{tx_elecidle_ch3}},{4{tx_elecidle_ch2}},{4{tx_elecidle_ch1}},{4{tx_elecidle_ch0}}}									where tx_elecidle_* is the output signal from MAC.</p>                        <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_detectrx_loopback									[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Instructs the PHY to start a								receive detection operation. After power-up, asserting this signal								starts a loopback operation. Refer to section 6.4 of the <em class="ph i">                           <span class="keyword">               Intel<sup>Â®</sup>            </span> PHY									Interface for PCI Express (PIPE)</em> for a timing diagram. <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_compliance[(4N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Asserted for one cycle to set								the running disparity to negative. Used when transmitting the								compliance pattern. Refer to section 6.11 of the <em class="ph i">                           <span class="keyword">               Intel<sup>Â®</sup>            </span> PHY Interface for PCI									Express (PIPE) Architecture</em> for more information. <p class="p">Gen1 - Width of signal is 1 bit/lane.</p>                        <p class="p">Gen2 - Width of signal is 2 bits/lane. </p>                        <p class="p">For example, if the MAC connected to PIPE									Gen2x4 has 1bit/lane, then you can use the following mapping to									connect to PIPE:{pipe_tx_compliance[7:0] =									{{2{tx_compliance_ch3}}, {2{tx_compliance									_ch2}},{2{tx_compliance_ch1}}, {2{tx_compliance _ch0}}}. Where									tx_compliance_* is the output signal from MAC.</p>                        <p class="p">Gen3 - Width of signal is 4 bits/lane. </p>                        <p class="p">For example, if the MAC connected to PIPE									Gen3x4 has 1bit/lane, then you can use the following mapping to									connect to PIPE: {pipe_tx_compliance[15:0]= {{4{tx_ compliance									_ch3}}, {4{tx_ compliance _ch2}}, {4{tx_ compliance _ch1}},									{4{tx_ compliance _ch0}}}. Where tx_ compliance _* is the output									signal from MAC.</p>                        <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_polarity[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous</p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> When 1'b1, instructs the PHY								layer to invert the polarity on the received data. <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_powerdown[(2N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p">Requests the PHY to change its power state to									the specified state. The Power States are encoded as follows: </p>								                <p class="p"> 2'b00: P0 - Normal operation. </p>								                <p class="p">2'b01: P0s - Low recovery time, power saving									state. </p>								                <p class="p">2'b10: P1 - Longer recovery time, lower power									state .</p>								                <p class="p">2'b11: P2 - Lowest power state. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_margin[(3N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p">Transmit V<sub class="ph sub">OD</sub> margin									selection. The PHY-MAC sets the value for this signal based on									the value from the Link Control 2 Register. The following									encodings are defined: </p>								                <p class="p"> 3'b000: Normal operating range </p>								                <p class="p">3'b001: Full swing: 800 - 1200 mV; Half swing:									400 - 700 mV. </p>								                <p class="p">3'b010:-3'b011: Reserved.</p>								                <p class="p">3'b100-3'b111: Full swing: 200 - 400mV; Half									swing: 100 - 200 mV else reserved. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_swing[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Indicates whether the								transceiver is using Full swing or Half swing voltage as defined by								the <samp class="ph codeph">pipe_tx_margin</samp>. <p class="p"> 1'b0-Full swing. </p>								                <p class="p">1'b1-Half swing. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_deemph[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p"> Transmit de-emphasis selection. In PCI Express									Gen2 (5 Gbps) mode it selects the transmitter de-emphasis: </p>								                <p class="p"> 1'b0: â6 dB. </p>								                <p class="p">1'b1: â3.5 dB. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_g3_tx_deemph[(18N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The <samp class="ph codeph">pipe_g3_tx_deemph</samp> port is used to select the link								partners transmitter de-emphasis during equalization. The 18 bits								specify the following coefficients: <p class="p"> [5:0]:										C<sub class="ph sub">-1</sub>								                </p>								                <p class="p"> [11:6]: C<sub class="ph sub">0</sub>								                </p>								                <p class="p"> [17:12]: C<sub class="ph sub">+1</sub>								                </p>								                <p class="p">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1442497556004">Preset Mappings to TX De-emphasis</a> for presets to TX de-emphasis mappings.									In Gen3 capable designs, the TX de-emphasis for Gen2 data rate									is always -6 dB. The TX de-emphasis for Gen1 data rate is always									-3.5 dB. </p>								                <p class="p"> Refer to section 6.6 of <em class="ph i">                              <span class="keyword">               Intel<sup>Â®</sup>            </span>										PHY Interface for PCI Express (PIPE) Architecture</em> for									more information.  </p>                        <div class="note note" id="nik1398706939440__note_N1052B_N104EC_N104C7_N10078_N1003B_N10028_N10012_N1000F_N10001"><span class="notetitle">Note:</span>                            <span class="keyword">               Intel<sup>Â®</sup>            </span>									recommends transmitting Preset P8 coefficients for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> receiver to recover data									successfully.</div>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_g3_rxpresethint[(3N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p">This is used to trigger CTLE adaptation in Phase2 (EP) /Phase 3									(RP) to achieve receiver Bit Error Rate (BER) that is less than										10<sup class="ph sup">-12</sup>.</p>								                <p class="p">Gen3 capable design at Gen1/Gen2 speeds: This should be set to									3âb000.</p>								                <p class="p">Gen3 capable design at Gen3 speed: Refer to section âPHY IP Core									for PCIe (PIPE) Link Equalization for Gen3 Data Rateâ for									details on when to set/reset this port.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_eidleinfersel[(3N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> When asserted high, the								electrical idle state is inferred instead of being identified using								analog circuitry to detect a device at the other end of the link.								The following encodings are defined: <p class="p">3'b0xx:									Electrical Idle Inference not required in current LTSSM state. </p>								                <p class="p">3'b100: Absence of COM/SKP OS in 128 ms. </p>								                <p class="p">3'b101: Absence of TS1/TS2 OS in 1280 UI									interval for Gen1 or Gen2. </p>								                <p class="p">3'b110: Absence of Electrical Idle Exit in 2000									UI interval for Gen1 and 16000 UI interval for Gen2. </p>								                <p class="p">3'b111: Absence of Electrical Idle exit in 128									ms window for Gen1. </p>                        <div class="note note" id="nik1398706939440__note_N105D6_N105B6_N1058D_N1006D_N10036_N1002D_N10016_N10013_N10001"><span class="notetitle">Note:</span> Recommended to implement Receiver Electrical									Idle Inference (EII) in FPGA fabric.</div>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rate[1:0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous</p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The 2-bit encodings defined in the following list: <p class="p">2'b00: Gen1 rate (2.5 Gbps) </p>								                <p class="p">2'b01: Gen2 rate (5.0 Gbps) </p>								                <p class="p">2'b10: Gen3 rate (8.0 Gbps) </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_sw_done[1:0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">N/A</p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Signal from the Master clock								generation buffer, indicating that the rate switch has completed.								Use this signal for bonding mode only. <p class="p"> For									non-bonded applications, this signal is internally connected to									the local CGB. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_tx_data_valid[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">In </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">tx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p"> For Gen3, this signal is deasserted by the MAC									to instruct the PHY to ignore <samp class="ph codeph">tx_parallel_data</samp> for current clock cycle. A value									of 1'b1 indicates the PHY should use the data. A value of 0									indicates the PHY should not use the data. </p>								                <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" colspan="4" headers="d187028e161 d187028e164 d187028e167 d187028e170 " valign="top">								                <strong class="ph b">PIPE Output to PHY - MAC Layer </strong>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">rx_parallel_data[31:0]</samp>, <samp class="ph codeph">[15:0]</samp>, or <samp class="ph codeph">[7:0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The RX parallel data driven to								the MAC. <p class="p"> For Gen1 this can be 8 or 16 bits. For									Gen2 this is 16 bits only. For Gen3 this is 32 bits.Refer to										<cite class="cite">Bit Mappings When the Simplified										Interface is Disabled</cite> for more details. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">rx_datak[3:0]</samp>, <samp class="ph codeph">[1:0]</samp>, or <samp class="ph codeph">[0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> The data and control indicator.									<p class="p"> For Gen1 or Gen2, when 0, indicates that										<samp class="ph codeph">rx_parallel_data</samp> is data,									when 1, indicates that <samp class="ph codeph">rx_parallel_data									</samp>is control. </p>								                <p class="p"> For Gen3, <samp class="ph codeph">Bit[0]</samp> corresponds to <samp class="ph codeph">rx_parallel_data[7:0]</samp>, <samp class="ph codeph">Bit[1]</samp> corresponds to <samp class="ph codeph">rx_parallel_data[15:8]</samp>, and so on. Refer to										table<cite class="cite">Bit Mappings When the										Simplified Interface is Disabled</cite> for more									details.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_sync_hdr[(2N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> For Gen3, indicates whether the								130-bit block being transmitted is a Data or Control Ordered Set								Block. The following encodings are defined: <p class="p">2'b10: Data block </p>								                <p class="p"> 2'b01: Control Ordered Set block </p>								                <p class="p"> This value is read when <samp class="ph codeph">pipe_rx_blk_start</samp> = 4'b0001. Refer									to <em class="ph i">Section 4.2.2.1. Lane Level Encoding</em>									in the <em class="ph i">PCI Express Base Specification, Rev.										3.0</em> for a detailed explanation of data transmission and									reception using 128b/130b encoding and decoding. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_blk_start[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p">For Gen3, specifies the start block byte									location for RX data in the 128-bit block data. Used when the									interface between the PCS and PHY-MAC (FPGA Core) is 32 bits.									Not used for Gen1 and Gen2 data rates. </p>								                <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_data_valid[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%">								                <p class="p"> For Gen3, this signal is deasserted by the PHY									to instruct the MAC to ignore <samp class="ph codeph">rx_parallel_data</samp> for current clock cycle. A value									of 1'b1 indicates the MAC should use the data. A value of 1'b0									indicates the MAC should not use the data. </p>								                <p class="p"> Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_valid[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Asserted when RX data and								control are valid. </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_phy_status[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Signal used to communicate								completion of several PHY requests. <p class="p"> Active High								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_elecidle[(N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">Asynchronous</p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> When asserted, the receiver has								detected an electrical idle. <p class="p">Active High </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_rx_status[(3N-1):0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">								                <p class="p">                           <samp class="ph codeph">rx_coreclkin</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Signal encodes receive status								and error codes for the receive data stream and receiver detection.								The following encodings are defined: <p class="p">3'b000 -									Receive data OK </p>								                <p class="p"> 3'b001 - 1 SKP added </p>								                <p class="p">3'b010 - 1 SKP removed </p>								                <p class="p">3'b011 - Receiver detected </p>								                <p class="p">3'b100 - Either 8B/10B or 128b/130b decode error									and (optionally) RX disparity error </p>								                <p class="p">3'b101 - Elastic buffer overflow </p>								                <p class="p">3'b110 - Elastic buffer underflow </p>								                <p class="p"> 3'b111 - Receive disparity error, not used if									disparity error is reported using 3'b100. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d187028e161 " valign="middle" width="26.45502645502646%">								                <samp class="ph codeph">pipe_sw[1:0]</samp>							              </td>							              <td align="center" class="entry" headers="d187028e164 " valign="middle" width="10.582010582010582%">Out </td>							              <td align="center" class="entry" headers="d187028e167 " valign="middle" width="24.761904761904763%">N/A </td>							              <td align="center" class="entry" headers="d187028e170 " valign="top" width="38.2010582010582%"> Signal to clock generation								buffer indicating the rate switch request. Use this signal for								bonding mode only. <p class="p"> For non-bonded applications									this signal is internally connected to the local CGB. </p>								                <p class="p">Active High. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706939440__table_7663AE94B36A4BEC9CFEB44832B6337F" title="This section contains the recommended settings for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Table 192</a>									                  <cite class="cite">Bit Mappings When the Simplified										Interface is Disabled</cite> for more details. </p>							              </td>						            </tr>					          </tbody>				        </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706939440__table_7663AE94B36A4BEC9CFEB44832B6337F" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 192. &nbsp;</span>Bit Mappings When the Simplified Interface Is					Disabled</span></span><span class="desc tabledesc">This section contains the recommended settings for this					protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native						PHY IP Core</em> for the full range of parameter values.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d187028e1420" valign="top" width="24.680073126142595%">Signal Name </th>							              <th class="entry" id="d187028e1423" valign="top" width="18.281535648994513%">Gen1 (TX Byte Serializer and RX								Byte Deserializer disabled)</th>							              <th class="entry" id="d187028e1426" valign="top" width="22.303473491773307%">Gen1 (TX Byte Serializer and RX								Byte Deserializer in X2 mode), Gen2 (TX Byte Serializer and RX Byte								Deserializer in X2 mode)</th>							              <th class="entry" id="d187028e1429" valign="top" width="34.734917733089574%">Gen3 </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">tx_parallel_data</samp>							              </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[7:0] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[29:22,7:0]								</samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[40:33,29:22,18:11,7:0]</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">tx_datak </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[8] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[30,8] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[41,30,19,8]								</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">                        <samp class="ph codeph">									pipe_tx_compliance </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[9] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[31,9] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[42,31,20,9]								</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_elecidle </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[10] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[32,10] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[43,32,21,10]								</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">                        <samp class="ph codeph">pipe_tx_detectrx_loopbacK</samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">                        <samp class="ph codeph">tx_parallel_data[46] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">                        <samp class="ph codeph">tx_parallel_data[46] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">                        <samp class="ph codeph">tx_parallel_data[46] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_powerdown </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[48:47] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[48:47] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[48:47] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_margin</samp>							              </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[51:49] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[51:49] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[51:49]</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_swing </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">tx_parallel_data[53] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[53] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[53] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">rx_parallel_data</samp>							              </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[7:0] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[39:32,7:0]</samp>							              </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[55:48,39:32,23:16,7:0]</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">rx_datak </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[8] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[40,8] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[56,40,24,8]</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">rx_syncstatus</samp>							              </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[10] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[42,10] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[58,42,26,10]								</samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_phy_status</samp>							              </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[65] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[65] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[65]</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_rx_valid </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[66] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[66] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[66] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_rx_status </samp>                     </td>							              <td class="entry" headers="d187028e1423 " valign="top" width="18.281535648994513%">								                <samp class="ph codeph">rx_parallel_data[69:67] </samp>                     </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">rx_parallel_data[69:67] </samp>                     </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[69:67]</samp>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_deemph </samp>                     </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td class="entry" headers="d187028e1426 " valign="top" width="22.303473491773307%">								                <samp class="ph codeph">tx_parallel_data[52] </samp>                     </td>							              <td align="center" class="entry" headers="d187028e1429 " valign="middle" width="34.734917733089574%">N/A </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_sync_hdr</samp>							              </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[55:54] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_blk_start </samp>                     </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[56] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_tx_data_valid</samp>							              </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">tx_parallel_data[60] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_rx_sync_hdr </samp>                     </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[71:70] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_rx_blk_start </samp>                     </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[72] </samp>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d187028e1420 " valign="top" width="24.680073126142595%">								                <samp class="ph codeph">pipe_rx_data_valid</samp>							              </td>							              <td align="center" class="entry" headers="d187028e1423 " valign="middle" width="18.281535648994513%">N/A </td>							              <td align="center" class="entry" headers="d187028e1426 " valign="middle" width="22.303473491773307%">N/A </td>							              <td class="entry" headers="d187028e1429 " valign="top" width="34.734917733089574%">								                <samp class="ph codeph">rx_parallel_data[76] </samp>                     </td>						            </tr>					          </tbody>				        </table></div>Refer to section 6.6 of <cite class="cite">            <span class="keyword">               Intel<sup>Â®</sup>            </span> PHY Interface for PCI Express (PIPE) Architecture</cite> for more information. </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#jba1398967229771">PHY IP Core for PCIe (PIPE) Link Equalization for Gen3 Data Rate</a></div><div><a class="link" href="http://www.intel.com/content/dam/doc/white-paper/phy-interface-pci-express-sata3-specification-v09.pdf" target="_blank">Intel PHY Interface for PCI Express (PIPE)				Architecture</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706939440__table_7663AE94B36A4BEC9CFEB44832B6337F" title="This section contains the recommended settings for this protocol. Refer to Using the Arria 10 Transceiver Native PHY IP Core for the full range of parameter values.">Bit Mappings When the Simplified Interface is				Disabled</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_44" name="fntarg_44"><sup>44</sup></a>  N is									the number of PCIe* channels.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1442436519008">
          <h1>
          
            fPLL Ports for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="jba1442436519008__section_N10011_N1000E_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1442436519008__table_o3c_3zm_ht" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 193. &nbsp;</span>fPLL Ports for PIPE</span></span><span class="desc tabledesc">This section contains the recommended settings for this protocol. Refer to  <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native PHY IP Core</em> for					the full range of parameter settings.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d192609e153" valign="top">Port</th>							              <th class="entry" id="d192609e156" valign="top">Direction</th>							              <th class="entry" id="d192609e159" valign="top">Clock Domain</th>							              <th class="entry" id="d192609e162" valign="top">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">Pll_powerdown</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Input</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Resets the PLL when asserted high. Needs to be connected to a									dynamically controlled signal (the Transceiver PHY Reset									Controller <samp class="ph codeph">pll_powerdown</samp>									output if using this <span class="keyword">Intel</span> FPGA IP).</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">Pll_reflck0</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Input</td>							              <td class="entry" headers="d192609e159 " valign="top">N/A</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Reference clock input port 0. There are five									reference clock input ports. The number of reference clock ports									available depends on the Number of PLL reference clocks									parameter.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">tx_serial_clk</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">N/A</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">High speed serial clock output port for GX channels. Represents the x1									clock									network.</p>								                <p class="p">For Gen1x1, Gen2x1, connect the output from this									port to the <samp class="ph codeph">tx_serial_clk</samp>									input of the native PHY IP.</p>								                <p class="p">For Gen1x2, x4, x8, use the <samp class="ph codeph">tx_bonding_clocks</samp> output port to connect to the									Native PHY									IP.</p>								                <p class="p">For Gen2x2, x4, x8, use the <samp class="ph codeph">tx_bonding_clocks</samp> output port to connect to the									Native PHY									IP.</p>								                <p class="p">For Gen3x1, connect the output from this port to									one of the two <samp class="ph codeph">tx_serial_clk</samp>									input ports on the native PHY IP.</p>								                <p class="p">For Gen3x2, x4, x8, connect the output from this port to the Auxiliary									Master CGB clock input port of the ATX PLL									IP.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">pll_locked</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Active high status signal									which									indicates if PLL is locked.</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">pll_pcie_clk</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">N/A</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">This is the hclk required for PIPE interface. </p>								                <p class="p">For Gen1x1, x2, x4, x8 use this port to drive the										<samp class="ph codeph">hclk									</samp>for the PIPE									interface.</p>								                <p class="p">For Gen2x1, x2, x4, x8 use this port to drive the										<samp class="ph codeph">hclk</samp>									for the PIPE									interface.</p>								                <p class="p">For Gen3x1, x2, x4, x8, use the <samp class="ph codeph">pll_pcie_clk</samp> from fPLL (configured as Gen1/Gen2)									as the hclk for the PIPE									interface.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">Pll_cal_busy</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Status signal which is asserted high when PLL									calibration is in progress.</p>								                <p class="p">If this port is not enabled in Transceiver PHY Reset Controller, then									perform logical OR with this signal and the <samp class="ph codeph">tx_cal_busy</samp> output signal from									Native PHY to input the <samp class="ph codeph">tx_cal_busy</samp> on the reset controller IP.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">Mcgb_rst</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Input</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Master CGB reset control.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">mcgb_aux_clk0</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Input</td>							              <td class="entry" headers="d192609e159 " valign="top">N/A</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Used for Gen3 to switch between fPLL/ATX PLL									during link speed negotiation. For gen3x2, x4, x8 use the										<samp class="ph codeph">mcgb_aux_clk</samp> input port									on the ATX PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">tx_bonding_clocks[6n-1:0]</samp>]</td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">N/A</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">Optional 6-bit bus									which									carries the low speed parallel clock outputs from the Master									CGB.									It is									used									for channel bonding, and represents the x6/xN clock network.</p>								                <p class="p">For Gen1x1, this port is									disabled.</p>								                <p class="p">For Gen1x2, x4, x8 connect the output from this port									to the									<samp class="ph codeph">tx_bonding_clocks</samp> input on									Native									PHY.</p>								                <p class="p">For Gen2x1, this port is									disabled.</p>								                <p class="p">For Gen2x2, x4, x8 connect the output from this port									to the									<samp class="ph codeph">tx_bonding_clocks</samp> input on									Native									PHY.</p>								                <p class="p">For Gen3x1, this port is									disabled.</p>								                <p class="p">For Gen3x2, x4, x8, use the <samp class="ph codeph">tx_bonding_clocks</samp> output from the ATX PLL to									connect to the <samp class="ph codeph">tx_bonding_clocks</samp> input of the Native									PHY.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">pcie_sw[1:0]</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Input</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">2-bit rate switch control input used for PCIe*									protocol implementation.</p>								                <p class="p">For Gen1, this port is N/A</p>								                <p class="p">For Gen 2x2, x4, x8 connect the <samp class="ph codeph">pipe_sw</samp> output from Native PHY to this									port.</p>								                <p class="p">For Gen3x2, x4, x8 connect the <samp class="ph codeph">pipe_sw</samp> output from the Native PHY to this									port.</p>								                <p class="p">For Gen3x2, x4, x8, this port is not used. You									must use the <samp class="ph codeph">pipe_sw</samp> from									Native PHY to drive the <samp class="ph codeph">pcie_sw</samp> input port on the ATX PLL.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d192609e153 " valign="top">                        <samp class="ph codeph">pcie_sw_done[1:0]</samp>                     </td>							              <td class="entry" headers="d192609e156 " valign="top">Output</td>							              <td class="entry" headers="d192609e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d192609e162 " valign="top">								                <p class="p">2-bit rate switch status output used for PCIe									protocol implementation.</p>								                <p class="p"> For Gen1, this port is									N/A.</p>								                <p class="p">For Gen 2x2, x4, x8 connect the <samp class="ph codeph">pcie_sw_done</samp> output from ATX PLL to									the										<samp class="ph codeph">pipe_sw_done</samp> input of Native PHY									.</p>								                <p class="p">For Gen3x2, x4, x8 connect the <samp class="ph codeph">pcie_sw_done</samp> output from ATX PLL to									the										<samp class="ph codeph">pipe_sw_done</samp> input of Native									PHY.</p>							              </td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1442436803742">
          <h1>
          
            ATX PLL Ports for PIPE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="jba1442436803742__section_N10011_N1000E_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1442436803742__table_sbs_wc5_ht" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 194. &nbsp;</span>ATX PLL Ports for PIPE</span></span><span class="desc tabledesc">This section contains the recommended settings for this protocol. Refer to <em xmlns="" class="ph i">Using the Arria 10 Transceiver Native PHY IP Core</em> for					the full range of parameter settings.</span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d193742e153" valign="top">Port</th>							              <th class="entry" id="d193742e156" valign="top">Direction</th>							              <th class="entry" id="d193742e159" valign="top">Clock Domain</th>							              <th class="entry" id="d193742e162" valign="top">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">Pll_powerdown</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Input</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Resets the PLL when asserted high. Needs to be connected to a									dynamically controlled signal (the Transceiver PHY Reset									Controller <samp class="ph codeph">pll_powerdown</samp>									output if using this <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA IP.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">Pll_reflck0</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Input</td>							              <td class="entry" headers="d193742e159 " valign="top">N/A</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Reference clock input port 0. There are five									reference clock input ports. The number of reference clock ports									available depends on the Number of PLL reference clocks									parameter.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">tx_serial_clk</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">N/A</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">High speed serial clock output port for GX channels. Represents the x1									clock									network.</p>								                <p class="p">For Gen1x1, Gen2x1, connect the output from this									port to the tx_serial_clk input of the native PHY IP.</p>								                <p class="p">For Gen1x2, x4, x8, use the tx_bonding_clocks output port to connect to									the Native									PHY.</p>								                <p class="p">For Gen2x2, x4, x8, use the tx_bonding_clocks output port to connect to									the Native									PHY.</p>								                <p class="p">For Gen3x1, connect the output from this port to									one of the two tx_serial_clk input ports on the native PHY									IP.</p>								                <p class="p">For Gen3x2, x4, x8, this port is not used. Use the tx_serial_clk output									from the fPLL to drive the Auxiliary Master CGB clock input port									of the ATX									PLL.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">pll_locked</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Active high status signal which indicates if PLL									is locked.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">pll_pcie_clk</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">N/A</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">This is the hclk required for PIPE interface. </p>								                <p class="p">For Gen1x1,x2,x4,x8 use this port to drive the									hclk for the PIPE interface.</p>								                <p class="p">For Gen2x1,x2,x4,x8 use this port to drive the									hclk for the PIPE interface.</p>								                <p class="p">For Gen3x1,x2,x4,x8, this port is not used. Use the										<samp class="ph codeph">pll_pcie_clk</samp>									from fPLL (configured as Gen1/Gen2) as the hclk for the PIPE									interface.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">Pll_cal_busy</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Status signal which is asserted high when PLL calibration is in									progress. If this port is not enabled in the Transceiver PHY									Reset Controller, then perform logical OR with this signal and									the <samp class="ph codeph">tx_cal_busy</samp> output signal									from Native PHY to input the <samp class="ph codeph">tx_cal_busy</samp> on the reset controller IP.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">Mcgb_rst</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Input</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Master CGB reset control.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">mcgb_aux_clk0</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Input</td>							              <td class="entry" headers="d193742e159 " valign="top">N/A</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Used for Gen3 to									switch.</p>								                <p class="p">between fPLL/ATX PLL during link speed									negotiation. </p>								                <p class="p">For gen3x2,x4,x8 use the <samp class="ph codeph">tx_serial_clk output</samp> port from									fPLL (configured for Gen1/Gen2) to drive the <samp class="ph codeph">mcgb_aux_clk</samp> input port on the									ATX PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">tx_bonding_clocks[5:0]</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">N/A</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">Optional 6-bit bus which carries the low speed									parallel clock outputs from the Master CGB. Used for channel									bonding, and represents the x6/xN clock network.</p>								                <p class="p">For Gen1x1, this port is									disabled.</p>								                <p class="p">For Gen1x2,x4,x8 connect the output from this port to									the										<samp class="ph codeph">tx_bonding_clocks</samp>									input on Native									PHY.</p>								                <p class="p">For Gen2x1, this port is disabled</p>								                <p class="p">For Gen2x2,x4,x8 connect the output from this port to										<samp class="ph codeph">tx_bonding_clocks</samp>									input on Native									PHY.</p>								                <p class="p">For Gen3x1, this port is									disabled.</p>								                <p class="p">For Gen3x2,x4,x8 use the										<samp class="ph codeph">tx_bonding_clocks</samp>									output from the ATX PLL to connect to the <samp class="ph codeph">tx_bonding_clocks</samp> input of the									Native									PHY.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">pcie_sw[1:0]</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Input</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">2-bit rate switch control input used for PCIe*									protocol implementation.</p>								                <p class="p">For Gen1, this port is									N/A.</p>								                <p class="p">For Gen 2x2,x4,x8 connect the <samp class="ph codeph">pipe_sw</samp> output from Native PHY to this									port.</p>								                <p class="p">For Gen3x2,x4,x8 use the <samp class="ph codeph">pipe_sw</samp> output from Native PHY to									drive this port.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d193742e153 " valign="top">                        <samp class="ph codeph">pcie_sw_done[1:0]</samp>                     </td>							              <td class="entry" headers="d193742e156 " valign="top">Output</td>							              <td class="entry" headers="d193742e159 " valign="top">Asynchronous</td>							              <td class="entry" headers="d193742e162 " valign="top">								                <p class="p">2-bit rate switch status output used for PCIe									protocol implementation.</p>								                <p class="p">For Gen1, this port is									N/A.</p>								                <p class="p">For Gen2x2, x4, x8 connect the <samp class="ph codeph">pcie_sw_done</samp> output from ATX PLL to <samp class="ph codeph">pipe_sw_done </samp>input of Native PHY									.</p>								                <p class="p">For Gen3x2, x4, x8 <samp class="ph codeph">pcie_sw_done</samp>									output from ATX PLL to <samp class="ph codeph">pipe_sw_done</samp> input of Native									PHY.</p>							              </td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1442497556004">
          <h1>
          
            Preset Mappings to TX De-emphasis 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc"></span>  </div>		    <div class="section" id="jba1442497556004__section_N10018_N10015_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1442497556004__table_jtp_zfc_5s" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 195. &nbsp;</span>Arria 10 Preset Mappings to TX De-emphasis</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d194842e152" valign="top" width="25%">                        <strong class="ph b">Preset</strong>                     </th>							              <th class="entry" id="d194842e158" valign="top" width="25%">                        <strong class="ph b">C<sub class="ph sub">+1</sub>                        </strong>                     </th>							              <th class="entry" id="d194842e167" valign="top" width="25%">                        <strong class="ph b">C<sub class="ph sub">0</sub>                        </strong>                     </th>							              <th class="entry" id="d194842e176" valign="top" width="25%">                        <strong class="ph b">C<sub class="ph sub">-1</sub>                        </strong>                     </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">0</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001111</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">101101</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">1</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001010</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110010</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">2</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001100</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110000</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">3</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110100</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">4</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">000000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">111100</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">5</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">000000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110110</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000110</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">6</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">000000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110100</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">001000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">7</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001100</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">101010</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000110</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">8</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">001000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">101100</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">001000</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">9</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">000000</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">110010</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">001010</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d194842e152 " valign="top" width="25%">10</td>							              <td class="entry" headers="d194842e158 " valign="top" width="25%">010110</td>							              <td class="entry" headers="d194842e167 " valign="top" width="25%">100110</td>							              <td class="entry" headers="d194842e176 " valign="top" width="25%">000000</td>						            </tr>					          </tbody>				        </table></div>			      <p class="p"> The <samp class="ph codeph">pipe_g3_txdeemph</samp> port is used to select the link				partnerâs transmitter de-emphasis during equalization. The 18 bits specify the				following coefficients:</p>			      <p class="p">[5:0]: C<sub class="ph sub">-1</sub>			      </p>			      <p class="p">[11:6]: C<sub class="ph sub">0</sub>			      </p>			      <p class="p"> [17:12]: C<sub class="ph sub">+1</sub>         </p>			      <div class="note note" id="jba1442497556004__note_N101B0_N1001B_N10018_N10001"><span class="notetitle">Note:</span>             <span class="keyword">               Intel<sup>Â®</sup>            </span> recommends transmitting Preset P8 coefficients				for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> receiver to recover data successfully.</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706941301">
          <h1>
          
            How to Place Channels for PIPE Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706941301__section_C938AA204E11449AA1A4301D5C2C07B7">			      <p class="p">Instead of the fitter or software model, the hardware dictates all the				placement restrictions. The restrictions are listed below: </p>			      <ul class="ul">				        <li class="li">The channels must be contiguous for bonded designs. </li>			      </ul>			      <ul class="ul">				        <li class="li">The master CGB is the only way to access x6 lines and must be					used in bonded designs. The local CGB cannot be used to route clock signals to					slave channels because the local CGB does not have access to x6 lines. </li>			      </ul>						      <ul class="ul" id="nik1398706941301__ul_ojw_jls_sv">				        <li class="li">When implementing a Gen3-capable PIPE configuration in a -2 or -3 core speed					grade, you cannot place the Logical PCS Master Channel in a location adjacent to					the Hard IP (HIP).</li>			      </ul>						      <ul class="ul" id="nik1398706941301__ul_ung_mpb_rv">				        <li class="li">Non PCIe*-Channels that are placed next to active banks with PIPE					interfaces that are Gen3 capable have the following restrictions<ul class="ul" id="nik1398706941301__ul_bf3_vpb_rv">						            <li class="li">When VCCR_GXB and VCCT_GXB are set to 1.03 V or 1.12 V,							the maximum data rate supported for the non-PCIe channels in those banks							is 12.5 Gbps for chip-to-chip applications. These channels cannot be							used to drive backplanes or for GT rates.</li>					          </ul>               <ul class="ul" id="nik1398706941301__ul_sv5_spb_rv">						            <li class="li">When VCCR_GXB and VCCT_GXB are set to 0.95 V, the							non-PCIe channels in those banks cannot be used.</li>					          </ul>            </li>			      </ul>			      <p class="p">For channel placement guidelines when using Arria 10 Hard IP for PCIe,				refer to the <em class="ph i">PCIe User Guide</em>. </p>			      <p class="p">For ATX PLL placement restrictions, refer to the section "Transmit				PLL Recommendations Based on Data Rates" of <cite class="cite"> PLLs and Clock					Networks</cite> chapter.</p>		    </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/en_US/pdfs/literature/ug/ug_a10_pcie_avmm.pdf" target="_blank">Arria 10 Avalon-MM Interface for PCIe SolutionsUser Guide</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707028177">PLLs and Clock Networks</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706944932">
          <h1>
          
            Master Channel in Bonded Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706944932__section_E37848D08FB34D49927D3AC3AE5E1ECC">			      <p class="p">For PCIe*, both the PMA and PCS must be bonded. There is no need to				specify the PMA Master Channel because of the separate Master CGB in the hardware.				However, you must specify the PCS Master Channel through the Native PHY. You can				choose any one of the data channels (part of the bonded group) as the logical PCS				Master Channel. </p>			      <div class="note note" id="nik1398706944932__note_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Whichever channel you pick as the PCS				master, the fitter selects				the				physical CH1 or CH4 of a transceiver bank as the master channel.				This is because the ASN and Master CGB connectivity only exists in the hardware of				these two channels of the transceiver bank. </div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706944932__table_60139F5CE65D4AC6A1C767EE3E440EFC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 196. &nbsp;</span> Logical PCS Master Channel for PIPE Configuration</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d195967e172" valign="top" width="39.370078740157474%">PIPE Configuration </th>							              <th align="center" class="entry" id="d195967e175" valign="top" width="60.629921259842526%">Logical PCS Master Channel #								(default) </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d195967e172 " valign="top" width="39.370078740157474%">x1 </td>							              <td align="center" class="entry" headers="d195967e175 " valign="top" width="60.629921259842526%">									0<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706944932__fn_1"><sup><span class="enumeration fn-enumeration">45</span></sup></a>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d195967e172 " valign="top" width="39.370078740157474%">x2 </td>							              <td align="center" class="entry" headers="d195967e175 " valign="top" width="60.629921259842526%">									1<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706944932__fn_1"><sup><span class="enumeration fn-enumeration">45</span></sup></a>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d195967e172 " valign="top" width="39.370078740157474%">x4 </td>							              <td align="center" class="entry" headers="d195967e175 " valign="top" width="60.629921259842526%">2<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706944932__fn_1"><sup><span class="enumeration fn-enumeration">45</span></sup></a>                                             </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d195967e172 " valign="top" width="39.370078740157474%">x8 </td>							              <td align="center" class="entry" headers="d195967e175 " valign="top" width="60.629921259842526%">4									<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706944932__fn_1"><sup><span class="enumeration fn-enumeration">45</span></sup></a>                     </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">The following figures show the default configurations: </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_36ABA81EEC3B45B1B96DB6EC62F7DB5A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 109.&nbsp;</span>x2 Configuration</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706941691.svg" type="image/svg+xml"></embed>				        <div xmlns="" class="note note" id="nik1398706944932__note_N100DF_N100CF_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The physical					channel 0 aligns with logical channel 0. The logical PCS Master Channel 1 is					specified as Physical Channel 1.</div>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_C90F6AA8B6034E2B85B266FB12F423D3"><span class="figcap"><span class="enumeration fig-enumeration">Figure 110.&nbsp;</span>x4 Configuration</span><span class="desc figdesc">The figure below shows an alternate way of placing 4 bonded					channels. In this case, the logical PCS Master Channel number 2 must be					specified as Physical channel 4.</span><div class="figbody">				        				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706944932__image_C1E2ADE45C794133A58EE290DD62A4BA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706942554.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_FF580071E1D44587B8A39EB93EF5DEE7"><span class="figcap"><span class="enumeration fig-enumeration">Figure 111.&nbsp;</span>x8 Configuration</span><span class="desc figdesc">For x8 configurations, <span xmlns="" class="keyword">Intel</span> recommends you					choose a master channel that is a maximum of four channels away from the					farthest slave channel. </span><div class="figbody">				        				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706944932__image_F9D62E6D62194622B69B3C3DA6DE3C27" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706943470.svg" type="image/svg+xml"></embed></div><br xmlns="">				        <div xmlns="" class="note note" id="nik1398706944932__note_N10114_N100FD_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The physical channel 0 aligns					with logical channel 0. The logical PCS master channel 4 is specified as					Physical channel					4.</div>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_1DB40334E697436ABC0908B694B62BEE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 112.&nbsp;</span>x4 Alternate Configuration</span><span class="desc figdesc">The figure below shows an alternate way of placing 4 bonded					channels. In this case, the logical PCS Master Channel number 2 must be					specified as Physical channel 1.</span><div class="figbody">				        				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706944932__image_AC05F684622F47BCBE4A448029CDF4C7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706944194.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p"> As indicated in the figures above, the fitter picks either physical				CH1 or CH4 as the PCS master in bonded configurations for PIPE. </p>						      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_cxp_rhq_pv"><span class="figcap"><span class="enumeration fig-enumeration">Figure 113.&nbsp;</span>x4 Configuration with the Master Channel Adjacent to a Hard IP</span><span class="desc figdesc">					          <p xmlns="" class="p">The figure below shows the placement of a x4 PIPE configuration with the						Logical PCS Master Channel that is adjacent to a Hard IP.</p>									        </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706944932__image_gjn_jmq_pv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1460388142630.svg" type="image/svg+xml"></embed>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706944932__fig_dyq_wjq_pv"><span class="figcap"><span class="enumeration fig-enumeration">Figure 114.&nbsp;</span>x4 Configuration with the Master Channel not Adjacent to a Hard					IP</span><span class="desc figdesc">The figure below shows the placement of a x4 PIPE configuration with the					Logical PCS Master Channel that is not adjacent to a Hard IP.</span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706944932__image_qmz_mmq_pv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1460388494954.svg" type="image/svg+xml"></embed>			      </div></div>					    </div>   </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706944932__fn_1"><sup>45</sup></a>  Ensure that the Logical									PCS Master Channel aligns with Physical Channel 1 or 4 in a									given transceiver bank.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1398967229771">
          <h1>
          
            PHY IP Core for PCIe (PIPE) Link Equalization for Gen3 Data Rate 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="jba1398967229771__section_N10014_N10011_N10001">			      <p class="p">Gen3 mode requires TX and RX link equalization because of the data rate, the channel characteristics, receiver design, and process variations. The link equalization process allows the Endpoint and Root Port to adjust the TX and RX setup of each lane to improve signal quality. This process results in Gen3 links with a receiver Bit Error Rate (BER) that is less than 10<sup class="ph sup">-12</sup>.</p>		       <p class="p">For detailed information about the four-stage link equalization procedure for				8.0 GT/s data rate, refer to Section 4.2.3 in the <cite class="cite">               PCI Express* Base					Specification, Rev 3.0</cite>. A new LTSSM state, Recovery.Equalization with				Phases 0â3, reflects progress through Gen3 equalization. Phases 2 and 3 of link				equalization are optional. Each link must progress through all four phases, even if				no adjustments occur. If you skip Phases 2 and 3, you				speed				up link training at the expense of link BER optimization.</p>      </div>	     <div class="section" id="jba1398967229771__section_N10028_N10011_N10001"><h2 class="title sectiontitle">Phase 0</h2>                  <p class="p">Phase 0 includes the following steps:</p>         <ol class="ol">            <li class="li">The upstream component enters Phase 0 of equalization during Recovery.Rcvrconfig by sending EQ TS2 training sets with starting presets for the downstream component. EQ TS2 training sets may be sent at 2.5 GT/s or 5 GT/s.</li>            <li class="li">The downstream component enters Phase 0 of equalization after exiting Recovery.Speed at 8 GT/s. It receives the starting presets from the training sequences and applies them to its transmitter. At this time, the upstream component has entered Phase 1 and is operating at 8 GT/s.</li>            <li class="li">To move to Phase 1, the receiver must have a BER &lt; 10<sup class="ph sup">-4</sup>. The receiver  should be able to decode enough consecutive training sequences.</li>            <li class="li">In order to move to Equalization Phase 1, the downstream component must detect training sets with Equalization Control (EC) bits set to 2âb01.</li>         </ol>      </div>      <div class="section" id="jba1398967229771__section_N10046_N10011_N10001"><h2 class="title sectiontitle">Phase 1</h2>                  <p class="p">During Phase 1 of the equalization process, the link partners exchange Full Swing (FS) and Low Frequency (LF) information. These values represent the upper and lower bounds for the TX coefficients. The receiver uses this information to calculate and request the next set of transmitter coefficients.</p>         <ol class="ol">            <li class="li"> The upstream component moves to EQ Phase 2 when  training sets with EC bits set to 1âb0 are captured on all lanes. It also sends EC=2âb10,  starting pre-cursor, main cursor, and post-cursor coefficients.  </li>            <li class="li">The downstream component moves to EQ Phase 2 after detecting these new training sets.</li>         </ol>			      <div class="p">Use the <span class="ph uicontrol">pipe_g3_txdeemph[17:0]</span> port to select the transmitter				de-emphasis. The 18 bits specify the following coefficients: <ul class="ul" id="jba1398967229771__ul_ztt_ssb_5s">					          <li class="li">[5:0]: C<sub class="ph sub">-1</sub>               </li>					          <li class="li">[11:6]: C<sub class="ph sub">0</sub>               </li>					          <li class="li">[17:12]: C<sub class="ph sub">+1</sub>               </li>				        </ul>         </div>			      <p class="p">Refer to <em class="ph i">Preset Mappings to TX De-emphasis</em> for the				mapping between presets and TX de-emphasis.</p>      </div>      <div class="section" id="jba1398967229771__section_N1005C_N10011_N10001"><h2 class="title sectiontitle">Phase 2 (Optional)</h2>                  <p class="p">During Phase 2, the Endpoint tunes the TX coefficients of the Root Port. The TS1 Use Preset bit determines whether the Endpoint uses presets for coarse resolution or coefficients for fine resolution.</p>         <p class="p">If you are using the PHY IP Core for PCI Express (PIPE) as the Root Port, the Endpoint can tune the Root Port TX coefficients.</p>         <p class="p">The tuning sequence typically includes the following steps:</p>         <ol class="ol">            <li class="li">The Endpoint receives the starting presets from the Phase 2 training sets sent by the Root Port.</li>            <li class="li">The circuitry in the Endpoint receiver determines the BER. It calculates the					next set of transmitter coefficients using FS and LF. It also embeds this					information in the Training Sets for the Link Partner to apply to its						transmitter.<div class="p">The Root Port decodes these coefficients and						presets, performs legality checks for the three transmitter coefficient						rules and applies the settings to its transmitter and also sends them in the						Training Sets. The default Full Swing (FS) value advertised by the <span class="keyword">               Intel<sup>Â®</sup>            </span> device is 60 and Low Frequency (LF) is 20. The						three rules for transmitter coefficients are:<ol class="ol" type="a">							              <li class="li">|C<sub class="ph sub">-1</sub>| &lt;= Floor								(FS/4)</li>							              <li class="li">|C<sub class="ph sub">-1</sub>|+C<sub class="ph sub">0</sub>+|C<sub class="ph sub">+1</sub>| =								FS</li>							              <li class="li">C<sub class="ph sub">0</sub>-|C<sub class="ph sub">-1</sub>|-|C<sub class="ph sub">+1</sub> |&gt;= LF</li>						            </ol>					          </div>               <p class="p">Where: <em class="ph i">C<sub class="ph sub">0</sub>							is the main cursor (boost)</em>, <em class="ph i">C<sub class="ph sub">-1</sub> is the pre-cursor (pre-shoot)</em>, and <em class="ph i">C<sub class="ph sub">+1</sub> is the post-cursor						(de-emphasis)</em>.</p>            </li>            <li class="li">	This process is repeated until the downstream component's receiver achieves a BER of &lt; 10<sup class="ph sup">-12</sup>            </li>         </ol>      </div>      <div class="section" id="jba1398967229771__section_N100A8_N10011_N10001"><h2 class="title sectiontitle">Phase 3 (Optional)</h2>                  <p class="p">During this phase, the Root Port tunes the Endpointâs transmitter. This process is analogous to Phase 2 but operates in the opposite direction.</p>         <p class="p">After Phase 3 tuning is complete, the Root Port moves to Recovery.RcvrLock, sending EC=2âb00, and the final coefficients or preset agreed upon in Phase 2. The Endpoint moves to Recovery.RcvrLock using the final coefficients or preset agreed upon in Phase 3.</p>      </div>      <div class="section" id="jba1398967229771__section_N100BC_N10011_N10001"><h2 class="title sectiontitle">Recommendations for Tuning Link</h2>                  <p class="p">To improve the BER of the receiver, <span class="keyword">Intel</span> recommends that you turn on CTLE in triggered mode during Phase 2 Equalization				for Endpoints or Phase 3 Equalization for Root Ports.</p>			      <p class="p">Use the port <samp class="ph codeph">pipe_g3_txdeemph[17:0]</samp> to transmit the coefficients				corresponding to the Gen3 presets. <span class="keyword">               Intel<sup>Â®</sup>            </span> recommends				transmitting Preset P8 coefficients for A10 receiver to recover data successfully.				The <samp class="ph codeph">pipe_g3_txdeemph</samp> is used to select the link partnerâs				transmitter de-emphasis during equalization.</p>			      <p class="p">Use the port <samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp> to turn on CTLE in triggered				mode during equalization phases.</p>			      <div class="p">				        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1398967229771__table_wg3_rvy_hz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 197. &nbsp;</span>CTLE mode for Gen1/Gen2 speeds of Gen3 capable design</span></span><span class="desc tabledesc">Use this table to drive the <samp xmlns="" class="ph codeph">pipe_g3_rxpresethint</samp> port and set the CTLE in manual mode when						operating at Gen1/Gen2 speeds of a Gen3 capable design.</span></caption>						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d196340e386" valign="top">                           <strong class="ph b">Gen3 capable design										running at Gen1/Gen2 speeds during</strong>                        </th>								                <th class="entry" id="d196340e392" valign="top">                           <strong class="ph b">Supported CTLE - mode										Manual. To use CTLE in manual mode</strong>                        </th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d196340e386 " valign="top">Power up</td>								                <td class="entry" headers="d196340e392 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_iyg_tvy_hz">										                    <li class="li">During power up, set <samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp>											= 3âb000</li>										                    <li class="li">You can use the default CTLE 4S AC Gain											set by Quartus (or)</li>										                    <li class="li">Set the manual CTLE 4S AC Gain using											QSF assignments</li>									                  </ul>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d196340e386 " valign="top">Down train to Gen1/Gen2 (directed or not)									and subsequent re-entry to Gen3</td>								                <td class="entry" headers="d196340e392 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_yzt_vvy_hz">										                    <li class="li">On entry to Gen1/2, set <samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp>											= 3âb000</li>										                    <li class="li">You can use the default CTLE 4S AC Gain											set by Quartus (or)</li>										                    <li class="li">Set the manual CTLE 4S AC Gain using											QSF assignments </li>									                  </ul>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d196340e386 " valign="top">Down train to Gen1/Gen2 </td>								                <td class="entry" headers="d196340e392 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_kn4_xvy_hz">										                    <li class="li">On entry to Gen1/2, set <samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp>											= 3âb000</li>										                    <li class="li">You can use the default CTLE 4S AC Gain											set by Quartus (or)</li>										                    <li class="li">Set the manual CTLE 4S AC Gain using											QSF assignments</li>									                  </ul>								                </td>							              </tr>						            </tbody>					          </table></div>				        <div class="note note" id="jba1398967229771__note_N101FE_N10169_N1013A_N10016_N10001"><span class="notetitle">Note:</span>                <span class="keyword">               Intel<sup>Â®</sup>            </span> does not support use of CTLE in					adaptive mode for Gen1/Gen2 speeds. You must use CTLE in manual mode.</div>			      </div>			      <div class="p">				        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1398967229771__table_vbr_5wy_hz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 198. &nbsp;</span>CTLE mode for Gen3 speed of Gen3 capable design</span></span><span class="desc tabledesc">Use this table to drive the <samp xmlns="" class="ph codeph">pipe_g3_rxpresethint</samp> port and set the CTLE mode to adaptation						mode when operating at Gen3 speed for Gen3 capable designs.</span></caption>						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d196340e511" valign="top">                           <strong class="ph b">Gen3 capable design										running at Gen3 speed during</strong>                        </th>								                <th class="entry" id="d196340e517" valign="top">                           <strong class="ph b">Supported CTLE - mode										Triggered adaptation. To use CTLE in adaptation mode,										Set</strong>                        </th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d196340e511 " valign="top"> 1st time entry to Gen3</td>								                <td class="entry" headers="d196340e517 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_zjr_xwy_hz">										                    <li class="li">In EQ Phase2/3, after far end TX											preset/coefficient requests are completed, set <samp class="ph codeph">pipe_g3_rxpresethint</samp> =											3âb111 and link needs to stay in Recovery for at least											12ms for CTLE adaptation</li>										                    <li class="li">If there is not enough time in EQ											phases, delay can be inserted in Recovery.RcvrLock after											the EQ</li>										                    <li class="li">After that, <samp class="ph codeph">pipe_g3_rxpresethint</samp> should remain 3âb111											for Gen3 even in Recovery</li>									                  </ul>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d196340e511 " valign="top">Redoing EQ in Gen3</td>								                <td class="entry" headers="d196340e517 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_wgp_2xy_hz">										                    <li class="li">                                 <samp class="ph codeph">pipe_g3_rxpresethint</samp> should be set to											3âb000 in EQ Phase2/3 entry</li>										                    <li class="li">Follow the same procedure as first time											link up to Gen3</li>									                  </ul>									                  <p class="p"> </p>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d196340e511 " valign="top">Re-entry to Gen3 after down train to									Gen1/Gen2 (directed or not)</td>								                <td class="entry" headers="d196340e517 " valign="top">									                  <ul class="ul" id="jba1398967229771__ul_tl1_hxy_hz">										                    <li class="li">On subsequent entry to Gen3, set												<samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp> = 3âb111 when											there is valid data and wait for 12ms in Recovery state											for CTLE adaptation</li>									                  </ul>								                </td>							              </tr>						            </tbody>					          </table></div>				        <div class="note note" id="jba1398967229771__note_N10296_N10206_N1013A_N10016_N10001"><span class="notetitle">Note:</span> 					          <p class="p">                  <span class="keyword">               Intel<sup>Â®</sup>            </span>						recommends that you use CTLE in adaptive mode for Gen3 speed. If you want to						use CTLE in manual mode for Gen3 speed, then you must set <samp class="ph codeph">pipe_g3_rxpresethint[2:0]</samp> = 3âb000 and set the						CTLE 4S AC gain value</p>					          <ul class="ul" id="jba1398967229771__ul_ekl_mxy_hz">						            <li class="li">You can use the default CTLE 4S AC Gain set by Quartus							(or)</li>						            <li class="li">Set the manual CTLE 4S AC Gain using QSF							assignments</li>					          </ul>				        </div>			      </div>      </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#jba1442497556004">Preset Mappings to TX De-emphasis</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707104770">Continuous Time Linear Equalization (CTLE)</a></div><div><a class="link" href="http://www.pcisig.com/home" target="_blank">PCI Express Base Specification </a></div><div><a class="link" href="http://www.pcisig.com/home" target="_blank">PIPE Specification </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="ksx1490145873774">
          <h1>
          
            Using Transceiver Toolkit (TTK)/System Console/Reconfiguration Interface to manually tune Arria 10 PCIe designs (Hard IP(HIP) and PIPE) (For debug only) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="ksx1490145873774__section_N10015_N10012_N10001">			      <div class="p">				        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="ksx1490145873774__table_zlz_lyy_hz" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 199. &nbsp;</span>Manual tuning of TX analog settings for PCIe channels</span></span><span class="desc tabledesc">To manually tune TX channels of the <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span>						PCIe designs using TTK/System Console/Reconfiguration Interface, you must						set the following attributes</span></caption>						            						            						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d197207e164" valign="top" width="15.384615384615385%">Attribute</th>								                <th class="entry" id="d197207e167" valign="top" width="23.076923076923077%">Default value in PCIe mode</th>								                <th class="entry" id="d197207e170" valign="top" width="30.76923076923077%">Value to be set to use TTK/System									Console</th>								                <th class="entry" id="d197207e173" valign="top" width="30.76923076923077%">Description</th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">user_fir_coeff_ctrl_sel 0x105[7]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">1âb1</p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">1âb0</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Mux to select between static vs dynamic										(port) control<ul class="ul" id="ksx1490145873774__ul_esp_vyy_hz">											                      <li class="li">0 for static setting (to use												TTK/system console for manual tuning)</li>											                      <li class="li">1 for dynamic control (PCIe												mode)</li>										                    </ul>                           </div>									                  <p class="p">Setting this mux										affects										VOD, pre tap and post tap attributes</p>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">pre_emp_switching_ctrl_pre_tap_1t											0x107[4:0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">Controlled by coefficients on the port											<samp class="ph codeph">pipe_g3_txdeemph</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on value set by <samp class="ph codeph">pre_emp_switching_ctrl_pre_tap_1t</samp> register										setting</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Sets 1st Pre tap value<ul class="ul" id="ksx1490145873774__ul_kg5_nzy_hz">											                      <li class="li">Direct mapped</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">pre_emp_sign_pre_tap_1t 0x107[5]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">negative</p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on value set by <samp class="ph codeph">pre_emp_sign_pre_tap_1t											register</samp> setting</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Sets 1st Pre tap sign<ul class="ul" id="ksx1490145873774__ul_fzz_qzy_hz">											                      <li class="li"> - 1 negative (default for PCIe												mode)</li>											                      <li class="li">0 positive</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">vod_output_swing_ctrl 0x109[4:0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">Controlled by coefficients on the port											<samp class="ph codeph">pipe_g3_txdeemph</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on value set by <samp class="ph codeph">vod_output_swing_ctrl</samp> register										setting</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Output swing<ul class="ul" id="ksx1490145873774__ul_dyg_h1z_hz">											                      <li class="li">Direct mapped</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">pre_emp_switching_ctrl_1st_post_tap											0x105[4:0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">Controlled by coefficients on the port											<samp class="ph codeph">pipe_g3_txdeemph</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on value set by <samp class="ph codeph">pre_emp_switching_ctrl_1st_post_tap										</samp>register setting</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Sets 1st Post tap value<ul class="ul" id="ksx1490145873774__ul_yqg_q1z_hz">											                      <li class="li">Direct mapped</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e164 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">pre_emp_sign_1st_post_tap 0x105[6]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e167 " valign="top" width="23.076923076923077%">									                  <p class="p">Negative</p>								                </td>								                <td class="entry" headers="d197207e170 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on value set by <samp class="ph codeph">pre_emp_sign_1st_post_tap</samp>register setting</p>								                </td>								                <td class="entry" headers="d197207e173 " valign="top" width="30.76923076923077%">									                  <div class="p">Set 1st Post tap sign<ul class="ul" id="ksx1490145873774__ul_mkz_51z_hz">											                      <li class="li">- 1 negative (default for PCIe												mode)</li>											                      <li class="li">- 0 positive</li>										                    </ul>                           </div>								                </td>							              </tr>						            </tbody>					          </table></div>				        <div class="note note" id="ksx1490145873774__note_N10196_N10019_N10015_N10012_N10001"><span class="notetitle">Note:</span> You must set the					attribute <samp class="ph codeph">user_fir_coeff_ctrl_sel</samp> located at					register address 0x105[7] back to 1âb1 to allow the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PCI Express PIPE design to listen to the port						<samp class="ph codeph">pipe_g3_txdeemph[17:0]</samp> on each channel for					normal PCIe operation.</div>			      </div>			      <div class="p">				        <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="ksx1490145873774__table_x2j_sc2_3z" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 200. &nbsp;</span>Manual tunning of RX analog settings for PCIe channels</span></span><span class="desc tabledesc">To manually tune RX channels of the <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> PCI Express designs using TTK/System						Console/Reconfiguration Interface, you must set the following						attribute</span></caption>						            						            						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d197207e483" valign="top" width="15.384615384615385%">Attribute</th>								                <th class="entry" id="d197207e486" valign="top" width="23.076923076923077%">Default value in PCIe mode</th>								                <th class="entry" id="d197207e489" valign="top" width="30.76923076923077%">Value to be set to use TTK/System									Console</th>								                <th class="entry" id="d197207e492" valign="top" width="30.76923076923077%">Description</th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d197207e483 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">rrx_pcie_eqz 0x161[2]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e486 " valign="top" width="23.076923076923077%">									                  <p class="p">1âb1</p>								                </td>								                <td class="entry" headers="d197207e489 " valign="top" width="30.76923076923077%">									                  <p class="p">1âb0</p>								                </td>								                <td class="entry" headers="d197207e492 " valign="top" width="30.76923076923077%">									                  <div class="p">Mux to select between static vs dynamic											control<ul class="ul" id="ksx1490145873774__ul_zwl_bd2_3z">											                      <li class="li">0 for static setting (use for												manual tuning)</li>											                      <li class="li">1 for dynamic control (PCIe												mode)</li>										                    </ul>                           </div>									                  <p class="p">Setting this mux										affects										the CTLE 4s gain and 1s gain values</p>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e483 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">adp_4s_ctle_bypass 0x167[0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e486 " valign="top" width="23.076923076923077%">									                  <p class="p">1âb0</p>								                </td>								                <td class="entry" headers="d197207e489 " valign="top" width="30.76923076923077%">									                  <div class="p">										                    <ul class="ul" id="ksx1490145873774__ul_i2p_lcf_3z">											                      <li class="li">1âb0 for Gen3 for Adaptive 4S												CTLE</li>											                      <li class="li">1âb1 for Gen1/Gen2 for Manual 4S												CTLE</li>										                    </ul>									                  </div>								                </td>								                <td class="entry" headers="d197207e492 " valign="top" width="30.76923076923077%">									                  <div class="p">Mux to select between CTLE 4S manual mode vs										adaptive mode<ul class="ul" id="ksx1490145873774__ul_ttj_tj2_3z">											                      <li class="li">0 for CTLE 4S adaptive mode</li>											                      <li class="li">1 for CTLE 4S manual mode</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e483 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">adp_ctle_acgain_4s 0x167[5:1]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e486 " valign="top" width="23.076923076923077%">									                  <p class="p">5âb0</p>								                </td>								                <td class="entry" headers="d197207e489 " valign="top" width="30.76923076923077%">									                  <p class="p">Depends on the value set by										adp_ctle_acgain_4s Register setting</p>								                </td>								                <td class="entry" headers="d197207e492 " valign="top" width="30.76923076923077%">									                  <div class="p">Set CTLE manual 4S AC gain <ul class="ul" id="ksx1490145873774__ul_hcp_wj2_3z">											                      <li class="li">Direct mapped</li>										                    </ul>                           </div>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e483 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">Adp_status_sel 0x14C[5:0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e486 " valign="top" width="23.076923076923077%">									                  <p class="p">Set the mux to 6âb011011</p>								                </td>								                <td class="entry" headers="d197207e489 " valign="top" width="30.76923076923077%">									                  <p class="p">Set the mux to 6âb011011</p>								                </td>								                <td class="entry" headers="d197207e492 " valign="top" width="30.76923076923077%">									                  <p class="p">Sets the test mux to read the CTLE converged										values from 0x177[3:0]</p>								                </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d197207e483 " valign="top" width="15.384615384615385%">									                  <p class="p">                              <samp class="ph codeph">Test_mux 0x177[3:0]</samp>                           </p>								                </td>								                <td class="entry" headers="d197207e486 " valign="top" width="23.076923076923077%">									                  <p class="p">Read values. Map 4 bit value read out to 5										bit gain values</p>								                </td>								                <td class="entry" headers="d197207e489 " valign="top" width="30.76923076923077%">									                  <p class="p">Read values. Map 4 bit value read out to 5										bit gain values</p>								                </td>								                <td class="entry" headers="d197207e492 " valign="top" width="30.76923076923077%">Reflects the converged values from CTLE									adaptation</td>							              </tr>						            </tbody>					          </table></div>				        <div class="note note" id="ksx1490145873774__note_N102C9_N101A7_N10015_N10012_N10001"><span class="notetitle">Note:</span> You must set the					attribute <samp class="ph codeph">rrx_pcie_eqz</samp> located at register					address 0x161[2] back to 1âb1 to allow the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PCIe PIPE design to listen to the port<samp class="ph codeph"> pipe_g3_rxpresethint[2:0]</samp> on each channel for					normal PCIe operation.</div>			      </div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/mwh1410385117325#mwh1410384298730" target="_blank">Debugging Transceiver Links with Transceiver				Toolkit</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706952710">
          <h1>
          
            CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The common public radio interface (CPRI) is a high-speed serial interface developed		for wireless network radio equipment controller (REC) to uplink and downlink data from available remote radio equipment (RE). 	 </span>   </div> 	     <p class="p"> The CPRI protocol defines the interface of radio base stations between		the REC and the RE. The physical		layer supports both the electrical interfaces (for example, traditional radio		base stations) and the optical interface (for example, radio base stations with		a remote radio head). The scope of the CPRI specification is restricted to the		link interface only, which is a point-to-point interface. The link has all the		features necessary to enable a simple and robust usage of any given REC and RE		network topology, including a direct interconnection of multiport REs. 	 </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706954072">
          <h1>
          
            Transceiver Channel Datapath and Clocking for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706954072__fig_3CD856C033AE411EAF1F098C990BF835"><span class="figcap"><span class="enumeration fig-enumeration">Figure 115.&nbsp;</span>Transceiver Channel Datapath and Clocking for CPRI</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706954072__image_A2FE4A7380EF46BF9F02D3268598D3AF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706953053.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706954072__table_D200DB4EF28E4C0CBE3C44745812E14C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 201. &nbsp;</span>Channel Width Options for Supported Serial Data Rates</span></span></caption>                                                                        <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th align="center" class="entry" id="d198707e160" rowspan="3" valign="middle" width="11.11111111111111%">Serial Data Rate (Mbps)			 </th> 			               <th align="center" class="entry" colspan="4" id="d198707e163" valign="middle">Channel Width (FPGA-PCS Fabric) 			 </th> 		             </tr> 		             <tr class="row" valign="middle"> 			               <th align="center" class="entry" colspan="2" id="d198707e169" valign="middle">8/10 Bit Width 			 </th> 			               <th align="center" class="entry" colspan="2" id="d198707e172" valign="middle">16/20 Bit Width 			 </th> 		             </tr> 		             <tr class="row" valign="middle"> 			               <th align="center" class="entry" id="d198707e178" valign="middle" width="22.22222222222222%">8-Bit 			 </th> 			               <th align="center" class="entry" id="d198707e181" valign="middle" width="22.22222222222222%">16-Bit 			 </th> 			               <th align="center" class="entry" id="d198707e184" valign="middle" width="22.22222222222222%">16-Bit 			 </th> 			               <th align="center" class="entry" id="d198707e187" valign="middle" width="22.22222222222222%">32-Bit 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row">			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">614.4<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_46" name="fnsrc_46"><sup>46</sup></a>						            </td>			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">Yes			 </td>			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">Yes </td>			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">N/A			 </td>			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">N/A			 </td>		             </tr>		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">1228.8 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">2457.6 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">3072 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">4915.2 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">Yes 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">6144 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">Yes 			  			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d198707e160 " valign="top" width="11.11111111111111%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e178 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e169 d198707e181 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e184 " valign="middle" width="22.22222222222222%">N/A 			 </td> 			               <td align="center" class="entry" headers="d198707e163 d198707e172 d198707e187 " valign="middle" width="22.22222222222222%">Yes 			 </td> 		             </tr> 		          </tbody> 	        </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706954072__table_n5z_g2q_dx" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 202. &nbsp;</span>Interface Width Options for 10.1376 Gbps and 12.16512 Gbps Data				Rates</span></span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th align="center" class="entry" id="d198707e344" rowspan="2" valign="middle" width="20%">Serial Data Rate (Mbps) </th>						            <th align="center" class="entry" colspan="2" id="d198707e347" valign="middle">Interface Width </th>					          </tr>					          <tr class="row" valign="middle">						            <th align="center" class="entry" id="d198707e353" valign="middle" width="20%">FPGA fabric - Enhanced PCS (bit)</th>						            <th align="center" class="entry" id="d198707e356" valign="middle" width="40%">Enhanced PCS - PMA (bit) </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d198707e344 d198707e353 " valign="top" width="20%">10137.6 </td>						            <td align="center" class="entry" headers="d198707e347 d198707e356 " valign="middle" width="40%">66</td>						            <td align="center" class="entry" headers="d198707e347 " valign="middle" width="40%">32, 40,							64</td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d198707e344 d198707e353 " valign="top" width="20%">12165.12 </td>						            <td align="center" class="entry" headers="d198707e347 d198707e356 " valign="middle" width="40%">66 </td>						            <td align="center" class="entry" headers="d198707e347 " valign="middle" width="40%">40, 64						</td>					          </tr>				        </tbody>			      </table></div>   </div> <div class="related-links"></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_46" name="fntarg_46"><sup>46</sup></a>  Over-sampling								is required to implement 614.4Mbps</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706954509">
          <h1>
          
            TX PLL Selection for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc"> Choose a transmitter PLL that fits your required data rate. 	 </span>   </div> 	   	   <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706954509__table_3DC23099CB284797BF6559E025CC5A9E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 203. &nbsp;</span>TX PLL Supported Data Rates</span></span><span class="desc tabledesc">ATX and fPLL support the clock bonding feature.</span></caption>                                    <thead align="left" class="thead">   			          <tr class="row" valign="middle">   				            <th align="center" class="entry" id="d199878e169" valign="middle" width="25%">TX PLLs   				</th>   				            <th align="center" class="entry" id="d199878e172" valign="middle" width="75%">Supported Data Rate (Mbps)   				</th>   			          </tr>            </thead>   			       <tbody class="tbody">   				         <tr class="row">   					           <td align="center" class="entry" headers="d199878e169 " valign="top" width="25%">ATX   					</td>   					           <td align="center" class="entry" headers="d199878e172 " valign="top" width="75%"> 614.4, 1228.8, 2457.6, 3072, 4915.2, 6144,  						8110.08, 9830.4,  						10137.6,  						12165.12  					</td>   				         </tr>   				         <tr class="row">   					           <td align="center" class="entry" headers="d199878e169 " valign="top" width="25%">fPLL   					</td>   					           <td align="center" class="entry" headers="d199878e172 " valign="top" width="75%"> 614.4, 1228.8, 2457.6, 3072, 4915.2, 6144,  						8110.08,  						9830.4,  						10137.6, 12165.12  					</td>   				         </tr>   				         <tr class="row">   					           <td align="center" class="entry" headers="d199878e169 " valign="top" width="25%">CMU   					</td>   					           <td align="center" class="entry" headers="d199878e172 " valign="top" width="75%"> 614.4, 1228.8, 2457.6, 3072, 4915.2, 6144,  						8110.08,  						9830.4,  						10137.6</td>   				         </tr>   			       </tbody>   		     </table></div>	       <div class="section" id="nik1398706954509__section_N10082_N10019_N10001">			      <div class="note note" id="nik1398706954509__note_N10085_N10082_N10019_N10001"><span class="notetitle">Note:</span> 								        <ul class="ul" id="nik1398706954509__ul_jwx_4rs_sv">					          <li class="li">Channels that use the CMU PLL cannot be bonded. The CMU PLL that provides						the clock can only drive channels in the transceiver bank where it						resides.</li>					          <li class="li">Over-sampling is required to implement 614.4Mbps.</li>				        </ul>											      </div>		    </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706954914">
          <h1>
          
            Auto-Negotiation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> When auto-negotiation is required, the channels initialize at		the highest supported frequency and switch to successively lower data rates if		frame synchronization is not achieved. If your design requires		auto-negotiation, choose a base data rate that minimizes the number of PLLs		required to generate the clocks required for data transmission. 	 </span>   </div> 	     <p class="p"> By selecting an appropriate base data rate, you can change data rates		by changing the local clock generation block (CGB) divider. If a single base		data rate is not possible, you can use an additional PLL to generate the		required data rates. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706954914__table_4FF2E3A260904AF68832E9938B82B47D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 204. &nbsp;</span>Recommended Base Data Rates and Clock Generation Blocks for		Available Data Rates</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row" valign="middle"> 			               <th align="center" class="entry" id="d200077e171" valign="middle" width="20%">Data Rate (Mbps) 			 </th> 			               <th align="center" class="entry" id="d200077e174" valign="middle" width="40%">Base							Data Rate (Mbps) </th> 			               <th align="center" class="entry" id="d200077e177" valign="middle" width="40%">Local CGB Divider 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">1228.8 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">8 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">2457.6 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">4 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">3072.0 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">6144.0 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">2 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">4915.2 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">2 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">6144.0 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">6144.0 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">1 			 </td> 		             </tr> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d200077e171 " valign="top" width="20%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d200077e174 " valign="top" width="40%">9830.4 			 </td> 			               <td align="center" class="entry" headers="d200077e177 " valign="top" width="40%">1 			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706955320">
          <h1>
          
            Supported Features for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">The CPRI protocol places stringent requirements on the amount of		latency variation that is permissible through a link that implements these		protocols. 	 </span>   </div> 	     <p class="p"> CPRI (Auto) and CPRI (Manual) transceiver configuration rules are both			available for CPRI designs. Both modes use the same functional blocks, but the			configuration mode of the word aligner is different between the Auto and Manual modes.			In CPRI (Auto) mode, the word aligner works in deterministic mode. In CPRI (Manual)			mode, the word aligner works in manual mode. </p> 	     <p class="p"> To avoid transmission interference in time division multiplexed systems, every			radio in a cell network requires accurate delay estimates with minimal delay			uncertainty. Lower delay uncertainty is always desired for increased spectrum efficiency			and bandwidth. The Arria 10 devices are designed with features to minimize the delay			uncertainty for both RECs and REs. </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706957519">
          <h1>
          
            Word Aligner in Deterministic Latency Mode for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The deterministic latency state machine in the word aligner		reduces the known delay variation from the word alignment process. It		automatically synchronizes and aligns the word boundary by slipping one half of a serial clock cycle (1UI) in the deserializer.</span> Incoming data to the word aligner is aligned to the boundary	 of the word alignment pattern (K28.5).   </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706957519__fig_C2DACA002C9C48E4AEAF40BA9FD27D5D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 116.&nbsp;</span> 		          <strong xmlns="" class="ph b">Deterministic Latency State Machine in the Word Aligner</strong>		       </span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706957519__image_C0F9DABFFD964CC79C5AAB928729DA5E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706955725.svg" type="image/svg+xml"></embed></div><br xmlns="">			     </div></div> 	     <p class="p"> When using deterministic latency state machine mode, assert <samp class="ph codeph">rx_std_wa_patternalign</samp> to initiate the pattern alignment			after the reset sequence is complete. This is an edge-triggered signal in all cases			except one: when the word aligner is in manual mode and the PMA width is 10, in which			case <samp class="ph codeph">rx_std_wa_patternalign</samp> is level sensitive.			</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706957519__fig_F10386F654794AB9852D9EB4223E5B17"><span class="figcap"><span class="enumeration fig-enumeration">Figure 117.&nbsp;</span>Word Aligner in Deterministic Mode Waveform</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706957519__image_qfl_dj5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/ifz1477425910698.svg" type="image/svg+xml"></embed>		    </div></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707164465">Word Aligner</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398706957987">
          <h1>
          
            Transmitter and Receiver Latency 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody">		    <p class="p"> The latency variation from the link synchronization function (in the word			aligner block) is deterministic with the <samp class="ph codeph">rx_bitslipboundaryselectout</samp> port. Additionally, you can use the <samp class="ph codeph">tx_bitslipboundaryselect</samp> port to fix the round trip			transceiver latency for port implementation in the remote radio head to compensate for			latency variation in the word aligner block. The <samp class="ph codeph">tx_bitslipboundaryselect</samp> port is available to control the number of bits			to be slipped in the transmitter serial data stream. You can optionally use the <samp class="ph codeph">tx_bitslipboundaryselect</samp> port to round the round-trip			latency to a whole number of cycles. </p>		    <p class="p">When using the byte deserializer, additional logic is required in the FPGA			fabric to determine if the comma byte is received in the lower or upper byte of the			word. The delay is dependent on the word in which the comma byte appears. </p>	  </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706959260">
          <h1>
          
            Word Aligner in Manual Mode for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	     <div class="shortdesc">When configuring the word aligner in CPRI (Manual), the word aligner parses the incoming data stream for a specific alignment character.  After <samp class="ph codeph">rx_digitalreset</samp> deasserts, asserting the <samp class="ph codeph">rx_std_wa_patternalign</samp> triggers the word aligner to look for the predefined word alignment pattern or its complement in the received data stream.  It is important to note that the behavior of the word aligner in Manual mode operates in different ways depending on the PCS-PMA interface width.   	 </div>      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="table_N1004D_N1001F_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap">Word Aligner Signal Status Behaviors in Manual Mode</span></span></caption>                                                            <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d200689e36" valign="top" width="24.46555819477435%">PCS-PMA Interface Width</th>                  <th class="entry" id="d200689e39" valign="top" width="24.46555819477435%">                     <samp class="ph codeph">rx_std_wa_patternali</samp>gn Behavior</th>                  <th class="entry" id="d200689e45" valign="top" width="27.31591448931116%">                     <samp class="ph codeph">rx_syncstatus</samp> Behavior</th>                  <th class="entry" id="d200689e51" valign="top" width="23.752969121140143%">                     <samp class="ph codeph">rx_patterndetect</samp> Behavior</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d200689e36 " valign="top" width="24.46555819477435%">10</td>                  <td class="entry" headers="d200689e39 " valign="top" width="24.46555819477435%">Level sensitive</td>                  <td class="entry" headers="d200689e45 " valign="top" width="27.31591448931116%">One parallel clock cycle (When three control patterns are detected)</td>                  <td class="entry" headers="d200689e51 " valign="top" width="23.752969121140143%">One parallel clock cycle</td>               </tr>               <tr class="row">                  <td class="entry" headers="d200689e36 " valign="top" width="24.46555819477435%">20</td>                  <td class="entry" headers="d200689e39 " valign="top" width="24.46555819477435%">Edge sensitive</td>                  <td class="entry" headers="d200689e45 " valign="top" width="27.31591448931116%">Remains asserted until next rising edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>                  </td>                  <td class="entry" headers="d200689e51 " valign="top" width="23.752969121140143%">One parallel clock cycle</td>               </tr>            </tbody>         </table></div>   </div> 	  	        <div class="section" id="nik1398706959260__section_N100A2_N1009A_N10001"><h2 class="title sectiontitle">PCS-PMA Width = 10</h2>                  <p class="p">When the PCS-PMA interface width is 10, 3 consecutive word alignment patterns found after the initial word alignment in a different word boundary causes the word aligner to resynchronize to this new word boundary if the <samp class="ph codeph">rx_std_wa_patternalign</samp> remains asserted; <samp class="ph codeph">rx_std_wa_patternalign</samp> is level sensitive. If you deassert <samp class="ph codeph">rx_std_wa_patternalign</samp>, the word aligner maintains the current word boundary even when it finds the alignment pattern in a new word boundary. When the word aligner is synchronized to the new word boundary, <samp class="ph codeph">rx_patterndetect</samp> and <samp class="ph codeph">rx_syncstatus</samp> are asserted for one parallel clock cycle.</p>      </div>      <div class="section" id="nik1398706959260__section_N100BF_N1009A_N10001"><h2 class="title sectiontitle">PCS-PMA Width =20</h2>                  <p class="p">When the PMA-PCS width is 20, any alignment pattern found after the initial        alignment in a different word boundary causes the word aligner to resynchronize to this new        word boundary on the rising edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>;          <samp class="ph codeph">rx_std_wa_patternalign</samp> is edge sensitive. The word        aligner        maintains        the current word boundary until the next rising edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>. When the word aligner is synchronized to the new word        boundary, <samp class="ph codeph">rx_patterndetect</samp>        asserts        for one parallel clock cycle and rx_syncstatus        remains        asserted until the next rising edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706959260__fig_05EA4BA049874806AE90382ED7C1404A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 118.&nbsp;</span>Word Aligner in Manual Alignment Mode Waveform</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398706959260__image_zcv_jj5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/eps1477426018438.svg" type="image/svg+xml"></embed>			      </div></div>      </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707164465">Word Aligner</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706962157">
          <h1>
          
            How to Implement CPRI in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398706962157__prereq_5603522819C34345A095958B672C19A6"> 		       <p class="p"> You should be familiar with the Standard PCS and PMA architecture,		  PLL architecture, and the reset controller before implementing your CPRI		  protocol. 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398706962157__steps_F288AE1C44C347AABAB800141A16D3BD"><li class="li step stepexpand" id="nik1398706962157__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Instantiate the <span class="keyword wintitle">Arria 10 Transceiver Native PHY IP</span> from the IP Catalog. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a> for more details.			 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_5781D8A0A84246F8A0FD7B146B09E1B4">            <span class="ph cmd"> Select 			 <span class="ph uicontrol">CPRI (Auto)</span> or 			 <span class="ph uicontrol">CPRI (Manual)</span> from the 			 <strong class="ph b">Transceiver configuration rules</strong> list located under 			 <span class="keyword wintitle">Datapath Options</span>, depending on which protocol you are			 implementing.</span> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_84432D2B5A8F4DCDAF5477D02DD72E3E">            <span class="ph cmd"> Use the parameter			 values in the tables in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728">Native PHY IP Parameter Settings for CPRI</a>			 as a starting point. Or, you can use the protocol presets described in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Preset Configuration Options</a>. You can then			 modify the setting to meet your specific requirements.</span> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_1E9AB8407E4B4D2D94365F6A8ADEB5D9">            <span class="ph cmd"> Click 			 <strong class="ph b">Generate</strong> to generate the Native PHY IP (this is your RTL			 file).</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706962157__fig_1294B33622FA48F1A425ED3F2BE47A47"><span class="figcap"><span class="enumeration fig-enumeration">Figure 119.&nbsp;</span>Signals and Ports of Native PHY IP for CPRI</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706962157__image_870E1C6CE64140D3BABD441982978623" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706960197.svg" type="image/svg+xml"></embed></div><br xmlns="">							            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_FE0F305666994CB9851DCF00D9615592">            <span class="ph cmd"> Instantiate and			 configure your PLL. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_C353005B69434848A751FEACCD82E22C">            <span class="ph cmd">Create a			 transceiver reset controller.</span> 		          <div class="itemgroup info">You can use your own reset controller or use the Native PHY Reset			 Controller IP. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_6AD989E5844742A19729C106B769A7D7">            <span class="ph cmd"> Connect the Native PHY IP to the PLL IP core and the reset controller. Use the					information in the following figure to connect the ports.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706962157__fig_3655881B3DAD4318B605A452227F3046"><span class="figcap"><span class="enumeration fig-enumeration">Figure 120.&nbsp;</span> Connection Guidelines for a CPRI PHY Design</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706962157__image_FE5AEF988AAD4547A7B97B559DB95292" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706961185.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706962157__step_699F8E796E2741718D78099A35130957">            <span class="ph cmd">Simulate your			 design to verify its functionality.</span> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370" title="For more information about Standard PCS architecture">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706817870" title="Port definitions for the Transceiver Native PHY Standard Datapath">Standard PCS Ports</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706959728">
          <h1>
          
            Native PHY IP Parameter Settings for CPRI 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_E67015D0BF9E4A44B7C32EEC25B2574B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 205. &nbsp;</span>General and Datapath Options</span></span><span class="desc tabledesc">The first two sections of the				Parameter				Editor for the Native PHY IP provide a list of general and				datapath options to customize the transceiver. </span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d201349e148" valign="middle" width="60%">Parameter </th>						            <th class="entry" id="d201349e151" valign="middle" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Message level for rule violations</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">							              <p class="p">								                <strong class="ph b">error</strong>							              </p>							              <p class="p">								                <strong class="ph b">warning</strong>							              </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">                     <strong class="ph b">Transceiver configuration								rules</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">																					              <p class="p">                        <span class="ph uicontrol">CPRI								(Auto)</span>                     </p>							              <p class="p">                        <span class="ph uicontrol">CPRI								(Manual)</span>                     </p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">                     <strong class="ph b">PMA								configuration rules</strong>                  </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">														              <p class="p">                        <span class="ph uicontrol">basic</span>                     </p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Transceiver mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">																					              <p class="p">                        <strong class="ph b">TX/RX Duplex</strong>                     </p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Number of data channels</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">                     <span class="ph uicontrol">1-36 </span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Data rate</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">														              <p class="p">                        <kbd class="ph userinput">1228.8 Mbps</kbd>							              </p>							              <p class="p">                        <kbd class="ph userinput">2457.6 Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">3072								Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">4915.2								Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">6144								Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">8110.08								Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">9830.4								Mbps</kbd>                     </p>							              <p class="p">                        <kbd class="ph userinput">10137.6 Mbps</kbd>                                                <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728__fn_1"><sup><span class="enumeration fn-enumeration">47</span></sup></a>                     </p>							              <p class="p">                        <kbd class="ph userinput">12165.12 Mbps</kbd>                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728__fn_1"><sup><span class="enumeration fn-enumeration">47</span></sup></a>                     </p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Enable								datapath and interface								reconfiguration</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e148 " valign="top" width="60%">							              <strong class="ph b">Enable simplified data interface</strong>						            </td>						            <td align="center" class="entry" headers="d201349e151 " valign="middle" width="40%">							              <strong class="ph b">On</strong>                  </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_A9725C2D1A3741BDAE9AE529BF90929A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 206. &nbsp;</span>TX PMA Parameters</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d201349e384" valign="middle" width="60%">Parameter </th>						            <th class="entry" id="d201349e387" valign="middle" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">TX channel bonding mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">														              <p class="p">                        <strong class="ph b">Not Bonded / PMA Bonding Only /									PMA and PCS Bonding</strong>                     </p>																				            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <strong class="ph b">TX local clock division factor</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">1</strong>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <strong class="ph b">Number of TX PLL clock inputs per								channel</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">1</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <strong class="ph b">Initial TX PLL clock input								selection</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">                     <strong class="ph b">0</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_clkout port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_div_clkout port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">On</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <strong class="ph b">tx_pma_div_clkout division								factor</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">                     <span class="ph uicontrol">2</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_elecidle port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_qpipullup port (QPI)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <strong class="ph b">Enable tx_pma_qpipulldn port								(QPI)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_txdetectrx port (QPI)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">							              <strong class="ph b">Enable tx_pma_rxfound port (QPI)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e384 " valign="top" width="60%">                     <span class="ph uicontrol">Enable								rx_seriallpbken port</span>                  </td>						            <td align="center" class="entry" headers="d201349e387 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>                  </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_49559714EC8B4D3ABFF8BCE412DA29DC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 207. &nbsp;</span>RX PMA Parameters</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d201349e612" valign="middle" width="60%">Parameter </th>						            <th class="entry" id="d201349e615" valign="middle" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">Number of CDR reference								clocks</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">1</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">Selected CDR reference clock </strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">0</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">Selected CDR reference clock frequency </strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">Select legal range							defined by the Quartus Prime software </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">PPM detector threshold </strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">1000</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <span class="ph uicontrol">CTLE								adaptation								mode</span>                  </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <span class="ph uicontrol">manual</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">DFE								adaptation mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">							              <strong class="ph b">disabled</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <span class="ph uicontrol">Number								of fixed dfe taps</span>                  </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <span class="ph uicontrol">3</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">Enable rx_pma_clkout port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">Enable rx_pma_div_clkout port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">							              <strong class="ph b">On</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">							              <strong class="ph b">rx_pma_div_clkout division factor</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">2</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_pma_clkslip port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_pma_qpipulldn port								(QPI)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_is_lockedtodata								port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">On</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_is_lockedtoref								port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">On</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_set_locktodata and								rx_set_locktoref ports</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable rx_seriallpbken port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e612 " valign="top" width="60%">                     <strong class="ph b">Enable PRBS verifier control and								status ports</strong>						            </td>						            <td align="center" class="entry" headers="d201349e615 " valign="middle" width="40%">                     <strong class="ph b">Off</strong>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_B95C217E8B6041F98C438509471D8F8E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 208. &nbsp;</span>Standard PCS Parameters</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d201349e894" valign="middle" width="60%">Parameters </th>						            <th class="entry" id="d201349e897" valign="middle" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Standard PCS / PMA interface width</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <strong class="ph b">20</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <span class="ph uicontrol">FPGA								fabric / Standard TX PCS interface								width</span>                  </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">32</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <span class="ph uicontrol">FPGA								fabric / Standard RX PCS interface								width</span>                  </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">32</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable								'Standard								PCS'								low latency mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <strong class="ph b">Off</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">TX FIFO								mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <span class="ph uicontrol">register_fifo</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">RX FIFO								mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <span class="ph uicontrol">register_fifo</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								tx_std_pcfifo_full port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								tx_std_pcfifo_empty port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								rx_std_pcfifo_full								port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								rx_std_pcfifo_empty port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">TX byte serializer mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">																					              <p class="p">                        <span class="ph uicontrol">Serialize								x2</span>                     </p>																				            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">RX byte deserializer mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">																					              <p class="p">                        <span class="ph uicontrol">Deserialize									x2</span>                     </p>																				            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable TX 8B/10B encoder</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <span class="ph uicontrol">On</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable TX 8B/10B disparity control</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable RX 8B/10B decoder</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">On</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">RX rate match								FIFO mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <span class="ph uicontrol">Disabled</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">RX rate match								insert / delete -ve pattern (hex)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <kbd class="ph userinput">0x00000000 </kbd>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">RX rate match								insert / delete +ve pattern (hex)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <kbd class="ph userinput">0x00000000 </kbd>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								rx_std_rmfifo_full port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">Enable								rx_std_rmfifo_empty port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <strong class="ph b">                        PCI Express*								Gen3								rate match FIFO mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <strong class="ph b">Bypass</strong>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable TX bit slip</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <p class="p">                        <span class="ph uicontrol">Off</span>								(CPRI Auto configuration)</p>														              <p class="p">                        <span class="ph uicontrol">On</span> (CPRI								Manual configuration)</p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable tx_std_bitslipboundarysel port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <p class="p">                        <span class="ph uicontrol">Off</span>								(CPRI Auto configuration)</p>														              <p class="p">                        <span class="ph uicontrol">On</span> (CPRI								Manual configuration)</p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">RX word aligner mode</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <p class="p">                        <span class="ph uicontrol">deterministic									latency</span> (CPRI Auto								configuration)</p>														              <p class="p">                        <span class="ph uicontrol">manual									(FPGA									fabric controlled)</span> (CPRI								Manual configuration)</p>																											            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">RX word aligner pattern length</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">10</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">RX word aligner pattern (hex)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">							              <kbd class="ph userinput">0x000000000000017c</kbd>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Number of word alignment patterns to achieve								sync</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">3								</span>                                          <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728__fn_x"><sup><span class="enumeration fn-enumeration">48</span></sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Number of invalid data words to lose sync</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">3								</span>                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728__fn_x"><sup><span class="enumeration fn-enumeration">48</span></sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Number of valid data words to decrement error								count</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">3								</span>                     <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706959728__fn_x"><sup><span class="enumeration fn-enumeration">48</span></sup></a>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">                     <span class="ph uicontrol">Enable								fast sync status reporting for deterministic latency								SM</span>                  </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">On								/								Off</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable rx_std_wa_patternalign port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">														              <p class="p">                        <span class="ph uicontrol">On / Off</span>							              </p>													            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable rx_std_wa_a1a2size port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable rx_std_bitslipboundarysel port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">														              <p class="p">                        <span class="ph uicontrol">Off</span> (CPRI								Auto configuration)</p>														              <p class="p">                        <span class="ph uicontrol">On</span>								(CPRI Manual configuration)</p>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">							              <strong class="ph b">Enable rx_bitslip port</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">														              <p class="p">                        <span class="ph uicontrol">Off</span> (CPRI								Auto configuration)</p>							              <p class="p">                        <span class="ph uicontrol">On</span> (CPRI								Manual configuration)</p>																				            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">All options under <strong class="ph b">Bit								Reversal and Polarity Inversion</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e894 " valign="top" width="60%">All options under <strong class="ph b">                        PCIe* Ports</strong>						            </td>						            <td align="center" class="entry" headers="d201349e897 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_CC4AA12E35AB43E59ABC7EFD0E24A33A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 209. &nbsp;</span>Dynamic Reconfiguration</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row" valign="middle">						            <th class="entry" id="d201349e1547" valign="middle" width="60%">Parameter </th>						            <th class="entry" id="d201349e1550" valign="middle" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Enable dynamic reconfiguration</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Share reconfiguration interface</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Enable								Altera								Debug								Master								Endpoint</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">                     <span class="ph uicontrol">Enable embedded							debug</span>                  </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">                     <span class="ph uicontrol">Enable capability							registers</span>                  </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">                     <span class="ph uicontrol">Set user-defined IP							identifier</span>                  </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">0</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">                     <span class="ph uicontrol">Enable control and status							registers</span>                  </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">                     <span class="ph uicontrol">Enable prbs soft							accumulators</span>                  </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Configuration file prefix</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">							              <samp class="ph codeph">altera_xcvr_native_a10</samp>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Generate SystemVerilog package file</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Generate C header file</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d201349e1547 " valign="top" width="60%">							              <strong class="ph b">Generate MIF (Memory Initialization File)</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1550 " valign="middle" width="40%">                     <span class="ph uicontrol">Off</span>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706959728__table_9480A5301755426481BFF3C90E7F621C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 210. &nbsp;</span>Generation				Options</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d201349e1758" valign="top" width="60%">Parameter </th>						            <th class="entry" id="d201349e1761" valign="top" width="40%">Value </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d201349e1758 " valign="top" width="60%">							              <strong class="ph b">Generate parameter documentation file</strong>						            </td>						            <td align="center" class="entry" headers="d201349e1761 " valign="middle" width="40%">                     <span class="ph uicontrol">On</span>						            </td>					          </tr>				        </tbody>			      </table></div>	  </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706959728__fn_1"><sup>47</sup></a>   10137.6 Mbps and 12165.12 Mbps are implemented									by selecting 10GBase-R or 10GBase-R 1588 under Transceiver									configuration rules. The Enhanced PCS is selected when the CPRI									data rate is 10137.6 Mbps and above.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706959728__fn_x"><sup>48</sup></a>  These are unused when the transceiver PHY								is in CPRI								mode.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706962999">
          <h1>
          
            Other Protocols 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
        <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706966018">
          <h1>
          
            Using the &#34;Basic (Enhanced PCS)&#34; and &#34;Basic with KR FEC&#34; Configurations of Enhanced PCS 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You can use 		<span class="keyword">Arria 10</span> transceivers to		configure the Enhanced PCS to support other 10G or 10G-like protocols. The		Basic (Enhanced PCS) transceiver configuration rule allows access to the		Enhanced PCS with full user control over the transceiver interfaces,		parameters, and ports. 	 </p> 	     <p class="p">You can configure the transceivers for Basic functionality using the 		<strong class="ph b">Native PHY IP Basic (Enhanced PCS)</strong> transceiver configuration rule.			 </p> 	     <p class="p">Basic with KR FEC is a KR FEC sublayer support with a low latency physical			coding sublayer (PCS). The KR FEC sublayer increases the bit error rate (BER)			performance of a link. This mode can run up to a data rate of 25.8 Gbps. Use this			configuration to implement applications with low latency or low BER requirements or			applications such as 10 Gbps, 40 Gbps or 100 Gbps Ethernet over backplane (10GBASE-KR			protocol). </p> 	     <p class="p"> The Forward Error Correction (FEC) function is defined in Clause 74 of		IEEE 802.3ap-2007. FEC provides an error detection and correction mechanism		that allows noisy channels to achieve the Ethernet-mandated Bit Error Rate		(BER) of 10<sup class="ph sup">-12</sup>. The FEC sublayer provides additional link margin by		compensating for variations in manufacturing and environmental conditions. To		distinguish it from other FEC mechanisms (for example, Optical Transport		Network FEC), FEC as defined in Clause 74 of IEEE 802.3ap-2007 is called KR		FEC. 	 </p> 	     <div class="note note" id="nik1398706966018__note_N10036_N1000F_N10001"><span class="notetitle">Note:</span> This configuration supports the FIFO in phase			compensation and register modes, and KR FEC PCS blocks. You can implement all other			required logic for your specific application, such as standard or proprietary protocol			multi-channel alignment, either in the FPGA fabric in soft IP or use <span class="keyword">Intel</span>'s 10GBASE-KR PHY IP core product as full solutions in the			FPGA. </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706966018__fig_DA1B4E38A19F4FAAAA921EBE36FBD031"><span class="figcap"><span class="enumeration fig-enumeration">Figure 121.&nbsp;</span>Transceiver Channel Datapath and Clocking for Basic (Enhanced PCS)		  Configuration</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398706966018__image_F36E0BDEEE0C4D46A3DFDE35943ABA22" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706963374.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706966018__fig_E2FC7F9133E74D76B3BA767D4605B32E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 122.&nbsp;</span>Transceiver Channel Datapath and Clocking for a Basic with KR FEC		  Configuration</span><span class="desc figdesc">Clock frequencies in this figure are examples based on a 10.3125 Gbps data				rate.</span><div class="figbody"> 		       			               <embed xmlns="" class="image doc-portal-img" id="nik1398706966018__image_19D0E28004424145896F427CE9FC78B3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706964672.svg" type="image/svg+xml"></embed> 	     </div></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706969716">
          <h1>
          
            How to Implement the Basic (Enhanced PCS) and Basic with KR FEC Transceiver Configuration Rules in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398706969716__prereq_43AB4234DEC348838752006B18AD7684"> 		       <p class="p"> You should be familiar with the Basic (Enhanced PCS) and PMA		  architecture, PLL architecture, and the reset controller before implementing		  the Basic (Enhanced PCS) or Basic with KR FEC Transceiver Configuration Rule. 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398706969716__steps_CCED9DBCC1834F899565E5E69AE0054B"><li class="li step stepexpand" id="nik1398706969716__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Open the IP Catalog and select the 			 <strong class="ph b">Arria 10 Transceiver Native PHY IP</strong>. 		  </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>			 for more details. 		  </div> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_7CBAF0A651B649729ADCD92205B7DC5C">            <span class="ph cmd"> Select 			 <strong class="ph b">Basic (Enhanced PCS)</strong> or <span class="ph uicontrol">Basic with KR FEC</span> from the 			 <strong class="ph b">Transceiver Configuration Rules</strong> list located under 			 <strong class="ph b">Datapath Options</strong>.</span> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_CF58E7D197FD42CBB3B3F7060CF4B925">            <span class="ph cmd">Use the parameter			 values in the tables in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706966440">Transceiver Native PHY IP Parameters for Basic				(Enhanced PCS) and Basic with KR FEC Transceiver Configuration Rules</a> as			 a starting point. Or, you can use the protocol presets described in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. You can then			 modify the settings to meet your specific requirements.</span> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_3A9C371770A04C61A057CEF7DC6AEF8D">            <span class="ph cmd"> Click 			 <strong class="ph b">Finish</strong> to generate the Native PHY IP (this is your RTL			 file).</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706969716__fig_1184C77D0FE545A6B4D7DFEA00FA3698"><span class="figcap"><span class="enumeration fig-enumeration">Figure 123.&nbsp;</span>Signals and Ports of Native PHY IP for Basic							(Enhanced PCS) and Basic with KR FEC Configurations</span><div class="figbody">						            						            <embed xmlns="" class="image doc-portal-img" id="nik1398706969716__image_r3f_sj5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/rgu1477426167240.svg" type="image/svg+xml"></embed>					          </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_C138B71DA68E4EAB85D4A8D66025B66C">            <span class="ph cmd">Configure and instantiate the PLL.</span> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_275D1BD157494DB9A25131EE7848430E">				        <span class="ph cmd">Create a transceiver reset controller. You can use your own					reset controller or use the Transceiver PHY Reset Controller.</span>			      </li><li class="li step stepexpand" id="nik1398706969716__step_4FD45FB3F027448F9E9EFC4DD9B19610">            <span class="ph cmd"> Connect the Native PHY IP core to the PLL IP core and the reset					controller.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706969716__fig_6365087D6A8D4637A17C8862E78F1D17"><span class="figcap"><span class="enumeration fig-enumeration">Figure 124.&nbsp;</span>Connection Guidelines for a Basic (Enhanced PCS) Transceiver				  Design</span><div class="figbody"> 				                                <embed xmlns="" class="image doc-portal-img" id="nik1398706969716__image_65DC63F4DD174CC9A55C46381F8BFEA4" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706968052.svg" type="image/svg+xml"></embed> 			            </div></div> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706969716__fig_374D607A148E48D180566FF568B42687"><span class="figcap"><span class="enumeration fig-enumeration">Figure 125.&nbsp;</span>Connection Guidelines for a Basic with KR FEC Transceiver				  Design</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706969716__image_1092597A007C4FA3A4E33741D4D6EDFF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706968961.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398706969716__step_DD5F351DED86478DAF2EAEF2D1BFE001">            <span class="ph cmd"> Simulate your			 design to verify its functionality.</span> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707121262" title="For more information about Enhanced PCS architecture">Arria 10 Enhanced PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706815424" title="For detailed information about the available ports in the Basic protocol.">Enhanced PCS Ports</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706966440">
          <h1>
          
            Native PHY IP Parameter Settings for Basic (Enhanced PCS) and Basic with KR FEC 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398706966440__section_46E1441B178D4C19AB47656B4D1F05FF">			      <p class="p">This section contains the recommended parameter values for this protocol. Refer to					<cite class="cite">Using the Arria 10 Transceiver Native PHY IP Core</cite> for the full				range of parameter values.</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_1420E121BC14468A8169967588D8521B" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 211. &nbsp;</span>General and Datapath Parameters</span></span><span class="desc tabledesc">The first two sections of the Parameter Editor for the		  Transceiver Native PHY provide a list of general and datapath options to		  customize the transceiver. 		</span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d206002e167" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d206002e173" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			  			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Message level for rule violations</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">error</strong>, 					 <strong class="ph b">warning</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Transceiver configuration rules</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Basic (Enhanced PCS)</strong>, 					 <strong class="ph b">Basic w/KR FEC</strong> 				                    </p> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d206002e167 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">PMA configuration rules</strong> 				                    </p>                     </td>                     <td class="entry" headers="d206002e173 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">Basic</strong>,										<strong class="ph b">QPI</strong>,									<strong class="ph b">GPON</strong>                        </p>                     </td>                  </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Transceiver mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX / RX Duplex</strong>, 					 <strong class="ph b">TX Simplex</strong>, 					 <strong class="ph b">RX Simplex</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of data channels</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong> to 					 <strong class="ph b">96</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Data rate</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">GX transceiver channel: <strong class="ph b">1 Gbps</strong>									                  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706966440__fn_reduced_power"><sup><span class="enumeration fn-enumeration">49</span></sup></a>                            to <strong class="ph b">17.4 Gbps</strong>								                </p>								                <p class="p">GT transceiver channel: <strong class="ph b">1 Gbps</strong>									                  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706966440__fn_reduced_power"><sup><span class="enumeration fn-enumeration">49</span></sup></a> to <strong class="ph b">25.8 Gbps</strong>									                  <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_50" name="fnsrc_50"><sup>50</sup></a>                        </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable datapath and interface reconfiguration</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e167 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable simplified data interface</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e173 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_FDF7B48BF752477B924D58B74E60FC4A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 212. &nbsp;</span>TX PMA Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d206002e423" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d206002e429" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX channel bonding mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Not bonded</strong>, 					 <strong class="ph b">PMA only bonding</strong>, 					 <strong class="ph b">PMA and PCS bonding</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">PCS TX channel bonding master</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Auto</strong>, <strong class="ph b">0</strong> to <strong class="ph b">n-1</strong>,										<strong class="ph b">n</strong>									(where									n = the number of data channels)</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Actual PCS TX channel bonding master</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">n-1</strong> 					 (where n = the number of data channels) 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX local clock division factor</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong>, 					 <strong class="ph b">2</strong>, 					 <strong class="ph b">4</strong>, 					 <strong class="ph b">8</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of TX PLL clock inputs per channel</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong>, 					 <strong class="ph b">2</strong>, 					 <strong class="ph b">3</strong>, 					 <strong class="ph b">4</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e423 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Initial TX PLL clock input selection</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e429 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> 				                    </p> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_clkout port</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_div_clkout port</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol"> tx_pma_div_clkout division factor</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">Disabled</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>, <span class="ph uicontrol">40</span>, <span class="ph uicontrol">66</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_elecidle port</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_qpipullup port (QPI)</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_qpipulldn port (QPI)</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_txdetectrx port (QPI)</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_pma_rxfound port (QPI)</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e423 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_serialpbken port</span>                     </td>                     <td class="entry" headers="d206002e429 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_8D495DDD6C7D4FB8ABD49BB70D5D3756" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 213. &nbsp;</span>RX PMA Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d206002e793" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d206002e799" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of CDR reference clocks</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong> to 					 <strong class="ph b">5</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Selected CDR reference clock</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> to 					 <strong class="ph b">4</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Selected CDR reference clock frequency</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p">For Basic (Enhanced PCS): Depends on the data rate parameter 				  </p> 				                    <p class="p">For Basic with KR FEC: 					 <strong class="ph b">50</strong> to 					 <strong class="ph b">800</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">PPM detector threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">100</strong>, 					 <strong class="ph b">300</strong>, 					 <strong class="ph b">500</strong>, 					 <strong class="ph b">1000</strong> 				                    </p> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">CTLE adaptation mode</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">manual</strong>								                </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">DFE adaptation mode</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">adaptation										enabled</strong>, 									<strong class="ph b">manual</strong>, <strong class="ph b">disabled</strong>                        </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Number of fixed dfe taps</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%"> 				                    <p class="p"> 					                      <strong class="ph b">3</strong>, 					 <strong class="ph b">7</strong> 				                    </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_pma_clkout port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_pma_div_clkout port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol"> rx_pma_div_clkout division factor</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">Disabled</span>, <span class="ph uicontrol">1</span>, <span class="ph uicontrol">2</span>, <span class="ph uicontrol">33</span>, <span class="ph uicontrol">40</span>, <span class="ph uicontrol">66</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable  rx_pma_clkslip port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_pma_qpipulldn port (QPI)</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable  rx_is_lockedtodata port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable  rx_is_lockedtoref port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable  rx_set_locktodata and rx_set_locktoref ports</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_serialpbken port</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e793 " valign="top" width="50%">                        <span class="ph uicontrol">Enable PRBS verifier control and status ports</span>                     </td>                     <td class="entry" headers="d206002e799 " valign="top" width="50%">                        <span class="ph uicontrol">On</span> / <span class="ph uicontrol">Off</span>                     </td>                  </tr> 			  		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_025F0A18DE084236A3106ED6FA784C9D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 214. &nbsp;</span>Enhanced PCS Parameters</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d206002e1199" valign="top" width="50%"> 				                    <p class="p"> Parameter 				  </p> 				                 </th> 				                 <th class="entry" id="d206002e1205" valign="top" width="50%"> 				                    <p class="p"> Range 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enhanced PCS/PMA interface width</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">32</strong>, 					 <strong class="ph b">40</strong>, 					 <strong class="ph b">64</strong> 				                    </p> 				                    <div class="note note" id="nik1398706966440__note_N1052A_N10513_N10502_N104FF_N104D3_N104CA_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Basic with KR FEC allows 					 <strong class="ph b">64</strong> only 				  </div> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">FPGA fabric/Enhanced PCS interface width</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">32</strong>, 					 <strong class="ph b">40</strong>, <strong class="ph b">50</strong>, 					  					 <strong class="ph b">64</strong>, 					 <strong class="ph b">66</strong>, <strong class="ph b">67</strong>                        </p> 				                    <div class="note note" id="nik1398706966440__note_N10564_N10548_N10537_N104FF_N104D3_N104CA_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Basic with KR FEC allows 					 <strong class="ph b">66</strong> only 				  </div> 				                 </td> 			               </tr> 			               <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">Enable										Enhanced										PCS										low latency mode</strong>								                </p>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX/TX FIFO double width mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%">								                <p class="p">                           <strong class="ph b">Phase compensation</strong>, <strong class="ph b">Register</strong>,										<strong class="ph b">Interlaken</strong>, <strong class="ph b">Basic</strong>, <strong class="ph b">Fast									register</strong>                        </p>																                <div class="note note" id="nik1398706966440__note_N107DA_N107B9_N107A8_N106D4_N106A8_N1069F_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Only <strong class="ph b">Basic Enhanced</strong> and <strong class="ph b">Basic Enhanced with KRFEC</strong> are									valid.</div>							              </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO partially full threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">10</strong>, 					 <strong class="ph b">11</strong>, 					 <strong class="ph b">12</strong>, 					 <strong class="ph b">13</strong>, 					 <strong class="ph b">14</strong>, 					 <strong class="ph b">15</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">TX FIFO partially empty threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">1</strong>, 					 <strong class="ph b">2</strong>, 					 <strong class="ph b">3</strong>, 					 <strong class="ph b">4</strong>, 					 <strong class="ph b">5</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_fifo_full port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_fifo_pfull port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_fifo_empty port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_fifo_pempty port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO mode</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Phase Compensation</strong>, 					 <strong class="ph b">Register</strong>, 					 <strong class="ph b">Basic</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO partially full threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> to 					 <strong class="ph b">31</strong> 				                    </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">RX FIFO partially empty threshold</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">0</strong> to 					 <strong class="ph b">31</strong> 				                    </p> 				                 </td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable RX FIFO alignment word deletion (Interlaken)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable RX FIFO control word deletion (Interlaken)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_data_valid port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_full port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_pfull port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_empty port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_pempty port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_del port (10GBASE-R)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_insert port (10GBASE-R)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_rd_en port (Interlaken)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_align_val port (Interlaken)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_fifo_align_cir port (Interlaken)</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable TX 64b/66b encoder</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable RX 64b/66b decoder</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable TX sync header error insertion</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">Enable RX block synchronizer</strong> 				                    </p>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_blk_lock port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX data bitslip</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable TX data polarity inversion</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX data bitslip</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">Enable RX data polarity inversion</strong> 				                    </p> 				                 </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%"> 				                    <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p> 				                 </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_bitslip port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_bitslip port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable RX KR-FEC error marking</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Error marking type</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">10G</strong>, <strong class="ph b">40G</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable KR-FEC TX error insertion</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">KR-FEC TX error insertion spacing</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable tx_enh_frame port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_frame port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e1199 " valign="top" width="50%">                        <span class="ph uicontrol">Enable rx_enh_frame_dian_status port</span>                     </td>                     <td class="entry" headers="d206002e1205 " valign="top" width="50%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr> 		             </tbody> 		          </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_N10C68_N10012_N1000F_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 215. &nbsp;</span>Dynamic Reconfiguration Parameters</span></span></caption>                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d206002e2281" valign="top" width="NaN%">Parameter</th>                     <th class="entry" id="d206002e2284" valign="top" width="NaN%">Range</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable dynamic reconfiguration</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Share reconfiguration interface</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable Altera Debug Master Endpoint</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable embedded debug</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable capability registers</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Set user-defined IP identifier</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">number</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable control and status registers</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Enable prbs soft accumulators</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Configuration file prefix</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">text string</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Generate SystemVerilog package file</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d206002e2281 " valign="top" width="NaN%">                        <span class="ph uicontrol">Generate C header file</span>                     </td>                     <td class="entry" headers="d206002e2284 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>               </tbody>            </table></div>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706966440__table_N10D79_N10012_N1000F_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 216. &nbsp;</span>Generate Options Parameters</span></span></caption>                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d206002e2523" valign="top" width="NaN%">Parameter</th>                     <th class="entry" id="d206002e2526" valign="top" width="NaN%">Range</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d206002e2523 " valign="top" width="NaN%">                        <span class="ph uicontrol">Generate parameter documentation file</span>                     </td>                     <td class="entry" headers="d206002e2526 " valign="top" width="NaN%">                        <p class="p">                           <strong class="ph b">On</strong> / 					 <strong class="ph b">Off</strong> 				                    </p>                     </td>                  </tr>               </tbody>            </table></div>      </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398706966440__fn_reduced_power"><sup>49</sup></a>  Applies when										operating in reduced power modes. For standard power modes,										the Enhanced PCS minimum data rate is 1600 Mbps.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_50" name="fntarg_50"><sup>50</sup></a>  The Enhanced PCS must be configured in										basic mode to support this data rate range.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1401150112587">
          <h1>
          
            How to Enable Low Latency in Basic Enhanced PCS 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body taskbody">		    <div class="section context" id="mta1401150112587__context_N10013_N10010_N10001">			      <p class="p">In the Parameter Editor, use the following settings to enable lowlatency:</p>		    </div>		    <ol class="ol steps"><li class="li step stepexpand" id="mta1401150112587__step_N10021_N1001E_N10010_N10001">				        <span class="ph cmd">Select the <span class="ph uicontrol">Enable 'Enhanced PCS' low latency mode</span> option.</span>			      </li><li class="li step stepexpand" id="mta1401150112587__step_N10031_N1001E_N10010_N10001">            <span class="ph cmd">Select one of the following gear ratios:</span>            <div class="itemgroup info">Single-width mode: <span class="ph uicontrol">32:32</span>, <span class="ph uicontrol">40:40</span>, <span class="ph uicontrol">64:64</span>, <span class="ph uicontrol">66:40</span>, <span class="ph uicontrol">66:64</span>, or <span class="ph uicontrol">64:32</span>            </div>            <div class="itemgroup info">Double-width mode: <span class="ph uicontrol">40:40</span>, <span class="ph uicontrol">64:64</span>, or <span class="ph uicontrol">66:64</span>            </div>         </li><li class="li step stepexpand" id="mta1401150112587__step_N1005F_N1001E_N10010_N10001">            <span class="ph cmd">Select <span class="ph uicontrol">Phase_compensation</span> in the TX and RX FIFO mode list.</span>         </li><li class="li step stepexpand" id="mta1401150112587__step_N10069_N1001E_N10010_N10001">            <span class="ph cmd">If you need the Scrambler and Descrambler features, enable <span class="ph uicontrol">Block Synchronize</span> and use the <span class="ph uicontrol">66:32</span>, <span class="ph uicontrol">66:40</span>, or <span class="ph uicontrol">66:64</span> gear ratio.</span>         </li></ol>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1443078672631">
          <h1>
          
            Enhanced PCS FIFO Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1443078672631__section_N10011_N1000E_N10001"><h2 class="title sectiontitle">Phase Compensation Mode</h2>			      			      <p class="p">Phase compensation mode ensures correct data transfer between the core clock				and parallel clock domains. The read and write sides of the TX				Core				or RX				Core				FIFO must be driven by the same clock frequency. The depth of the				TX or RX FIFO is constant in this mode. Therefore, the TX				Core				or RX				Core				FIFO flag status can be ignored. You can tie <samp class="ph codeph">tx_fifo_wr_en</samp>				or <samp class="ph codeph">rx_data_valid</samp>				to 1.</p>		    </div>		    <div class="section" id="mta1443078672631__section_N10026_N1000E_N10001"><h2 class="title sectiontitle">Basic Mode</h2>			      			      <p class="p">Basic mode allows you to drive the write and read side of a FIFO with different				clock frequencies. <samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> must have a minimum frequency of the lane				data rate divided by 66. The frequency range for <samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> is (data				rate/32) to (data rate/66). For best results, <span class="keyword">Intel</span>				recommends that <samp class="ph codeph">tx_coreclkin</samp> or <samp class="ph codeph">rx_coreclkin</samp> be set to (data rate/32). Monitor the FIFO				flag to control write and read operations.</p>			      <p class="p">For TX FIFO, assert <samp class="ph codeph">tx_enh_data_valid</samp> with				the <samp class="ph codeph">tx_fifo_pfull</samp>				signal going low. This can be done with the following example assignment:</p>			      <pre class="pre codeblock">assign tx_enh_data_valid = ~tx_fifo_pfull;  </pre>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1443078672631__fig_c2m_fxz_lt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 126.&nbsp;</span>TX FIFO Basic Mode Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1443078672631__image_mnx_gxz_lt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1443202074549.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">For RX FIFO, assert <samp class="ph codeph">rx_enh_read_en</samp> with the					<samp class="ph codeph">rx_fifo_pempty</samp>				signal going low. This can be done with the following example assignment: </p>			      <pre class="pre codeblock">assign rx_enh_read_en = ~rx_fifo_pempty;</pre>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1443078672631__fig_kps_hxz_lt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 127.&nbsp;</span>RX FIFO Basic Mode Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1443078672631__image_zft_3xz_lt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1443202075846.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">If you are using even gear ratios, the <samp class="ph codeph">rx_enh_data_valid</samp> signal is				always high. For uneven gear ratios, <samp class="ph codeph">rx_enh_data_valid</samp> toggles. RX				parallel data is valid when <samp class="ph codeph">rx_enh_data_valid</samp> is high. Discard				invalid RX parallel data when the <samp class="ph codeph">rx_enh_datavalid</samp> signal is				low.</p>		    </div>		    <div class="section" id="mta1443078672631__section_N10081_N1000E_N10001"><h2 class="title sectiontitle">Register and Fast Register Mode</h2>			      			      <p class="p">This FIFO mode is used for protocols, which require deterministic latency. You				can tie <samp class="ph codeph">tx_fifo_wr_en</samp>				to 1.</p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1416525108580">
          <h1>
          
            TX Data Bitslip 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">The bit slip feature in the TX gearbox allows you to slip the transmitter bits before they are sent to the serializer.</span>  </div>		    <div class="section" id="mta1416525108580__section_N1001B_N10018_N10001">			      <p class="p">The value specified on the TX bit slip bus indicates the number of bit slips. The minimum slip is one UI. The maximum number of bits slipped is equal to the FPGA fabric-to-transceiver interface width minus 1.  For example, if the FPGA fabric-to-transceiver interface width is 64 bits, the bit slip logic can slip a maximum of 63 bits. Each channel has 6 bits to determine the number of bits to slip. The TX bit slip bus is a level-sensitive port, so the TX serial data is bit slipped statically by TX bit slip port assignments.  Each TX channel has its own TX bit slip assignment and the bit slip amount is relative to the other TX channels. You can improve lane-to-lane skew by assigning TX bit slip ports with proper values.</p>         <p class="p">The following figure shows the effect of slipping <samp class="ph codeph">tx_serial_data[0]</samp> by one UI to reduce the skew with <samp class="ph codeph">tx_serial_data[1]</samp>. After the bit slip, <samp class="ph codeph">tx_serial_data[0]</samp> and <samp class="ph codeph">tx_serial_data[1]</samp> are aligned.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1416525108580__fig_N10026_N1001B_N10018_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 128.&nbsp;</span>TX Bit Slip</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1416869076180.svg" type="image/svg+xml"></embed>         </div></div>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1416526286188">
          <h1>
          
            TX Data Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="mta1416526286188__section_N10013_N10010_N10001">			      <p class="p">Use the TX data polarity inversion feature to swap the positive and negative				signals of a serial differential link if they were erroneously swapped during board				layout. To enable TX data polarity inversion, select the <span class="ph uicontrol">Enable TX data polarity inversion</span> option in the <span class="ph uicontrol">Gearbox</span> section of <span class="keyword">Platform Designer (Standard)</span>. It can				also be dynamically controlled with dynamic reconfiguration.</p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1416522183287">
          <h1>
          
            RX Data Bitslip 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1416522183287__section_N1001B_N10018_N10001">			      <p class="p">The RX				data bit slip in the RX gearbox allows you to slip the recovered				data.				An asynchronous active high edge on the <samp class="ph codeph">rx_bitslip</samp>				port changes the word boundary, shifting <samp class="ph codeph">rx_parallel_data</samp> one bit at a time. Use the <samp class="ph codeph">rx_bitslip</samp> port with its own word aligning logic. Assert the <samp class="ph codeph">rx_bitslip</samp> signal for at least two parallel clock				cycles to allow synchronization. You can verify the word alignment by monitoring					<samp class="ph codeph">rx_parallel_data</samp>. Using the RX				data				bit slip feature is optional.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1416522183287__fig_N10039_N1001B_N10018_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 129.&nbsp;</span>RX Bit Slip</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1416869074854.svg" type="image/svg+xml"></embed>         </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1416526197450">
          <h1>
          
            RX Data Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="mta1416526197450__section_N10013_N10010_N10001">					       <p class="p">Use the RX data polarity inversion feature to swap the positive and negative				signals of a serial differential link if they were erroneously swapped during board				layout. To enable RX data polarity inversion, select the <span class="ph uicontrol">Enable RX data polarity inversion</span> option in the Gearbox section of					<span class="keyword">Platform Designer (Standard)</span>. It can also be dynamically controlled with dynamic				reconfiguration.</p>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398706973096">
          <h1>
          
            Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Use one of the following transceiver configuration rules to implement		protocols such as SONET/SDH, SDI/HD, SATA, or your own custom protocol: 	 </p> 	     <ul class="ul" id="nik1398706973096__ul_38D8FCDE64E146FCB90892D406ED5638"> 		       <li class="li" id="nik1398706973096__li_9773771913664D8CA83875EBF80210EF">Basic protocol 		</li> 		       <li class="li" id="nik1398706973096__li_C7EF91CC31CF4285A4563B914A498968">Basic protocol with low		  latency enabled 		</li> 		       <li class="li" id="nik1398706973096__li_7790081DABBB418EB0672BC3DB3C2EFC">Basic with rate match		  protocol 		</li> 	     </ul> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706973096__fig_E5462E038ED341859AD17D4078807A6E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 130.&nbsp;</span>Transceiver Channel Datapath and Clocking for the Basic and Basic		  with Rate Match Configurations</span><span class="desc figdesc">The clocking calculations in this figure are  for an example when the data rate is 1250 Mbps and the PMA width is 10 bits. 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706973096__image_4529526B02D2496E876F4C98403EE32E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706970184.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> In low latency modes, the transmitter and receiver FIFOs are always enabled.			Depending on the targeted data rate, you can optionally bypass the byte serializer and			deserializer blocks.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706973096__fig_6880F2C987374A76864CC97D36DFBF7D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 131.&nbsp;</span>Transceiver Channel Datapath and Clocking for Basic Configuration		  with Low Latency Enabled</span><span class="desc figdesc">The clocking calculations in this figure are  for an example when the data rate is 1250 Mbps and the PMA width is 10 bits. 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706973096__image_7CA2C7CB0E24480A95E27BEFB7E228F5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706971531.svg" type="image/svg+xml"></embed></div><br xmlns="">			     </div></div> 	     <p class="p"> In low latency modes, the transmitter and receiver FIFOs are always enabled.			Depending on the targeted data rate, you can optionally bypass the byte serializer and			deserializer blocks.</p>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370">Arria 10 Standard PCS Architecture</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706976825">
          <h1>
          
            Word Aligner Manual Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">To use this mode: 	 </p>      <ol class="ol" id="nik1398706976825__ol_4729F35D8343464AB476A58398856D1B"> 		       <li class="li" id="nik1398706976825__li_5BC62C6D964E43F1B28A972DBBC43E71">Set the 		  <span class="ph uicontrol">RX word aligner mode</span> to 		  <span class="ph uicontrol">Manual (FPGA Fabric controlled)</span>. 		</li> 		       <li class="li" id="nik1398706976825__li_5C63AE3184EA4C71A81DC5BC4C36D55A">Set the 		  <span class="ph uicontrol">RX word aligner pattern length</span> option according		  to the PCS-PMA interface width. 		</li> 		       <li class="li" id="nik1398706976825__li_A840E405401349D590E52BBA015EB869">Enter a hexadecimal value in		  the 		  <span class="ph uicontrol">RX word aligner pattern (hex)</span> field. 		</li> 	     </ol> 	     <p class="p"> This mode adds 		<samp class="ph codeph">rx_patterndetect</samp> and 		<samp class="ph codeph">rx_syncstatus</samp>. You can select the 		<span class="ph uicontrol">Enable rx_std_wa_patternalign port</span> option to		enable 		<samp class="ph codeph">rx_std_wa_patternalign</samp>. An active high on 		<samp class="ph codeph">rx_std_wa_patternalign</samp> re-aligns the word aligner one		time. 	 </p> 	     <div class="note note" id="nik1398706976825__note_N1004D_N1000E_N10001"><span class="notetitle">Note:</span>  		       <ul class="ul" id="nik1398706976825__ul_C4F2F417C480462BA30B833C9EBC4267"> 		          <li class="li" id="nik1398706976825__li_8B23C4097E774C01B15A737B7678DC4E"> 			            <samp class="ph codeph">rx_patterndetect</samp> is asserted whenever there is a			 pattern match. 		  </li> 		          <li class="li" id="nik1398706976825__li_61F6DF365C5C4C42B5E2EAEB27A28D2B"> 			            <samp class="ph codeph">rx_syncstatus</samp> is asserted after the word aligner			 achieves synchronization. 		  </li> 		          <li class="li" id="nik1398706976825__li_BA2074E808F34C67AA37BA13136AEAFF">					          <samp class="ph codeph">rx_std_wa_patternalign</samp> is asserted to re-align					and resynchronize. </li> 		          <li class="li" id="nik1398706976825__li_10522E55E2284E69B07C7C753F5DBF66"> If there is more than one			 channel in the design, 			 <samp class="ph codeph">rx_patterndetect</samp>, 			 <samp class="ph codeph">rx_syncstatus</samp> and 			 <samp class="ph codeph">rx_std_wa_patternalign</samp> become buses in which each			 bit corresponds to one channel. 		  </li> 		       </ul> 	     </div> 	     <p class="p">You can verify this feature by monitoring 		<samp class="ph codeph">rx_parallel_data</samp>. 	 </p>      <p class="p">The following timing diagrams demonstrate how to use the ports and show the			relationship between the various control and status signals. In the top waveform,				<samp class="ph codeph">rx_parallel_data</samp> is initially misaligned. After asserting the				<samp class="ph codeph">rx_std_wa_patternalign</samp> signal, it becomes aligned. The bottom			waveform shows the behavior of the <samp class="ph codeph">rx_syncstatus</samp> signal when				<samp class="ph codeph">rx_parallel_data</samp> is already aligned.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706976825__fig_8532A909D3FF408AA22E58A2051A114C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 132.&nbsp;</span>Manual Mode when the PCS-PMA Interface Width is 8 Bits</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 8'hBC and the				word aligner pattern = 8'hBC </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706976825__image_mk3_2mc_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/dmh1468250117918.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">In manual alignment mode, the word alignment operation is manually controlled with the				<samp class="ph codeph">rx_std_wa_patternalign</samp> input signal or the				<samp class="ph codeph">rx_enapatternalign</samp> register. The word aligner operation is			level-sensitive to <samp class="ph codeph">rx_enapatternalign</samp>. The word aligner asserts the				<samp class="ph codeph">rx_syncstatus</samp> signal for one parallel clock cycle whenever it			re-aligns to the new word boundary.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706976825__fig_6AA991F20EB04AD7BE794EDA7B802C91"><span class="figcap"><span class="enumeration fig-enumeration">Figure 133.&nbsp;</span>Manual Mode when the PCS-PMA Interface Width is 10 Bits</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 10'h3BC and				the word aligner pattern = 10'h3BC </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706976825__image_jmg_5mc_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/szj1468250204623.svg" type="image/svg+xml"></embed>		    </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706976825__fig_A3692164E7B94F659DF14D86012DC505"><span class="figcap"><span class="enumeration fig-enumeration">Figure 134.&nbsp;</span>Manual Mode when the PCS-PMA Interface Width is 16 Bits</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph">tx_parallel_data</samp> = 16'hF3BC and				the word aligner pattern = 16'hF3BC </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706976825__image_y2g_xmc_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/ltw1468250254590.svg" type="image/svg+xml"></embed>		    </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706976825__fig_43A35CEFE7E04702A84651BD94513D41"><span class="figcap"><span class="enumeration fig-enumeration">Figure 135.&nbsp;</span>Manual Mode when the PCS-PMA Interface Width is 20 Bits</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 20'hFC3BC and				the word aligner pattern = 20'hFC3BC </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706976825__image_bmq_1nc_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/xru1468250291266.svg" type="image/svg+xml"></embed>		    </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706978214">
          <h1>
          
            Word Aligner Synchronous State Machine Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">To use this mode: 	 </p> 	     <ul class="ul" id="nik1398706978214__ol_CAE8949BE8DF4E8EA548A4AF66190065"> 		       <li class="li" id="nik1398706978214__li_4850CE9AABA3491D9859CA22EC54AB71">Select the 		  <span class="ph uicontrol">Enable TX 8B/10B encoder</span> option. 		</li> 		       <li class="li" id="nik1398706978214__li_3DA5C127BA5C413DB8A867248540C751">Select the 		  <span class="ph uicontrol">Enable RX 8B/10B decoder</span> option. 		</li> 	     </ul> 	     <p class="p">The 8B/10B encoder and decoder add the following additional ports: 	 </p> 	     <ul class="ul" id="nik1398706978214__ul_51E375BE50C44ADFA924BAE800861D40"> 		       <li class="li" id="nik1398706978214__li_EF316F1476874DD7AB0EDAB5214D13E6">            <samp class="ph codeph"> tx_datak</samp> 		       </li> 		       <li class="li" id="nik1398706978214__li_BB321338D0BF4B6481645D17F15BCF79">            <samp class="ph codeph">rx_datak</samp> 		       </li> 		       <li class="li" id="nik1398706978214__li_C0DDFCC3F17F450EB2EF0283889D9E63">            <samp class="ph codeph">			 rx_errdetect</samp> 		       </li> 		       <li class="li" id="nik1398706978214__li_7E133E6213C54EE38C4155116DE05545">            <samp class="ph codeph"> rx_disperr</samp>		  		       </li> 		       <li class="li" id="nik1398706978214__li_51C70F66E8C64054B1AF9DC6F73A6E8F"> 		          <samp class="ph codeph">rx_runningdisp</samp> 		       </li> 	     </ul> 	     <ol class="ol" id="nik1398706978214__ol_4729F35D8343464AB476A58398856D1B"> 		       <li class="li" id="nik1398706978214__li_5BC62C6D964E43F1B28A972DBBC43E71">Set the 		  <span class="ph uicontrol">RX word aligner mode</span> to 		  <span class="ph uicontrol">synchronous state machine</span>. 		</li> 		       <li class="li" id="nik1398706978214__li_5C63AE3184EA4C71A81DC5BC4C36D55A">Set the 		  <span class="ph uicontrol">RX word aligner pattern length</span> option according		  to the PCS-PMA interface width. 		</li> 		       <li class="li" id="nik1398706978214__li_A840E405401349D590E52BBA015EB869">Enter a hexadecimal value in		  the 		  <span class="ph uicontrol">RX word aligner pattern (hex)</span> field. 		</li> 	     </ol> 	     <p class="p"> The RX word aligner pattern is the 8B/10B encoded version of the data		pattern. You can also specify the number of word alignment patterns to achieve		synchronization, the number of invalid data words to lose synchronization, and		the number of valid data words to decrement error count. This mode adds two		additional ports: 		<samp class="ph codeph">rx_patterndetect</samp> and 		<samp class="ph codeph">rx_syncstatus</samp>. 	 </p> 	     <div class="note note" id="nik1398706978214__note_N100A9_N1000F_N10001"><span class="notetitle">Note:</span>  		       <ul class="ul" id="nik1398706978214__ul_C4F2F417C480462BA30B833C9EBC4267"> 		          <li class="li" id="nik1398706978214__li_8B23C4097E774C01B15A737B7678DC4E"> 			            <samp class="ph codeph">rx_patterndetect</samp> is asserted whenever there is a			 pattern match. 		  </li> 		          <li class="li" id="nik1398706978214__li_61F6DF365C5C4C42B5E2EAEB27A28D2B"> 			            <samp class="ph codeph">rx_syncstatus</samp> is asserted after the word aligner			 achieves synchronization. 		  </li> 		          <li class="li" id="nik1398706978214__li_BA2074E808F34C67AA37BA13136AEAFF">					          <samp class="ph codeph">rx_std_wa_patternalign</samp> is asserted to re-align					and re-synchronize. </li> 		          <li class="li" id="nik1398706978214__li_10522E55E2284E69B07C7C753F5DBF66"> If there is more than one			 channel in the design, 			 <samp class="ph codeph">tx_datak</samp>, 			 <samp class="ph codeph">rx_datak</samp>, 			 <samp class="ph codeph">rx_errdetect</samp>, 			 <samp class="ph codeph">rx_disperr</samp>, 			 <samp class="ph codeph">rx_runningdisp</samp>, 			 <samp class="ph codeph">rx_patterndetect</samp>, and 			 <samp class="ph codeph">rx_syncstatus</samp> become buses in which each bit			 corresponds to one channel. 		  </li> 		       </ul> 	     </div> 	     <p class="p">You can verify this feature by monitoring 		<samp class="ph codeph">rx_parallel_data</samp>. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706978214__fig_53BB1011E1F14E6AAB2B277006AFBC28"><span class="figcap"><span class="enumeration fig-enumeration">Figure 136.&nbsp;</span>Synchronization State Machine Mode when the PCS-PMA Interface		  Width is 20 Bits</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706978214__image_9900EA0F17EC4256A8189262C3E431BF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706977231.svg" type="image/svg+xml"></embed></div><br xmlns="">			     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706982149">
          <h1>
          
            RX Bit Slip 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> To use the RX bit slip, select <span class="ph uicontrol">Enable rx_bitslip				port</span> and set the word aligner mode to <span class="ph uicontrol">bit				slip</span>. This adds <samp class="ph codeph">rx_bitslip</samp> as an input			control port. An active high edge on <samp class="ph codeph">rx_bitslip</samp> slips			one bit at a time. When <samp class="ph codeph">rx_bitslip</samp> is toggled, the word			aligner slips one bit at a time on every active high edge. Assert the				<samp class="ph codeph">rx_bitslip</samp> signal for at least two parallel clock cycles to allow			synchronization. You can verify this feature by monitoring <samp class="ph codeph">rx_parallel_data</samp>. </p> 	     <p class="p"> The RX bit slip feature is optional and may or may not be enabled. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706982149__fig_C6EF15128EB44767B3F69FA22196EFEF"><span class="figcap"><span class="enumeration fig-enumeration">Figure 137.&nbsp;</span>RX Bit Slip in 8-bit Mode</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 8'hbc 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706982149__image_73D70AB656614736974812D782CADF1F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706978651.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706982149__fig_EE0A821FDAF1468C8BCD7A421568F0B1"><span class="figcap"><span class="enumeration fig-enumeration">Figure 138.&nbsp;</span>RX Bit Slip in 10-bit Mode</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 10'h3bc 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706982149__image_8A1941EBD1AE49198E3E4598808F42B3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706979358.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706982149__fig_5535A2BF316547639B6FB1C5E65F1A95"><span class="figcap"><span class="enumeration fig-enumeration">Figure 139.&nbsp;</span>RX Bit Slip in 16-bit Mode</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 16'hfcbc 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706982149__image_7ED9BBB5C83248BEAC56BC21222E572E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706980235.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706982149__fig_C0D4EA87C2AA46D5A11454F211199F55"><span class="figcap"><span class="enumeration fig-enumeration">Figure 140.&nbsp;</span>RX Bit Slip in 20-bit Mode</span><span class="desc figdesc">            <samp xmlns="" class="ph codeph"> tx_parallel_data</samp> = 20'h3fcbc </span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706982149__image_EAF105C639A140E581A553137AC85D6F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706981050.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706983438">
          <h1>
          
            RX Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Receiver polarity inversion can be enabled in low latency, basic, and basic rate			match modes.</p> 	     <p class="p">To enable the RX polarity inversion feature, select the <span class="ph uicontrol">Enable RX polarity inversion</span> and <span class="ph uicontrol">Enable rx_polinv port</span> options.</p> 	     <p class="p">This mode adds <samp class="ph codeph">rx_polinv</samp>. If there is more than			one channel in the design, <samp class="ph codeph">rx_polinv</samp> is a bus in which			each bit corresponds to a channel. As long as <samp class="ph codeph">rx_polinv</samp>			is asserted, the RX data received has a reverse polarity.</p> 	     <p class="p">You can verify this feature by monitoring 		<samp class="ph codeph">rx_parallel_data</samp>. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706983438__fig_A27A99E683AC49C49EB0397C331CFAC0"><span class="figcap"><span class="enumeration fig-enumeration">Figure 141.&nbsp;</span>RX Polarity Inversion</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398706983438__image_vd2_ync_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/ecs1468249825946.svg" type="image/svg+xml"></embed>		    </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706984777">
          <h1>
          
            RX Bit Reversal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The RX bit reversal feature can be enabled in low latency, basic, and		basic rate match mode. The word aligner is available in any mode, bit slip,		manual, or synchronous state machine. 	 </p> 	     <p class="p">To enable this feature, select the 		<span class="ph uicontrol">Enable RX bit reversal</span> and 		<span class="ph uicontrol">Enable rx_std_bitrev_ena port</span> options. This adds 		<samp class="ph codeph">rx_std_bitrev_ena</samp>. If there is more than one channel in		the design, 		<samp class="ph codeph">rx_std_bitrev_ena</samp> becomes a bus in which each bit		corresponds to a channel. As long as 		<samp class="ph codeph">rx_std_bitrev_ena</samp> is asserted, the RX data received by		the core shows bit reversal. 	 </p> 	     <p class="p">You can verify this feature by monitoring 		<samp class="ph codeph">rx_parallel_data</samp>. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706984777__fig_7DAD496C34794ED3ABAFCFD29CC0BC22"><span class="figcap"><span class="enumeration fig-enumeration">Figure 142.&nbsp;</span>RX Bit Reversal</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706984777__image_D8B03CB2585F486ABBEA2CD940C6C3CB" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706983781.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706986207">
          <h1>
          
            RX Byte Reversal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The RX byte reversal feature can be enabled in low latency, basic, and basic			rate match mode. The word aligner is available in any mode.</p> 	     <p class="p">To enable this feature, select the <span class="ph uicontrol">Enable RX byte				reversal</span> and <span class="ph uicontrol">Enable rx_std_byterev_ena				port</span> options. This adds <samp class="ph codeph">rx_std_byterev_ena</samp>. If there is more than one channel in the design,				<samp class="ph codeph">rx_std_byterev_ena</samp> becomes a bus in which each bit			corresponds to a channel. As long as <samp class="ph codeph">rx_std_byterev_ena</samp>			is asserted, the RX data received by the core shows byte reversal.</p> 	     <p class="p">You can verify this feature by monitoring 		<samp class="ph codeph">rx_parallel_data</samp>. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706986207__fig_1E520BE5C8F842B2865BAB3A6A411BAB"><span class="figcap"><span class="enumeration fig-enumeration">Figure 143.&nbsp;</span>RX Byte Reversal</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706986207__image_0E49AA567B5B4F19A85E671DEA776552" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706985214.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706990522">
          <h1>
          
            Rate Match FIFO in Basic (Single Width) Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body taskbody"><div class="abstract"> Only the rate match FIFO operation is covered in these steps. </div>		    <ol class="ol steps" id="nik1398706990522__steps_EE95EA034DD64BC4B1F6F8F0490B0B90"><li class="li step stepexpand" id="nik1398706990522__step_B42ECC199D08424FAE98D2CDC1AD5414">				        <span class="ph cmd">Select <span class="ph uicontrol">basic (single						width)</span> in the <span class="ph uicontrol">RX rate match FIFO						mode</span> list.</span>			      </li><li class="li step stepexpand" id="nik1398706990522__step_0D07E7684AE84F198C90805EF4F9685C">				        <span class="ph cmd">Enter values for the following parameters.</span>				        <div class="itemgroup stepresult">					          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706990522__table_A017FD3B39BF4175AD3D2B1DA8E5A1CC" rules="all" summary="">							              							              							              							              <thead align="left" class="thead">								                <tr class="row">									                  <th class="entry" id="d213345e179" valign="top" width="33.26315789473684%">Parameter </th>									                  <th class="entry" id="d213345e182" valign="top" width="21.052631578947366%">Value </th>									                  <th class="entry" id="d213345e185" valign="top" width="45.68421052631579%">Description </th>								                </tr>							              </thead>							              <tbody class="tbody">								                <tr class="row">									                  <td class="entry" headers="d213345e179 " valign="top" width="33.26315789473684%">                              <span class="ph uicontrol">RX rate match insert/delete +ve pattern											(hex)</span>									                  </td>									                  <td class="entry" headers="d213345e182 " valign="top" width="21.052631578947366%">20 bits of data specified										as a hexadecimal string </td>									                  <td class="entry" headers="d213345e185 " valign="top" width="45.68421052631579%">The first 10 bits										correspond to the skip pattern and the last 10 bits										correspond to the control pattern. The skip pattern must										have neutral disparity. </td>								                </tr>								                <tr class="row">									                  <td class="entry" headers="d213345e179 " valign="top" width="33.26315789473684%">                              <span class="ph uicontrol">RX rate match											insert/delete âve pattern (hex)</span>									                  </td>									                  <td class="entry" headers="d213345e182 " valign="top" width="21.052631578947366%">20 bits of data specified										as a hexadecimal string </td>									                  <td class="entry" headers="d213345e185 " valign="top" width="45.68421052631579%">The first 10 bits										correspond to the skip pattern and the last 10 bits										correspond to the control pattern. The skip pattern must										have neutral disparity. </td>								                </tr>							              </tbody>						            </table></div>					          <p class="p">                  <strong class="ph b">ve</strong> (volt encodes) are NRZ_L conditions where +ve encodes 0 and âve						encodes 1. ve is a running disparity (+/âRD) specifically used with the rate						matcher. Depending on the ppm difference (which is defined by protocol)						between the recovered clock and the local clock, the rate matcher adds or						deletes a maximum of four skip patterns (neutral disparity). The net						neutrality is conserved even after the skip word insertion or deletion						because the control words alternate between positive and negative						disparity.</p>					          <p class="p"> In the following figure, the first skip cluster has a						/K28.5/ control pattern followed by two /K28.0/ skip patterns. The second						skip cluster has a /K28.5/ control pattern followed by four /K28.0/ skip						patterns. The rate match FIFO deletes only one /K28.0/ skip pattern from the						first skip cluster to maintain at least one skip pattern in the cluster						after deletion. Two /K28.0/ skip patterns are deleted from the second						cluster for a total of three skip patterns deletion requirement. </p>					          <p class="p"> The rate match FIFO can insert a maximum of four skip						patterns in a cluster, if there are no more than five skip patterns in the						cluster after insertion. </p>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706990522__fig_6A56ED57FAD34F63BBD5CC43AE5D3C71"><span class="figcap"><span class="enumeration fig-enumeration">Figure 144.&nbsp;</span>Rate Match FIFO Deletion with Three Skip Patterns							Required for Deletion</span><div class="figbody">						            						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706990522__image_C11E166935B6406E86353A9C010A7978" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706986768.svg" type="image/svg+xml"></embed></div><br xmlns="">					          </div></div>					          <p class="p">  In the following figure, /K28.5/ is the control pattern and						neutral disparity /K28.0/ is the skip pattern. The first skip cluster has a						/K28.5/ control pattern followed by three /K28.0/ skip patterns. The second						skip cluster has a /K28.5/ control pattern followed by two /K28.0/ skip						patterns. The rate match FIFO inserts only two /K28.0/ skip patterns into						the first skip cluster to maintain a maximum of five skip patterns in the						cluster after insertion. One /K28.0/ skip pattern is inserted into the						second cluster for a total of three skip patterns to meet the insertion						requirement. </p>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706990522__fig_0DA71D2DDFA9478D9BD7E94FB7AE2398"><span class="figcap"><span class="enumeration fig-enumeration">Figure 145.&nbsp;</span>Rate Match FIFO Insertion with Three Skip Patterns Required for							Insertion</span><div class="figbody">						            						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706990522__image_C3B494B4768A423FAD99E1199B8D4FCE" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706987713.svg" type="image/svg+xml"></embed></div><br xmlns="">					          </div></div>					          <p class="p">The following figure shows the deletion of <strong class="ph b">D5</strong> when the upstream						transmitter reference clock frequency is greater than the local receiver						reference clock frequency. It asserts <samp class="ph codeph">rx_std_rmfifo_full</samp>						for one parallel clock cycle while the deletion takes place.</p>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706990522__fig_26507BE9131C42FEBF6998B2F6857BE2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 146.&nbsp;</span> Rate Match FIFO Becoming Full After Receiving							D5</span><div class="figbody">						            						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706990522__image_8C0F244CC17648878B2D86131C7B7E90" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706988544.svg" type="image/svg+xml"></embed></div><br xmlns="">					          </div></div>					          <p class="p">The following figure shows the insertion of skip symbols when the local						receiver reference clock frequency is greater than the upstream transmitter						reference clock frequency. It asserts <samp class="ph codeph">rx_std_rmfifo_empty</samp>						for one parallel clock cycle while the insertion takes place.</p>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706990522__fig_FF710EC5B10745C3A363CCD15DDBE00C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 147.&nbsp;</span>Rate Match FIFO Becoming Empty After Receiving							D3</span><div class="figbody">						            						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706990522__image_A377BA17C9374D499411D97827BA8A39" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706989561.svg" type="image/svg+xml"></embed></div><br xmlns="">					          </div></div>				        </div>			      </li></ol>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706994797">
          <h1>
          
            Rate Match FIFO Basic (Double Width) Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <ol class="ol steps" id="nik1398706994797__steps_EE95EA034DD64BC4B1F6F8F0490B0B90"><li class="li step stepexpand" id="nik1398706994797__step_B42ECC199D08424FAE98D2CDC1AD5414"> 		          <span class="ph cmd">Select 			 <span class="ph uicontrol">basic (double width)</span> in the 			 <span class="ph uicontrol">RX rate match FIFO mode</span> list.</span> 		       </li><li class="li step stepexpand" id="nik1398706994797__step_0D07E7684AE84F198C90805EF4F9685C">            <span class="ph cmd">Enter values for			 the following parameters.</span> 		          <div class="itemgroup stepresult"> 			            <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706994797__table_A017FD3B39BF4175AD3D2B1DA8E5A1CC" rules="all" summary="">                                                                                    <thead align="left" class="thead"> 					                   <tr class="row"> 						                     <th class="entry" id="d213674e176" valign="top" width="33.26315789473684%">Parameter 						</th> 						                     <th class="entry" id="d213674e179" valign="top" width="21.052631578947366%">Value 						</th> 						                     <th class="entry" id="d213674e182" valign="top" width="45.68421052631579%">Description 						</th> 					                   </tr>                     </thead> 				                 <tbody class="tbody"> 					                   <tr class="row"> 						                     <td class="entry" headers="d213674e176 " valign="top" width="33.26315789473684%">                              <span class="ph uicontrol">RX rate match insert/delete							 +ve pattern (hex)</span> 						                     </td> 						                     <td class="entry" headers="d213674e179 " valign="top" width="21.052631578947366%">20 bits of data specified as a						  hexadecimal string 						</td> 						                     <td class="entry" headers="d213674e182 " valign="top" width="45.68421052631579%">The first 10 bits correspond to the						  skip pattern and the last 10 bits correspond to the control pattern. The skip						  pattern must have neutral disparity. 						</td> 					                   </tr> 					                   <tr class="row"> 						                     <td class="entry" headers="d213674e176 " valign="top" width="33.26315789473684%">                              <span class="ph uicontrol">RX rate match insert/delete							 -ve pattern (hex)</span> 						                     </td> 						                     <td class="entry" headers="d213674e179 " valign="top" width="21.052631578947366%">20 bits of data specified as a						  hexadecimal string 						</td> 						                     <td class="entry" headers="d213674e182 " valign="top" width="45.68421052631579%">The first 10 bits correspond to the						  skip pattern and the last 10 bits correspond to the control pattern. The skip						  pattern must have neutral disparity. 						</td> 					                   </tr> 				                 </tbody> 				              </table></div> 			            <p class="p"> The rate match FIFO can delete as many pairs of skip patterns				from a cluster as necessary to avoid the rate match FIFO from overflowing. The				rate match FIFO can delete a pair of skip patterns only if the two 10-bit skip				patterns appear in the same clock cycle on the LSByte and MSByte of the 20-bit				word. If the two skip patterns appear straddled on the MSByte of a clock cycle				and the LSByte of the next clock cycle, the rate match FIFO cannot delete the				pair of skip patterns. 			 </p>					          <p class="p">In the following figure, the first skip cluster has a /K28.5/						control pattern in the LSByte and /K28.0/ skip pattern in the MSByte of a						clock cycle followed by one /K28.0/ skip pattern in the LSByte of the next						clock cycle. The rate match FIFO cannot delete the two skip patterns in this						skip cluster because they do not appear in the same clock cycle. The second						skip cluster has a /K28.5/ control pattern in the MSByte of a clock cycle						followed by two pairs of /K28.0/ skip patterns in the next two cycles. The						rate match FIFO deletes both pairs of /K28.0/ skip patterns (for a total of						four skip patterns deleted) from the second skip cluster to meet the three						skip pattern deletion requirement. </p>					          <p class="p"> The rate match FIFO can insert as many pairs of skip						patterns into a cluster necessary to avoid the rate match FIFO from under						running. The 10-bit skip pattern can appear on the MSByte, the LSByte, or						both, of the 20-bit word. </p> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706994797__fig_6A56ED57FAD34F63BBD5CC43AE5D3C71"><span class="figcap"><span class="enumeration fig-enumeration">Figure 148.&nbsp;</span>Rate Match FIFO Deletion with Four Skip Patterns Required				  for Deletion</span><span class="desc figdesc">/K28.5/ is the control pattern and neutral disparity /K28.0/				  is the skip pattern. 				</span><div class="figbody"> 				               				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706994797__image_C11E166935B6406E86353A9C010A7978" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706990959.svg" type="image/svg+xml"></embed></div><br xmlns="">							            </div></div>					          <p class="p"> In the following figure, /K28.5/ is the control pattern and						neutral disparity /K28.0/ is the skip pattern. The first skip cluster has a						/K28.5/ control pattern in the LSByte and /K28.0/ skip pattern in the MSByte						of a clock cycle. The rate match FIFO inserts pairs of skip patterns in this						skip cluster to meet the three skip pattern insertion requirement. </p> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706994797__fig_0DA71D2DDFA9478D9BD7E94FB7AE2398"><span class="figcap"><span class="enumeration fig-enumeration">Figure 149.&nbsp;</span>Rate Match FIFO Insertion with Four Skip Patterns Required for							Insertion</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706994797__image_C3B494B4768A423FAD99E1199B8D4FCE" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706991920.svg" type="image/svg+xml"></embed></div><br xmlns="">							            </div></div>					          <p class="p">The following figure shows the deletion of the 20-bit word D7D8.</p> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706994797__fig_26507BE9131C42FEBF6998B2F6857BE2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 150.&nbsp;</span> Rate Match FIFO Becoming Full After Receiving the 20-Bit				  Word D5D6</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706994797__image_8C0F244CC17648878B2D86131C7B7E90" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706992896.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div>					          <p class="p">The following figure shows the insertion of two skip symbols.</p> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706994797__fig_FF710EC5B10745C3A363CCD15DDBE00C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 151.&nbsp;</span>Rate Match FIFO Becoming Empty After Reading out the 20-Bit				  Word D5D6</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706994797__image_A377BA17C9374D499411D97827BA8A39" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706993763.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div> 		          </div> 		       </li></ol>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400103069751">
          <h1>
          
            8B/10B Encoder and Decoder 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="mta1400103069751__section_N10018_N10015_N10001">			      <p class="p">To enable the 8B/10B Encoder and the 8B/10B Decoder, select the <span class="ph uicontrol">Enable TX 8B/10B Encoder</span> and <span class="ph uicontrol">Enable RX 8B/10B Decoder</span> options on the <span class="keyword wintitle">Standard PCS</span> tab in the IP Editor. <span class="keyword">Platform Designer (Standard)</span> allows implementing the 8B/10B decoder in <span class="ph uicontrol">RX-only</span> mode.</p>			      <p class="p">The following ports are added:</p>         <ul class="ul">            <li class="li">               <samp class="ph codeph">tx_datak</samp>            </li>            <li class="li">               <samp class="ph codeph">rx_datak</samp>            </li>            <li class="li">               <samp class="ph codeph">rx_runningdisp</samp>            </li>            <li class="li">               <samp class="ph codeph">rx_disperr</samp>            </li>            <li class="li">               <samp class="ph codeph">rx_errdetect</samp>            </li>         </ul>		       <p class="p">            <samp class="ph codeph">rx_datak</samp> and <samp class="ph codeph">tx_datak</samp> indicate whether the parallel data is a control word or a data word. The incoming 8-bit data(<samp class="ph codeph">tx_parallel_data</samp>) and the control identifier (<samp class="ph codeph">tx_datak</samp>) are converted into a 10-bit data. After a power on reset, the 8B/10Bencoder takes the 10-bit data from the RD- column. Next, the encoder chooses the 10-bit data from the RD+ column to maintain neutraldisparity. The running disparity is shown by <samp class="ph codeph">rx_runningdisp</samp>.</p>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1400110577154">
          <h1>
          
            8B/10B TX Disparity Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="mta1400110577154__section_N10019_N10016_N10001">			      <p class="p">The Disparity Control feature  controls the running disparity of the output from the 8B/10B Decoder.</p>         <div class="p">To enable TX Disparity Control, select the <span class="ph uicontrol">Enable TX 8B/10B Disparity Control</span> option. The following ports are added:<ul class="ul">               <li class="li">                  <samp class="ph codeph">tx_forcedisp</samp>âa control signal that indicates whether a disparity value has to be forced or not</li>               <li class="li">                  <samp class="ph codeph">tx_dispval</samp>âa signal that indicates the value of the running disparity that is being forced</li>            </ul>When the number of data channels is more than 1, <samp class="ph codeph">tx_forcedisp</samp> and <samp class="ph codeph">tx_dispval</samp> are shown as buses in which each bit corresponds toone channel.</div>         <p class="p">The following figure shows the current running disparity being altered in Basic single-width mode by forcing a positive disparity /K28.5/ when it was supposed to be a negative disparity /K28.5/. In this example, a series of /K28.5/ code groups are continuously being sent. The stream alternates between a positive running disparity (RD+) /K28.5/ and a negative running disparity (RD-) /K28.5/ to maintain a neutral overall disparity. The current running disparity at time n + 3 indicates that the /K28.5/ in time n + 4 should be encoded with a negative disparity. Because <samp class="ph codeph">tx_forcedisp</samp> is high at time n + 4, and <samp class="ph codeph">tx_dispval</samp> is low, the /K28.5/ at time n + 4 is encoded as a positive disparity code group.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1400110577154__fig_N10051_N10018_N10015_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 152.&nbsp;</span>8B/10B TX Disparity Control</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1400110577154__image_f5x_tpc_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/fpk1468256496721.svg" type="image/svg+xml"></embed>			      </div></div>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706995265">
          <h1>
          
            How to Enable Low Latency in Basic 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section context" id="nik1398706995265__context_33A7ABC35C344B3BA312B68EA63C2D20"> 		       <p class="p">In the 		  <span class="keyword">               Arria<sup>Â®</sup> 10 </span>		  Transceiver Native PHY IP Parameter Editor, use the following settings to enable		  low latency: 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398706995265__steps_76B342A98C8A4302BA46197EF3A8954C"><li class="li step stepexpand" id="nik1398706995265__step_33C33AA071D341F0A9903083E3ACAF7A"> 		          <span class="ph cmd">Select the 			 <span class="ph uicontrol">Enable 'Standard PCS' low latency mode</span>			 option.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_F2EC828F2B804BF98D2E21DBFCBA7049">            <span class="ph cmd">Select either 			 <span class="ph uicontrol">low_latency</span> or 			 <span class="ph uicontrol">register FIFO</span> in the 			 <span class="ph uicontrol">TX FIFO mode</span> list.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_D83876213B574EC99312DE0624DB8546">            <span class="ph cmd">Select either 			 <span class="ph uicontrol">low_latency</span> or 			 <span class="ph uicontrol">register FIFO</span> in the 			 <span class="ph uicontrol">RX FIFO mode</span> list.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_6EC738D897D14AC2BCC2C41CC8AE10CD">            <span class="ph cmd">Select either 			 <span class="ph uicontrol">Disabled</span> or 			 <span class="ph uicontrol">Serialize x2</span> in the 			 <span class="ph uicontrol">TX byte serializer mode</span> list.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_6AB63D4D1415423198B0A9AAF36B823E">            <span class="ph cmd">Select either 			 <span class="ph uicontrol">Disabled</span> or 			 <span class="ph uicontrol">Serialize x2</span> in the 			 <span class="ph uicontrol">RX byte deserializer mode</span> list.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_49E5C2FE02264357AA7BC584E18DB0DC">            <span class="ph cmd">Ensure that 			 <span class="ph uicontrol">RX rate match FIFO mode</span> is 			 <span class="ph uicontrol">disabled</span>.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_0229DA5E6E67486583F3E9EBD3C26EC4">            <span class="ph cmd">Set the 			 <span class="ph uicontrol">RX word aligner mode</span> to 			 <span class="ph uicontrol">bitslip</span>.</span> 		       </li><li class="li step stepexpand" id="nik1398706995265__step_08D162465EE843FAA7BF1C774F206A38">            <span class="ph cmd">Set the 			 <span class="ph uicontrol">RX word aligner pattern length</span> to 			 <span class="ph uicontrol">7</span> or 			 <span class="ph uicontrol">16</span>.</span> 		          <div class="itemgroup stepresult"> 			            <div class="note note" id="nik1398706995265__note_N100BB_N100B8_N100A5_N10024_N1000E_N10001"><span class="notetitle">Note:</span> TX bitslip, RX bitslip, bit reversal, and polarity inversion				modes are supported. 			 </div> 		          </div> 		       </li></ol>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398706999193">
          <h1>
          
            TX Bit Slip 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">To use the TX bit slip, select the <span class="ph uicontrol">Enable TX				bitslip</span> and <span class="ph uicontrol">Enable tx_std_bitslipboundarysel				port</span> options. This adds the <samp class="ph codeph">tx_std_bitslipboundarysel</samp> input port. The TX PCS automatically slips the			number of bits specified by <samp class="ph codeph">tx_std_bitslipboundarysel</samp>.			There is no port for TX bit slip. If there is more than one channel in the design,				<samp class="ph codeph">tx_std_bitslipboundarysel</samp> ports are multiplied by			the number of channels. You can verify this feature by monitoring the <samp class="ph codeph">tx_parallel_data</samp>			port. </p> 	     <p class="p"> Enabling the			TX			bit slip feature is			optional.</p>		    <div class="note note" id="nik1398706999193__note_N10047_N1000F_N10001"><span class="notetitle">Note:</span> The <samp class="ph codeph">rx_parallel_data</samp> values in the following figures are based on the			TX and RX bit reversal features being disabled.</div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706999193__fig_7B043E62061540EEB19110C25361673E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 153.&nbsp;</span>TX Bit Slip in 8-bit Mode</span><span class="desc figdesc"> 		          <p xmlns="" class="p">               <samp class="ph codeph">tx_parallel_data</samp> = 8'hbc. <samp class="ph codeph">tx_std_bitslipboundarysel</samp> = 5'b00001 (bit slip by 1					bit). </p> 		       </span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706999193__image_137506ED2AA94F069730037D5A24060F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706995655.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706999193__fig_245E5E35872441E9947BDAE768BD3636"><span class="figcap"><span class="enumeration fig-enumeration">Figure 154.&nbsp;</span>TX Bit Slip in 10-bit Mode</span><span class="desc figdesc"> 		          <p xmlns="" class="p">               <samp class="ph codeph">tx_parallel_data</samp> = 10'h3bc. <samp class="ph codeph">tx_std_bitslipboundarysel</samp> = 5'b00011 (bit slip by 3					bits). </p> 		       </span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706999193__image_1F47EFC1A2484B80A90D73318EFA7E31" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706996425.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706999193__fig_CB7A0FF4B9274AB690B924C299491324"><span class="figcap"><span class="enumeration fig-enumeration">Figure 155.&nbsp;</span>TX Bit Slip in 16-bit Mode</span><span class="desc figdesc"> 		          <p xmlns="" class="p">               <samp class="ph codeph">tx_parallel_data</samp> = 16'hfcbc. <samp class="ph codeph">tx_std_bitslipboundarysel</samp> =5'b00011 (bit slip by					3					bits). </p> 		       </span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706999193__image_0D2DE5B0B51B45C0A61112064CEC3EE1" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706997349.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706999193__fig_13561288B9DC4AC5B0896806D2DF0817"><span class="figcap"><span class="enumeration fig-enumeration">Figure 156.&nbsp;</span>TX Bit Slip in 20-bit Mode</span><span class="desc figdesc"> 		          <samp xmlns="" class="ph codeph">tx_parallel_data</samp> = 20'hF3CBC. 		  <samp xmlns="" class="ph codeph">tx_std_bitslipboundarysel</samp> = 5'b00111 (bit slip by 7		  bits). 		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706999193__image_AED89E0CFEF54124852E7198510B15D0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706998269.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707000535">
          <h1>
          
            TX Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">The positive and negative signals of a serial differential link might accidentally be			swapped during board layout. Solutions such as a board respin or major updates to the			PLD logic can be expensive. The transmitter polarity inversion feature is provided to			correct this situation.</p> 	     <p class="p">Transmitter polarity inversion can be enabled in low latency, basic, and basic			rate match modes.</p> 	     <p class="p">To enable TX polarity inversion, select the <span class="ph uicontrol">Enable				tx_polinv port</span> option in <span class="keyword">Platform Designer (Standard)</span>. It can also be			dynamically controlled with dynamic reconfiguration.</p> 	     <p class="p">This mode adds <samp class="ph codeph">tx_polinv</samp>. If there is more than			one channel in the design, <samp class="ph codeph">tx_polinv</samp> is a bus with each			bit corresponding to a channel. As long as <samp class="ph codeph">tx_polinv</samp> is			asserted, the TX data transmitted has a reverse polarity.</p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707001869">
          <h1>
          
            TX Bit Reversal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The TX bit reversal feature can be enabled in low latency, basic, and basic			rate match mode. The word aligner is available in any mode. This feature is			parameter-based, and creates no additional ports. If there is more than one channel in			the design, all channels have TX bit reversal. </p> 	     <p class="p">To enable TX bit reversal, select the <span class="ph uicontrol">Enable TX bit				reversal</span> option in <span class="keyword">Platform Designer (Standard)</span>. It can also be dynamically			controlled with dynamic reconfiguration. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707001869__fig_43423F44C02044DFBCEC6D3FDCC8DAC8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 157.&nbsp;</span>TX Bit Reversal</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707001869__image_3A06DD7929124B11859F5703F0F9FE1A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707000925.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707003189">
          <h1>
          
            TX Byte Reversal 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The TX byte reversal feature can be enabled in low latency, basic, and basic			rate match mode. The word aligner is available in any mode. This feature is			parameter-based, and creates no additional ports. If there is more than one channel in			the design, all channels have TX byte reversal. </p>		    <p class="p">To enable TX byte reversal, select the <span class="ph uicontrol">Enable TX byte				reversal</span> option in <span class="keyword">Platform Designer (Standard)</span>. It can also be dynamically			controlled with dynamic reconfiguration. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707003189__fig_905CB68B6BCA49D8A76FE31D7C884088"><span class="figcap"><span class="enumeration fig-enumeration">Figure 158.&nbsp;</span>TX Byte Reversal</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707003189__image_cj2_v4c_pw" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/akn1468250086062.svg" type="image/svg+xml"></embed>		    </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707006182">
          <h1>
          
            How to Implement the Basic, Basic with Rate Match Transceiver Configuration Rules in Arria 10 Transceivers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section prereq p" id="nik1398707006182__prereq_A174589FCB7B4FC98DDBF128A113A59E"> 		       <p class="p"> You should be familiar with the Standard PCS and PMA architecture,		  PLL architecture, and the reset controller before implementing your Basic		  protocol IP. 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398707006182__steps_72D0B58E5BE44F5481ADCA2E0B8A5AC3"><li class="li step stepexpand" id="nik1398707006182__step_1E194C2A962542A680F64427B3F20763"> 		          <span class="ph cmd">Open the					IP					Catalog and select the Native PHY IP. </span> 		          <div class="itemgroup stepresult">Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>.			 		  </div> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_C269C0A9467848D789ACC0E17F563B39">            <span class="ph cmd">Select 			 <span class="ph uicontrol">Basic/Custom (Standard PCS)</span> or 			 <span class="ph uicontrol">Basic/Custom w/Rate Match (Standard PCS)</span> from			 the 			 <span class="ph uicontrol">Transceiver configuration rules</span> list located			 under 			 <span class="ph uicontrol">Datapath Options</span> depending on which			 configuration you want to use.</span> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_4D09ACFB736246E18AAAB623E202EFF4">            <span class="ph cmd"> Use the parameter			 values in the tables in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707003657">Transceiver Native PHY IP Parameter Settings for				the Basic Protocol</a> as a starting point. Or, you can use the protocol			 presets described in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. You can then			 modify the setting to meet your specific requirements.</span> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_B33CB8221D994B009B32431E1D87CDA7">            <span class="ph cmd">Click 			 <span class="ph uicontrol">Finish</span> to generate the Native PHY IP (this is			 your RTL file).</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707006182__fig_728B9FB9703343F7BD924068752F11AE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 159.&nbsp;</span>Signals and Ports of Native PHY IP for Basic, Basic with				  Rate Match Configurations</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707006182__image_EC68376E43D64B899FA15A3C04319B1D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707004126.svg" type="image/svg+xml"></embed></div><br xmlns="">							            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_BD2DE21699C74749B71BC0C8ABDDD1EC">            <span class="ph cmd"> Instantiate and			 configure your PLL.</span> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_680D5D34AE6C44F8AFF3D27A9A2B8765">            <span class="ph cmd"> Create a			 transceiver reset controller.</span> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_A32440BC93D94AEEA919363CE3ED32AA">            <span class="ph cmd"> Connect the Native			 PHY IP to the PLL IP and the reset controller. Use the information in 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707003657">Transceiver Native PHY Ports for the				Protocol</a> to connect the ports.</span> 		          <div class="itemgroup info"> 			            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707006182__fig_3A69946437BE43049C4E0B9684E0AAD6"><span class="figcap"><span class="enumeration fig-enumeration">Figure 160.&nbsp;</span>Connection Guidelines for a Basic/Custom				  Design</span><div class="figbody"> 				                                <embed xmlns="" class="image doc-portal-img" id="nik1398707006182__image_7EA49C231F5F452989868D2D82FE0B8F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707005226.svg" type="image/svg+xml"></embed> 			            </div></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398707006182__step_099C86C55E1A4DBDAE39377FC0F32CAA">            <span class="ph cmd">Simulate your			 design to verify its functionality.</span> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370" title="For more information about Standard PCS architecture">Arria 10 Standard PCS Architecture</a></div><div><a class="link" href="#nik1398707091585" title="For more information about PMA architecture">Arria 10 PMA Architecture</a></div><div><a class="link" href="#nik1398706951742" title="For more information about implementing PLLs and clocks">Using PLLs and Clock Networks</a></div><div><a class="link" href="#nik1398706949897" title="PLL architecture and implementation details">PLLs</a></div><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706817870" title="Port definitions for the Transceiver Native PHY Standard Datapath">Standard PCS Ports</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707003657">
          <h1>
          
            Native PHY IP Parameter Settings for Basic, Basic with Rate Match Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">		    <div class="section" id="nik1398707003657__section_N10012_N1000F_N10001">			      <p class="p">This section contains the recommended parameter values for this protocol. Refer to					<cite class="cite">Using the Arria 10 Transceiver Native PHY IP Core</cite> for the full				range of parameter values.</p>		    </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_4B037AB0CF4F4D42B8BDC5CF9BD920C6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 217. &nbsp;</span>General and Datapath Options Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th align="left" class="entry" id="d215164e165" valign="top" width="60%">Parameter 			 </th> 			               <th align="center" class="entry" id="d215164e168" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		   		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%"> 				                 <strong class="ph b">Message level for rule violations 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">error 					 </span>                     </p>                     <p class="p">                        <span class="ph uicontrol">warning</span>                     </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%">                     <strong class="ph b">Transceiver configuration				  rules 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">Basic/Custom (Standard						PCS)</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Basic/Custom w/Rate Match						(Standard PCS)</span>                     </p> 			               </td> 		             </tr>               <tr class="row">                  <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%">                     <strong class="ph b">PMA configuration				  rules 				</strong>                  </td>                  <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%">                     <p class="p">                        <span class="ph uicontrol">basic 					 </span>                     </p>                  </td>               </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%"> 				                 <strong class="ph b">Transceiver mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">TX/RX						Duplex</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">TX						Simplex</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">RX						Simplex 					 </span>                     </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of data channels 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%">                     <kbd class="ph userinput">1</kbd> to 				<kbd class="ph userinput">96 				</kbd> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%">                     <strong class="ph b">Data rate 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%">							              <kbd class="ph userinput">611</kbd>							Mbps							to <kbd class="ph userinput">12</kbd>							Gbps </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable datapath and interface reconfiguration</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e165 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable simplified data interface 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e168 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_DDC4CA0E86014F78B35C2A0C552B2D8C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 218. &nbsp;</span>TX PMA Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d215164e356" valign="top" width="60%">Parameter 			 </th> 			               <th align="center" class="entry" id="d215164e359" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">TX channel bonding mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">Not bonded</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">PMA-only						bonding</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">PMA and PCS						bonding</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">PCS TX channel bonding master 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				 			                  <p class="p">                        <span class="ph uicontrol">Auto</span>, 					 <span class="ph uicontrol">n-1</span> 				  (where n = the number of data channels)</p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Actual PCS TX channel bonding master 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				 			                  <p class="p">                        <span class="ph uicontrol">n-1</span> 					 (where n = the number of data channels) 				  </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">TX local clock division factor 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">4</span>, 				<span class="ph uicontrol">8</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Number of TX PLL clock inputs per channel 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%">                     <span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">3</span>, 				<span class="ph uicontrol">4</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%">                     <strong class="ph b">Initial TX PLL clock input				  selection 				</strong> 			               </td> 			               <td align="left" class="entry" headers="d215164e359 " valign="top" width="40%">                     <span class="ph uicontrol">0 				</span> 			 (Depends on the <strong class="ph b">Number of TX PLL clock inputs per channel</strong> value)</td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_clkout port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_div_clkout port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%">                     <strong class="ph b">tx_pma_div_clkout division				  factor 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">Disabled</span>, 				<span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">33</span>, 				<span class="ph uicontrol">40</span>, 				<span class="ph uicontrol">66</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%">                     <strong class="ph b">Enable tx_pma_elecidle port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_qpipullup port (QPI) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_qpipulldn port (QPI) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_txdetectrx port (QPI) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%"> 				                 <strong class="ph b">Enable tx_pma_rxfound port (QPI) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr>               <tr class="row">                  <td align="left" class="entry" headers="d215164e356 " valign="top" width="60%">                     <span class="ph uicontrol">Enable rx_seriallpbken port</span>                  </td>                  <td align="center" class="entry" headers="d215164e359 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span>                  </td>               </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_3CB19E4FA77748BD931AA7643631E0B1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 219. &nbsp;</span>RX PMA Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d215164e672" valign="top" width="60%">Parameter 			 </th> 			               <th class="entry" id="d215164e675" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Number of CDR reference clocks</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%">                     <span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">3</span>, 				<span class="ph uicontrol">4</span>, 				<span class="ph uicontrol">5</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Selected CDR reference clock 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">0</span>, 				<span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">3</span>, 				<span class="ph uicontrol">4</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Selected CDR reference clock frequency 				</strong> 			               </td> 			               <td class="entry" headers="d215164e675 " valign="top" width="40%"> Legal range defined by Quartus Prime software</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">PPM detector threshold 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">100</span>, 				<span class="ph uicontrol">300</span>, 				<span class="ph uicontrol">500</span>, 				<span class="ph uicontrol">1000</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">CTLE adaptation mode</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%">							              <span class="ph uicontrol">manual</span>                  </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d215164e672 " valign="middle" width="60%">                     <span class="ph uicontrol">DFE adaptation mode</span>                  </td>                  <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%">                     <span class="ph uicontrol">disabled</span>                  </td>               </tr>               <tr class="row">                  <td class="entry" headers="d215164e672 " valign="middle" width="60%">                     <span class="ph uicontrol">Number of fixed dfe taps</span>                  </td>                  <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%">                     <span class="ph uicontrol">3</span>, <span class="ph uicontrol">7</span>                  </td>               </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_clkout port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_div_clkout port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">rx_pma_div_clkout division factor 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">Disabled</span>, 				<span class="ph uicontrol">1</span>, 				<span class="ph uicontrol">2</span>, 				<span class="ph uicontrol">33</span>, 				<span class="ph uicontrol">40</span>, 				<span class="ph uicontrol">50</span>, 				<span class="ph uicontrol">66</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_clkslip port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_pma_qpipulldn port (QPI) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_is_lockedtodata port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_is_lockedtoref port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%"> 				                 <strong class="ph b">Enable rx_set_locktodata and rx_set_locktoref ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_seriallpbken port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e672 " valign="middle" width="60%">                     <strong class="ph b">Enable PRBS verifier control				  and status ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e675 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_6A9C1404300C419588EF5BA98D9CB687" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 220. &nbsp;</span>Standard PCS Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d215164e1009" valign="top" width="60%">Parameter 			 </th> 			               <th class="entry" id="d215164e1012" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Standard PCS / PMA interface				  width</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">8</span>, 				<span class="ph uicontrol">10</span>, 				<span class="ph uicontrol">16</span>, 				<span class="ph uicontrol">20</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">FPGA fabric / Standard TX				  PCS interface width 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">8</span>, 				<span class="ph uicontrol">10</span>, 				<span class="ph uicontrol">16</span>, 				<span class="ph uicontrol">20</span>, 				<span class="ph uicontrol">32</span>, 				<span class="ph uicontrol">40</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">FPGA fabric / Standard RX				  PCS interface width 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">8</span>, 				<span class="ph uicontrol">10</span>, 				<span class="ph uicontrol">16</span>, 				<span class="ph uicontrol">20</span>, 				<span class="ph uicontrol">32</span>, 				<span class="ph uicontrol">40</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable 'Standard PCS' low				  latency mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">On/Off</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Off</span> (for Basic					 with Rate Match)</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">TX FIFO mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">low_latency</span>                     </p>  			                  <p class="p">                        <span class="ph uicontrol">register_fifo</span>                     </p>                      <p class="p">                        <span class="ph uicontrol">fast_register</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX FIFO Mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">low_latency</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">register_fifo</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_std_pcfifo_full				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_std_pcfifo_empty				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_pcfifo_full				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_pcfifo_empty				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">TX byte serializer mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">Disabled</span>                     </p> 			                  <p class="p">                        <span class="ph uicontrol">Serialize						x2</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Serialize x4</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX byte deserializer mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">Disabled 					 </span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Deserialize x2 					 </span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Deserialize x4</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX 8B/10B encoder 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX 8B/10B disparity				  control 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable RX 8B/10B decoder 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX rate match FIFO mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">Disabled</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">Basic 10-bit PMA</span> (for Basic with Rate Match)</p>                       <p class="p">                        <span class="ph uicontrol">Basic						20-bit PMA</span> (for Basic with Rate Match)</p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX rate match insert/delete -ve pattern (hex) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> User-defined value 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX rate match insert/delete +ve pattern (hex) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">User-defined value 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_rmfifo_full				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_rmfifo_empty				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr>               <tr class="row">                  <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <span class="ph uicontrol">PCI Express* Gen 3 rate match FIFO mode</span>                  </td>                  <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">Bypass</span>                  </td>               </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX bit slip 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable				  tx_std_bitslipboundarysel port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX word aligner mode 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <p class="p">                        <span class="ph uicontrol">bitslip</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">manual						(PLD controlled)</span>                     </p>                     <p class="p">                        <span class="ph uicontrol">synchronous state						machine</span>                     </p>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX word aligner pattern				  length 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">7</span>, 				<span class="ph uicontrol">8</span>, 				<span class="ph uicontrol">10</span>, 				<span class="ph uicontrol">16</span>, 				<span class="ph uicontrol">20</span>, 				<span class="ph uicontrol">32</span>, 				<span class="ph uicontrol">40</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">RX word aligner pattern				  (hex) 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">User-defined value 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Number of word alignment				  patterns to achieve sync 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">0-255 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Number of invalid data words				  to lose sync 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">0-63 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Number of valid data words				  to decrement error count 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">0-255 			 </td> 		             </tr> 		             <tr class="row">                  <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <span class="ph uicontrol">Enable fast sync status reporting for deterministic latency SM</span>                  </td>                  <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span>                  </td>               </tr>               <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable				  rx_std_wa_patternalign port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_wa_a1a2size				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable				  rx_std_bitslipboundarysel port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_bitslip port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX bit reversal 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX byte reversal 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable TX polarity inversion				  				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable tx_polinv port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable RX bit reversal 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_bitrev_ena				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable RX byte reversal 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_byterev_ena				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable RX polarity inversion				  				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_polinv port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable rx_std_signaldetect				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable PCIe* dynamic datarate				  switch ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">Off</span>                  </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable PCIe pipe_hclk_in and				  pipe_hclk_out ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable PCIe Gen 3 analog				  control ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable PCIe electrical idle				  control and status ports 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%">                     <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1009 " valign="middle" width="60%">                     <strong class="ph b">Enable PCIe pipe_rx_polarity				  port 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1012 " valign="top" width="40%"> 				                 <span class="ph uicontrol">Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_9AFDB05641324B298664DAFB479E289A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 221. &nbsp;</span>Dynamic Reconfiguration Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d215164e1934" valign="top" width="60%">Parameter 			 </th> 			               <th class="entry" id="d215164e1937" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1934 " valign="top" width="60%">                     <strong class="ph b">Enable dynamic reconfiguration 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1937 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1934 " valign="top" width="60%">                     <strong class="ph b">Share reconfiguration interface 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1937 " valign="top" width="40%">                     <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d215164e1934 " valign="top" width="60%">                     <strong class="ph b">Enable Altera Debug Master 				Endpoint</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e1937 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707003657__table_54D2D32948284C0EB4A650C16A85E0E4" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 222. &nbsp;</span>Generation Options Parameters</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d215164e2007" valign="top" width="60%">Parameter 			 </th> 			               <th class="entry" id="d215164e2010" valign="top" width="40%">Range 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d215164e2007 " valign="top" width="60%">                     <strong class="ph b">Generate parameter documentation file 				</strong> 			               </td> 			               <td align="center" class="entry" headers="d215164e2010 " valign="top" width="40%"> 				                 <span class="ph uicontrol">On/Off</span> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706811600" title="This section describes the use of the Intel -provided Arria 10 Transceiver Native PHY IP core. This Native PHY IP core provides direct access to Arria 10 transceiver PHY features.">Using the Arria 10 Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707007710">
          <h1>
          
            Design Considerations for Implementing Arria 10 GT Channels 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> This section provides information on using the <span class="ph">            Arria<sup>Â®</sup> 10</span> GT transceiver channels			. </p>	     <p class="p"> GT channels can be used in Enhanced PCS basic mode and PCS-Direct configuration			to support 25.8 Gbps. When GT channels are used in PCS-Direct configuration, the PCS			blocks are bypassed. The serializer/deserializer in GT channels supports 64 bit and 128			bit serialization factors. </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707008584">
          <h1>
          
            Transceiver PHY IP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707008584__section_5800A64D6DA447E3AD62731514D84E5C"> 		       <p class="p"> Arria 10 GT transceiver channels are implemented using the Native PHY		  IP with the Basic (Enhanced PCS) transceiver configuration rule. 		</p> 		       <ul class="ul" id="nik1398707008584__ul_FD80685D8BFD4EAC8FC079F8B8E65230"> 		          <li class="li" id="nik1398707008584__li_FD79932C402B4FF7999460693AECCAFE">To support 25.8 Gbps, the Enhanced					PCS must be configured in basic mode with the low latency check box unselected.					To configure the Enhanced PCS, do not enable any functional blocks in the					Enhanced PCS (that is, disable Block Synchronizer, Gearbox, Scrambler, and					Encoder). </li> 		          <li class="li" id="nik1398707008584__li_C11EB667651D470C8159A3E3325BCFC0">You can also use the PCS-Direct mode					for 25.8 Gbps. </li> 		       </ul> 		       <p class="p"> You can bundle several GT transceiver channels with one Native PHY IP		  instantiation, but you must instantiate a separate ATX PLL IP for every ATX PLL		  used. 		</p> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707010071">
          <h1>
          
            PLL and GT Transceiver Channel Clock Lines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707010071__section_2C2E19F2A5944DF3800B103D0B97A59F">			      <p class="p"> The ATX PLL is used to provide the clock source for the GT				transceiver channels. Each ATX PLL has two dedicated GT clock lines which connect				the PLL directly to the GT transceiver channels within a transceiver bank. The top				ATX PLL drives channels 3 and 4, and the bottom ATX PLL drives channels 0 and 1.				These connections bypass the rest of the clock network for higher performance. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707010071__fig_3A780A2C5CD9482D9DAB12C96FB4F3F8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 161.&nbsp;</span>GT Channel Configuration</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707010071__image_F62DA1379DEE415A81B7BB861B2AF131" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707009068.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p"> When both the channels 0 and 1 are configured as GT channels, they				are driven by the same ATX PLL and have to be configured to run at the same data				rates. This is also true for channels 3 and 4 when they are configured as GT				channels. </p>						      <div class="note note" id="nik1398707010071__note_N10036_N10012_N1000F_N10001"><span class="notetitle">Note:</span> 				        <ul class="ul" id="nik1398707010071__ul_z3s_phs_5x">					          <li class="li">GT channel bonding is not supported.</li>					          <li class="li">For optimum performance of GT channel, the reference clock of ATX PLL is						recommended to be from a dedicated reference clock pin in the same						bank.</li>				        </ul>			      </div>								    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707036495">Input Reference Clock Sources</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707010539">
          <h1>
          
            Reset Controller 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707010539__section_6A969F64CE6B4EE282FEB8A390200412"> 		       <p class="p"> Each GT channel instantiated        has        independent analog and digital reset ports. Refer to the <em class="ph i">Resetting Transceiver Channels</em> chapter for more details on designing a reset        controller to reset these ports. </p> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951368" title="Reset controller general information and implementation details">Resetting Transceiver Channels</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707013452">
          <h1>
          
            How to Implement Designs for Data Rates Above 17.4 Gbps Using Enhanced PCS in Low Latency Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody">		    <div class="section prereq p" id="nik1398707013452__prereq_CAD51D0CB11E4CBBA9C3E2BC5420890C">						      <ul class="ul" id="nik1398707013452__ul_ps1_ng2_qv">				        <li class="li">You should be familiar with the Enhanced PCS and PMA					architecture, PLL architecture, and the reset controller.</li>				        <li class="li"> Make sure you have selected an Arria 10 GT device for the					project</li>			      </ul>								    </div>		    <ol class="ol steps" id="nik1398707013452__steps_D4946627416149BB9CDF6130CD852F74"><li class="li step stepexpand" id="nik1398707013452__step_68D64050DF624DE38079D10A8CB100E6">				        <span class="ph cmd">Select <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span> &gt; <span class="ph uicontrol">Interface Protocols</span> &gt; <span class="ph uicontrol">Transceiver PHY</span> &gt; <span class="ph uicontrol">Arria 10 Transceiver Native PHY</span></span>. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>					for detailed steps.</span>			      </li><li class="li step stepexpand" id="nik1398707013452__step_N10065_N1002F_N1000F_N10001">				        <span class="ph cmd"> Set <strong class="ph b">VCCR_GXB</strong> and <strong class="ph b">VCCT_GXB</strong> to 1.1V. Note these settings					are					overridden by the QSF file settings which should also be set to 1.1V. QII					makes					sure the actual voltage prescribed is in line with pin connection guidelines and					the Arria10 Data Sheet. </span>			      </li><li class="li step stepexpand" id="nik1398707013452__step_CA092251DDB34DFD860CB41455B365E5">				        <span class="ph cmd"> Select <strong class="ph b">Basic (Enhanced PCS)</strong> from the <strong class="ph b">Transceiver configuration rules</strong> list located under <strong class="ph b">Datapath Options</strong>.</span>			      </li><li class="li step stepexpand" id="nik1398707013452__step_84432D2B5A8F4DCDAF5477D02DD72E3E">				        <span class="ph cmd"> Use the parameter values in the tables in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706966440">Transceiver Native PHY IP Parameters						Settings						for Basic (Enhanced PCS)						and						Basic with KR FEC</a> for each input of the Arria 10					Transceiver Native PHY Parameter Editor as a starting point. Or, you can use the					protocol presets described in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706819321" title="You can select preset settings for the Native PHY IP core defined for each protocol. Use presets as a starting point to specify parameters for your specific protocol or application.">Transceiver Native PHY Presets</a>. You can then modify the settings to					meet your specific requirements. </span>				        <div class="itemgroup stepresult">					          <ul class="ul" id="nik1398707013452__ul_8312F064EBDF43E199CD51EED2536DC8">						            <li class="li" id="nik1398707013452__li_B014FFE467704103A435C676098651F7">Ensure that the							data rate is							set							to 25781.25 Mbps. To achieve the higher data rates,							use Enhanced PCS basic mode with the low latency option unchecked.							Select a CDR reference clock to match your data rate.							Use							Phase compensation FIFO modes.</li>												            <li class="li">Make sure DFE is disabled from Rx PMA settings. </li>												            <li class="li" id="nik1398707013452__li_3E06CC015FAC4B99A31B0F8085862D41">Set the							Enhanced PCS / PMA interface width to 64 bits. </li>						            <li class="li" id="nik1398707013452__li_F1C50AD7309D4E74B18D2262D86176DF">Set the FPGA							fabric / Enhanced PCS interface width to 64 bits. </li>						            <li class="li" id="nik1398707013452__li_10D58FCCA8294C3FB7FBFA8E0CDDD885">You can enable							RX/TX FIFO double width mode to create a FPGA fabric / PCS interface							width of 128 bits. </li>						            <li class="li" id="nik1398707013452__li_53992C8BF4F54AD38E056EB5CC9159EF">Click <strong class="ph b">Finish</strong> to generate the Native PHY IP (this is							your RTL file). </li>					          </ul>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707013452__fig_F4F721C7FC1D4656BB38460E925CCFD0"><span class="figcap"><span class="enumeration fig-enumeration">Figure 162.&nbsp;</span>Signals and Ports of the Native PHY for Basic							(Enhanced PCS) Transceiver Configuration Rule for Data Rates Above 17.4							Gbps and FPGA Fabric / PCS Interface width of 128 bits</span><div class="figbody">						            						            <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707013452__image_5B93B5ED60434A0D94B3704788A6B231" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707011147.svg" type="image/svg+xml"></embed></div><br xmlns="">					          </div></div>				        </div>			      </li><li class="li step stepexpand" id="nik1398707013452__step_09743D3067944A6E8C9BB69E7EC29A48">				        <span class="ph cmd">Select <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span> &gt; <span class="ph uicontrol">Basic Functions</span> &gt; <span class="ph uicontrol">Clocks</span> &gt; <span class="ph uicontrol">PLLs and Resets</span> &gt; <span class="ph uicontrol">PLL</span> &gt; <span class="ph uicontrol">Arria 10 Transceiver ATX PLL</span></span>. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a>					for detailed steps.</span>			      </li><li class="li step stepexpand" id="nik1398707013452__step_DA53996DDE5544FBB894056258163D44">				        <span class="ph cmd">Configure the ATX PLL IP using the Parameter Editor.</span>				        <div class="itemgroup stepresult">					          <ul class="ul" id="nik1398707013452__ul_94CFA783176A47CF97BDFEA7BA77BFDE">						            <li class="li" id="nik1398707013452__li_F9C73F8B084640F580EFB08A71EC47DB">Select the GT							clock output buffer. </li>						            <li class="li" id="nik1398707013452__li_DE23D9B75A9F44E4A19C97F3E75DE8B6">Enable the PLL							GT clock output port. </li>						            <li class="li" id="nik1398707013452__li_CD1E2495E7EC4627A3C3266A93C48C0F">Set the PLL							output clock frequency to the Native PHY IP recommended frequency. </li>					          </ul>					          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707013452__fig_E50B79700B65426894E8C9742556EE17"><span class="figcap"><span class="enumeration fig-enumeration">Figure 163.&nbsp;</span>ATX PLL IP with GT Clock Lines Enabled</span><div class="figbody">						            																		            <img xmlns="" class="image doc-portal-img" id="nik1398707013452__image_ik3_g51_rv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1460819773133.png">											          </div></div>				        </div>			      </li><li class="li step stepexpand" id="nik1398707013452__step_E4AA4F3A9060445C8E7700A99CE024C5">				        <span class="ph cmd">Create a transceiver reset controller. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a> for more details about configuring the reset IP core.</span>			      </li><li class="li step stepexpand" id="nik1398707013452__step_D6AEA5B4810843DD800DF1C10A49F4BB">				        <span class="ph cmd">Connect the Native PHY IP core to the PLL IP core and the reset					controller.</span>				        <div class="itemgroup stepresult">					          <p class="p"> The ATX PLL's port <samp class="ph codeph">tx_serial_clk_gt</samp>						represents the dedicated GT clock lines. Connect this port to the Native PHY						IP core's <samp class="ph codeph">tx_serial_clk0</samp> port. The Quartus						Prime software						automatically						uses						the dedicated GT clocks instead of the x1 clock network.</p>				        </div>			      </li></ol>	  </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707008178">
          <h1>
          
            Arria 10 GT Channel Usage 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707008178__section_77C125472F8C4DAF9F3C43F37B30940F"> 		       <p class="p"> All Arria 10 GT devices have a total of six GT transceiver channels to support				25.8 Gbps. </p> 		       <p class="p">Arria 10 GT devices have three transceiver banks that support up to two GT				channels. Each channel can operate as a duplex channel, TX only, or RX only channel.				Transceiver banks GXBL1E				and				GXBL1H each contain two GT transceiver channels: Ch3 and Ch4. Transceiver bank				GXBL1G contains two GT transceiver channels: Ch0 and Ch1. Channels 2 and 5 on any				bank can only be configured as GX transceiver channels. </p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707008178__table_55D049D32B444BD3B60D1EF5CDCABDDB" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 223. &nbsp;</span>Valid Permutations for GT and GX Channel Configuration in					Transceiver Bank GXBL1G for Channels 0, 1, and 2</span></span></caption>															          										          										          															          															          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d220546e213" valign="top" width="22.620904836193446%">GT Transceiver Channel </th>							              <th align="center" class="entry" id="d220546e216" valign="top" width="19.34477379095164%">Configuration A </th>							              <th align="center" class="entry" id="d220546e219" valign="top" width="19.34477379095164%">Configuration B </th>							              <th align="center" class="entry" id="d220546e222" valign="top" width="19.34477379095164%">Configuration C </th>														              <th align="center" class="entry" id="d220546e225" valign="top" width="19.34477379095164%">Configuration								D								</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d220546e213 " valign="top" width="22.620904836193446%">Ch2 </td>							              <td align="center" class="entry" headers="d220546e216 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e219 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e222 " valign="top" width="19.34477379095164%">Unusable </td>														              <td align="center" class="entry" headers="d220546e225 " valign="top" width="19.34477379095164%">GX </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d220546e213 " valign="top" width="22.620904836193446%">Ch1 </td>							              <td align="center" class="entry" headers="d220546e216 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e219 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e222 " valign="top" width="19.34477379095164%">Unusable							</td>														              <td align="center" class="entry" headers="d220546e225 " valign="top" width="19.34477379095164%">GX </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d220546e213 " valign="top" width="22.620904836193446%">Ch0 </td>							              <td align="center" class="entry" headers="d220546e216 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e219 " valign="top" width="19.34477379095164%">Unusable							</td>							              <td align="center" class="entry" headers="d220546e222 " valign="top" width="19.34477379095164%">GT </td>														              <td align="center" class="entry" headers="d220546e225 " valign="top" width="19.34477379095164%">GX </td>						            </tr>					          </tbody>				        </table></div> 		       <p class="p">            <strong class="ph b">Notes on  grouping channels Ch0, Ch1, and Ch2:</strong> 		       </p> 		       <ul class="ul" id="nik1398707008178__ul_A653169D8CC5486AA74203FEF8B82613"> 		          <li class="li" id="nik1398707008178__li_9ABAE3826E1F4788B1B6AAD8738FD4A0">If channels 0 and 1 are configured					as GT channels, channel 2 is					unusable					(Configuration A).</li>            <li class="li">If either channel 0 or 1 is configured as a GT channel,					the					remaining channels are unusable (Configurations B and C).</li>            <li class="li">If channels 0 and 1 are not configured as GT channels, this grouping can be all					configured as GX					channels					(Configuration D).</li> 		          <li class="li" id="nik1398707008178__li_21CBDC08682C43F288096AAF1CA6C79F">If either channel 0 or 1			 is used as a GT channel, then the ATX PLL adjacent to channel 0 and 1 must			 be reserved for GT channel configurations. 		  </li> 		       </ul> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707008178__table_30690F1BC04C4E59ADB0E8E867D26CFE" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 224. &nbsp;</span>Valid Permutations for GT and GX Channel Configuration in					Transceiver Banks					GXBL1E					and GXBL1H for Channels 3, 4, and 5</span></span></caption>															          										          										          										          										          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d220546e346" valign="top" width="22.620904836193446%">GT Transceiver Channel </th>							              <th align="center" class="entry" id="d220546e349" valign="top" width="19.34477379095164%">Configuration A </th>							              <th align="center" class="entry" id="d220546e352" valign="top" width="19.34477379095164%">Configuration B </th>							              <th align="center" class="entry" id="d220546e355" valign="top" width="19.34477379095164%">Configuration C </th>							              <th align="center" class="entry" id="d220546e358" valign="top" width="19.34477379095164%">Configuration D </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d220546e346 " valign="top" width="22.620904836193446%">Ch5 </td>							              <td align="center" class="entry" headers="d220546e349 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e352 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e355 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e358 " valign="top" width="19.34477379095164%">GX </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d220546e346 " valign="top" width="22.620904836193446%">Ch4 </td>							              <td align="center" class="entry" headers="d220546e349 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e352 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e355 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e358 " valign="top" width="19.34477379095164%">GX </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d220546e346 " valign="top" width="22.620904836193446%">Ch3 </td>							              <td align="center" class="entry" headers="d220546e349 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e352 " valign="top" width="19.34477379095164%">Unusable </td>							              <td align="center" class="entry" headers="d220546e355 " valign="top" width="19.34477379095164%">GT </td>							              <td align="center" class="entry" headers="d220546e358 " valign="top" width="19.34477379095164%">GX </td>						            </tr>					          </tbody>				        </table></div> 		       <p class="p">            <strong class="ph b">Notes on grouping channels Ch3, Ch4, and Ch5:</strong> 		       </p> 		       <ul class="ul" id="nik1398707008178__ul_889B767621DB44C4986BAA08D8BE8AA6"> 		          <li class="li" id="nik1398707008178__li_BA1E4E2EA7D845C296E51C6CC5139543">If channels 3 and 4 are configured					as GT channels, channel 5 is unusable (Configuration A).</li>            <li class="li">If either channel 3 or 4 is configured as a GT channel,					the					remaining channels are unusable (Configurations B and C).</li>            <li class="li">If channels 3 and 4 are not configured as GT channels, this grouping can be all					configured as GX					channels					(Configuration D).</li> 		          <li class="li" id="nik1398707008178__li_DDC53151402A478AB9947B7605CA004B">If either channel 3 or 4			 is used as a GT channel, then the ATX PLL adjacent to channel 3 and 4 must			 be reserved for GT channel configurations. 		  </li> 		       </ul> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1401164751361">
          <h1>
          
            How to Implement PCS Direct Transceiver Configuration Rule 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body taskbody">		    <div class="section prereq p" id="mta1401164751361__prereq_CAD51D0CB11E4CBBA9C3E2BC5420890C"> 		       <p class="p">You should be familiar with PCS Direct architecture, PMA architecture, PLL architecture, and the reset controller before implementing PCS Direct Transceiver Configuration Rule. 		</p> 	     </div>		    <ol class="ol steps"><li class="li step stepexpand" id="mta1401164751361__step_68D64050DF624DE38079D10A8CB100E6">            <span class="ph cmd">Open the IP Catalog and select <span class="ph uicontrol">Arria 10 Transceiver Native PHY IP</span>.  Refer to 			 <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706802496" title="Select the appropriate PHY IP core to implement your protocol.">Select and Instantiate the PHY IP Core</a>			 for detailed steps.</span> 		       </li><li class="li step stepexpand" id="mta1401164751361__step_CA092251DDB34DFD860CB41455B365E5">            <span class="ph cmd"> Select 			 <span class="ph uicontrol">PCS Direct</span> from the 			 <span class="ph uicontrol">Transceiver configuration rules</span> list located under 			 <span class="ph uicontrol">Datapath Options</span>.</span> 		       </li><li class="li step stepexpand" id="mta1401164751361__step_84432D2B5A8F4DCDAF5477D02DD72E3E">            <span class="ph cmd">  Configure your Native PHY IP. </span> 		   		       </li><li class="li step stepexpand" id="mta1401164751361__step_N1005C_N1001F_N10010_N10001">            <span class="ph cmd">Click 				  <span class="ph uicontrol">Generate</span> to generate the Native PHY IP (this is your RTL				  file).</span>         </li><li class="li step stepexpand" id="mta1401164751361__step_N10066_N1001F_N10010_N10001">            <span class="ph cmd">Instantiate and configure your PLL.</span>         </li><li class="li step stepexpand" id="mta1401164751361__step_N1006C_N1001F_N10010_N10001">				        <span class="ph cmd">Create a transceiver reset controller. You can use your own					controller or use the  Transceiver PHY Reset Controller.</span>			      </li><li class="li step stepexpand" id="mta1401164751361__step_N10072_N1001F_N10010_N10001">            <span class="ph cmd">Connect the Native PHY IP to the PLL IP and the reset controller.</span>            <div class="itemgroup stepresult">               <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1401164751361__fig_3655881B3DAD4318B605A452227F3046"><span class="figcap"><span class="enumeration fig-enumeration">Figure 164.&nbsp;</span>Connection Guidelines for a PCS Direct PHY Design</span><div class="figbody"> 				                                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="mta1401164751361__image_FE5AEF988AAD4547A7B97B559DB95292" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706961185.svg" type="image/svg+xml"></embed></div><br xmlns=""> 			            </div></div>            </div>         </li><li class="li step stepexpand" id="mta1401164751361__step_N10088_N1001F_N10010_N10001">            <span class="ph cmd">Simulate your design to verify its functionality.</span>         </li></ol>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707014356">
          <h1>
          
            Simulating the Transceiver Native PHY IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">Use simulation to verify the Native PHY transceiver functionality. The				Quartus<sup>Â®</sup> Prime software supports register			transfer level (RTL) and gate-level simulation in both <span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span> and third-party simulators. You run simulations using your			Quartus Prime project files. </span>   </div> 	     <p class="p"> The following simulation flows are available: 	 </p> 	     <ul class="ul" id="nik1398707014356__ul_F16EB9FE8C7949A99431247CE5521F3B"> 		       <li class="li" id="nik1398707014356__li_FBF1CB5CE9634FCB85C94DE217F0EDC3">NativeLinkâThis flow simplifies				simulation by allowing you to start a simulation from the Quartus Prime software.				This flow automatically creates a simulation script and compiles design files, IP				simulation model files, and <span class="keyword">Intel</span> simulation library				models. <div class="note note" id="nik1398707014356__note_N1003E_N10039_N10035_N1002D_N10001"><span class="notetitle">Note:</span> The					Quartus Prime Pro Edition software does not support NativeLink RTL					simulation</div>         </li>			      <li class="li">Scripting IP SimulationâIn this flow you perform the following actions: <ol class="ol" id="nik1398707014356__ol_xbf_f4h_mv">					          <li class="li"> Run the ip-setup-simulation utility to generate a single simulation script						that compiles simulation files for all the underlying IPs in your design.						This script needs to be regenerated whenever you upgrade or modify IPs in						the design.</li>					          <li class="li">You create a top-level simulation script for compiling your testbench files						and simulating the testbench. It						sources						the script generated in the first action. You do not have to modify this						script even if you upgrade or modify the IPs in your design.</li>				        </ol>         </li> 		       <li class="li" id="nik1398707014356__li_E57BB4B634CF42BDB56DBE5E1677B448">Custom FlowâThis flow allows you to				customize simulation for more complex requirements. You can use this flow to compile				design files, IP simulation model files, and <span class="keyword">Intel</span>				simulation library models manually. </li> 	     </ul> 	     <p class="p">You can simulate the following			netlist: </p> 	     <ul class="ul" id="nik1398707014356__ul_FBA14DE0DE374F2D8A8FC29C817005FA"> 		       <li class="li" id="nik1398707014356__li_E4C3BC2741204F0BB9A87482E5AE510C">The RTL functional netlistâThis				netlist provides cycle-accurate simulation using Verilog HDL, SystemVerilog, and				VHDL design source code. <span class="keyword">Intel</span> and third-party EDA vendors				provide the simulation models. </li> 		 	     </ul>      <div class="section" id="nik1398707014356__section_3E0AF6B42D794A7B966846D3CCDE40EE"><h2 class="title sectiontitle">Prerequisites to Simulation</h2> 		        		       <p class="p">Before you can simulate your design, you must have successfully passed Quartus				Prime Analysis and Synthesis. </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii53025.pdf" target="_blank">Simulating <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA Designs 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707014715">
          <h1>
          
            NativeLink Simulation Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <p class="shortdesc">The NativeLink settings available in the <span class="keyword">Quartus Prime</span> software allow you to		specify your simulation environment, simulation scripts, and		testbenches.		The <span class="keyword">Quartus Prime</span>		software saves these settings in		your		project.		After		you specify the NativeLink settings, you can start simulations easily from the <span class="keyword">Quartus Prime</span> software. </p> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707015136">
          <h1>
          
            How to Use NativeLink to Specify a ModelSim Simulation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body taskbody"> 	     <div class="section context" id="nik1398707015136__context_000FD76F08B44D91B1D518CABF9BF80A"> 		       <p class="p">Complete the following steps to specify the directory path and				testbench				settings for your simulator: </p> 	     </div> 	     <ol class="ol steps" id="nik1398707015136__steps_266C995D87CB4A0BB9BE5727428A98E5"><li class="li step stepexpand" id="nik1398707015136__step_47E897D3D2954860A5AEE9D3CDE5FEF5"> 		          <span class="ph cmd">On the 			 <strong class="ph b">Tools</strong> menu, click 			 <strong class="ph b">Options</strong>, and then click 			 <strong class="ph b">EDA Tool Options</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_0EB55A81F729476E9F074BDF91EA6665"> 		          <span class="ph cmd">Browse to the directory for your simulator. The following table			 lists the directories for supported simulators:</span> 		          <div class="itemgroup info"> 			            <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707015136__table_D3695131E2AE4748841C251DC89E4B89" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 225. &nbsp;</span> 			                  <strong xmlns="" class="ph b">Simulator Path</strong>                   </span></span></caption> 				                  				                  				                 <thead align="left" class="thead"> 				                    <tr class="row"> 					                      <th class="entry" id="d221733e184" valign="top" width="42.5531914893617%"> 						                        <p class="p"> 						                           <strong class="ph b">Simulator</strong> 						                        </p> 					                      </th> 					                      <th class="entry" id="d221733e193" valign="top" width="57.446808510638306%"> 						                        <p class="p"> 						                           <strong class="ph b">Path</strong> 						                        </p> 					                      </th> 				                    </tr> 				                 </thead> 				                 <tbody class="tbody"> 				                    <tr class="row"> 					                      <td class="entry" headers="d221733e184 " valign="top" width="42.5531914893617%"> 					 	                       <p class="p">                                 Mentor Graphics*                                   <span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span>										                    </p> 					                      </td> 					                      <td class="entry" headers="d221733e193 " valign="top" width="57.446808510638306%"> 						                        <p class="p"> 						                           <em class="ph i">&lt;drive&gt;</em>:\<em class="ph i">&lt;simulator install							 path&gt;</em>\<strong class="ph b">win32aloem</strong> (Windows) 						</p> 						                        <p class="p">/<em class="ph i">&lt;simulator install path&gt;</em>/<strong class="ph b">bin</strong> (Linux*) 						</p> 					                      </td> 				                    </tr> 				                 </tbody> 			               </table></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_35C86D66EA324881B7B55053D15CF873"> 		          <span class="ph cmd">On the <span class="ph uicontrol">Assignments</span> menu, click 			 <strong class="ph b">Settings</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_8CD4C62B02634F0FB063AEDAAC4909B4"> 		          <span class="ph cmd">In the 			 <strong class="ph b">Category</strong> list, under 			 <strong class="ph b">EDA Tool Settings</strong> select 			 <strong class="ph b">Simulation</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_DDC945285E664183806E28597898FCE9"> 		          <span class="ph cmd">In the 			 <strong class="ph b">Tool name</strong> list, select your simulator. 		  </span> 		          <div class="itemgroup info"> 			            <p class="p">						            <strong class="ph b">Note:</strong> ModelSim refers to ModelSim SE and PE. These						simulators use the same commands as QuestaSim.<span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span> refers to <span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span> Starter Edition and <span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span> Subscription Edition. </p> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_5A3A6DEF57984ED985D0B56C7A66EBDA"> 		          <span class="ph cmd">In the 			 <strong class="ph b">Output directory</strong>, browse to the directory for your output			 files.</span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_5223E8539F334F66AE8AEC020C023E17"> 		          <span class="ph cmd">To map illegal HDL characters, turn on 			 <strong class="ph b">Map illegal HDL characters</strong>.</span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_EABEE337D3EA468280A7495B1E04BF2E"> 		          <span class="ph cmd">To filter netlist glitches , turn on 			 <strong class="ph b">Enable glitch filtering</strong>.</span> 		       </li><li class="li step stepexpand" id="nik1398707015136__step_BCA0725D0F3F4522BEB13379A8B434A1"> 		          <span class="ph cmd">Complete the following steps to specify additional options for			 NativeLink automation: 		  </span> 		          <ol class="ol substeps" id="nik1398707015136__substeps_FCCE20181582499CA096F47D2E1B36EB" type="a"> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_2CB73576147449AD89D5A359463BD5D7">                  <span class="ph cmd">Turn on 				  <strong class="ph b">Compile test bench</strong>. 				</span> 			            </li> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_7A54248CDDB34F87BB477DFD4B8641BF">                  <span class="ph cmd">Click 				  <strong class="ph b">Test Benches</strong>. 				</span> 				              <div class="itemgroup stepresult">The 				  <strong class="ph b">Test Benches</strong> dialog box appears. 				</div> 			            </li> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_5BFAA58EC91B46FFA368738D4D54450F">                  <span class="ph cmd">Click 				  <strong class="ph b">New</strong>. 				</span> 			            </li> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_B09EADC86D8C45D793F0CED2ECF0E16E">                  <span class="ph cmd">Under 				  <strong class="ph b">Create new test bench settings</strong>, for 				  <strong class="ph b">Test bench name</strong> type the test bench name. For Top level				  module in the test bench, type the top-level module name. These names should				  match the actual test bench module names. 				</span> 			            </li>               <li class="li substep substepexpand">                  <span class="ph cmd">Select <span class="ph uicontrol">Use test bench to perform VHDL timing simulation</span> and specify the name of your design instance under<span class="ph uicontrol">Design instance name in test bench</span>.</span>               </li> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_8F085F67A1934C4FB8A4A0BE1FA0A9E9">                  <span class="ph cmd">Under the				  				  <strong class="ph b">Simulation period</strong>, turn on 				  <strong class="ph b">Run simulation until all vector stimuli are used</strong>. 				</span> 			            </li>               <li class="li substep substepexpand">                  <span class="ph cmd">Under <span class="ph uicontrol">Test bench and simulation files</span>, select your test bench file from your folder. Click <span class="ph uicontrol">Add</span>.</span>               </li> 			            <li class="li substep substepexpand" id="nik1398707015136__substep_117D525A3BC442A9A326732618AF88FD">                  <span class="ph cmd">Click 				  <strong class="ph b">OK</strong>. 				</span> 			            </li> 		          </ol> 		       </li></ol>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707017310">
          <h1>
          
            How to Use NativeLink to Run a ModelSim RTL Simulation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body taskbody"> 	     <div class="section context" id="nik1398707017310__context_91D0D8CD2CAC4FA8819A1EA0FD5A559C"> 		 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707017310__fig_E601AD7117FA4396AB7C261289CF1381"><span class="figcap"><span class="enumeration fig-enumeration">Figure 165.&nbsp;</span>NativeLink Simulation Flow Diagram</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707017310__image_4EB03A09148A445795E5E0C38F64EC23" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707015511.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <p class="p">Complete the following steps to run an RTL functional simulation: 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398707017310__steps_5F2528BB02CF440BAAC1CE892C7484BE"><li class="li step" id="nik1398707017310__step_ED48D802BDF34504BA3C0C2AA8E0B6F5"> 		          <span class="ph cmd">Open your Quartus Prime project.</span> 		       </li><li class="li step" id="nik1398707017310__step_A5DB7FD60F5F435EAF84D81A13BB57E9"> 		          <span class="ph cmd">On the Tools menu, select 			 <strong class="ph b">Run Simulation Tool</strong>, then select 			 <strong class="ph b">RTL Simulation</strong> or 			 <strong class="ph b">Gate Level Simulation</strong>. 		  </span> 		       </li><li class="li step" id="nik1398707017310__step_B0E245CACF4040D2B8D7CA7C96F3250C"> 		          <span class="ph cmd">Run Quartus Prime Analysis and Elaboration and re-instantiate control					signals that you defined using the In-System Sources and Probe Editor. The					In-System Sources and Probe Editor can only access the pins of the device.					Consequently, you must route any signal that you want to observe to the					top-level of your design. </span> 		       </li><li class="li step" id="nik1398707017310__step_03CA3ECAE95C4275830BBA0CD320703E"> 		          <span class="ph cmd">To monitor additional signals, highlight the desired instances or			 nodes in 			 <strong class="ph b">Instance</strong>, and right-click 			 <strong class="ph b">Add wave</strong>.</span> 		       </li><li class="li step" id="nik1398707017310__step_0C5101C630494A56AB169188E049F902">            <span class="ph cmd">Select 			 <strong class="ph b">Simulate</strong> and then 			 <strong class="ph b">Run</strong>.</span> 		       </li><li class="li step" id="nik1398707017310__step_9E1E09AF27BA43C88657F99410D312E5">            <span class="ph cmd">Specify the			 simulation duration.</span> 		       </li><li class="li step" id="nik1398707017310__step_7BEEB97CFAFE41CFA05FFD7C4D33F3F1">            <span class="ph cmd">Complete the			 following steps to restart the simulation:</span> 		          <ol class="ol substeps" id="nik1398707017310__substeps_0B7BFCCE2EC64AB48FE941011E6C8F06" type="a"> 			            <li class="li substep substepexpand" id="nik1398707017310__substep_B47AB9D5581A42F5BD756FDE2E20B81C">                  <span class="ph cmd">On the Simulate menu, select 				  <strong class="ph b">restart</strong>, then click 				  <strong class="ph b">ok</strong>.</span> 				              <div class="itemgroup stepresult">This action clears the existing waves. 				</div> 			            </li> 			            <li class="li substep substepexpand" id="nik1398707017310__substep_DDF826E5C5D34D0BBE9D24D6FEE1300A">                  <span class="ph cmd">Highlight				  				  <strong class="ph b">run</strong> and select the appropriate options to run the				  simulation.</span> 			            </li> 		          </ol> 		       </li></ol>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707014356" title="Use simulation to verify the Native PHY transceiver functionality. The Quartus Prime software supports register transfer level (RTL) and gate-level simulation in both ModelSim - Intel FPGA Edition and third-party simulators. You run simulations using your Quartus Prime project files.">Simulating the Transceiver Native PHY IP Core</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707019422">
          <h1>
          
            How to Use NativeLink to Specify Third-Party RTL Simulators 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section context" id="nik1398707019422__context_E475F68465CE4B8784B12B18CFCDC9C4"> 		       <p class="p">The following figure illustrates the high-level steps for using the NativeLink		  with Third-Party EDA RTL simulator. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707019422__fig_3EF1B089A0D742DEB5386A7394746F40"><span class="figcap"><span class="enumeration fig-enumeration">Figure 166.&nbsp;</span>Using NativeLink with Third-Party Simulators </span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707019422__image_032028D4302C439E95D6C4AEB8A60011" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707017980.svg" type="image/svg+xml"></embed> 		       </div></div> 		       <p class="p">Complete the following steps to specify the directory path and				testbench				settings for your simulator: </p> 	     </div> 	     <ol class="ol steps" id="nik1398707019422__steps_9ADB856B2016482CB007579608E8042A"><li class="li step stepexpand" id="nik1398707019422__step_F64C4281F9FB4370AD9E48BE1B3B2456"> 		          <span class="ph cmd">On the 			 <strong class="ph b">Tools</strong> menu, click 			 <strong class="ph b">Options</strong>, and then click 			 <strong class="ph b">EDA Tool Options</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_08CEFA550A594B3D9DA08F152D00F6E2"> 		          <span class="ph cmd">Browse to the directory for your simulator. The following table			 lists the directories for supported third-party simulators:</span> 		          <div class="itemgroup info"> 			            <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707019422__table_C8B7CD702C0B492287B1B46E3A707579" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 226. &nbsp;</span> 			                  <strong xmlns="" class="ph b">Simulator Path</strong>                   </span></span></caption> 				                  				                  				                 <thead align="left" class="thead"> 				                    <tr class="row"> 					                      <th class="entry" id="d222504e208" valign="top"> 						                        <p class="p"> 						                           <strong class="ph b">Simulator</strong> 						                        </p> 					                      </th> 					                      <th class="entry" id="d222504e217" valign="top"> 						                        <p class="p"> 						                           <strong class="ph b">Path</strong> 						                        </p> 					                      </th> 				                    </tr> 				                 </thead> 				                 <tbody class="tbody"> 				                    <tr class="row"> 					                      <td class="entry" headers="d222504e208 " valign="top"> 					 	                       <p class="p">                                 Mentor Graphics*                                  ModelSim* 						                        </p> 					 	                       <p class="p">Mentor Graphics QuestaSim* 						                        </p> 					                      </td> 					                      <td class="entry" headers="d222504e217 " valign="top"> 						                        <p class="p"> 						                           <em class="ph i">&lt;drive&gt;</em>:\<em class="ph i">&lt;simulator install							 path&gt;</em>\<strong class="ph b">win32</strong> (Windows) 						</p> 						                        <p class="p">/<em class="ph i">&lt;simulator install path&gt;</em>/<strong class="ph b">bin</strong> (Linux*) 						</p> 					                      </td> 				                    </tr> 				                    <tr class="row"> 					                      <td class="entry" headers="d222504e208 " valign="top"> 					 	                       <p class="p">                                 Synopsys* VCS/VCS MX 						</p> 					                      </td> 					                      <td class="entry" headers="d222504e217 " valign="top"> 						                        <p class="p">/<em class="ph i">&lt;simulator install path&gt;</em>/<strong class="ph b">bin</strong> (Linux) 						</p> 					                      </td> 				                    </tr> 				                    <tr class="row"> 					                      <td class="entry" headers="d222504e208 " valign="top"> 					 	                       <p class="p">                                 Cadence* Incisive Enterprise 						</p> 					                      </td> 					                      <td class="entry" headers="d222504e217 " valign="top"> 						                        <p class="p">/<em class="ph i">&lt;simulator install							 path&gt;</em>/<strong class="ph b">tools</strong>/<strong class="ph b">bin</strong> (Linux) 						</p> 					                      </td> 				                    </tr> 				                    <tr class="row"> 					                      <td class="entry" headers="d222504e208 " valign="top"> 					 	                       <p class="p">                                 Aldec* Active-HDL 						</p> 						                        <p class="p">Aldec Riviera-Pro 						</p> 					                      </td> 					                      <td class="entry" headers="d222504e217 " valign="top"> 						                        <p class="p"> 						                           <em class="ph i">&lt;drive&gt;</em>:\<em class="ph i">&lt;simulator install							 path&gt;</em>\<strong class="ph b">bin</strong> (Windows) 						</p> 						                        <p class="p">/<em class="ph i">&lt;simulator install path&gt;</em>/<strong class="ph b">bin</strong> (Linux) 						</p> 					                      </td> 				                    </tr> 				                 </tbody> 			               </table></div> 		          </div> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_56F45F197D0C4A3FA7BC0957E3904BB6"> 		          <span class="ph cmd">On Assignments menu, click 			 <strong class="ph b">Settings</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_93A57748568842E3AFC77920DE698BDA"> 		          <span class="ph cmd">In the 			 <strong class="ph b">Category</strong> list, under 			 <strong class="ph b">EDA Tool Settings</strong>, select 			 <strong class="ph b">Simulation</strong>. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_5C8BEE15EFA14995BBB938C6A51E73AB"> 		          <span class="ph cmd">In the 			 <strong class="ph b">Tool name</strong> list, select your simulator. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_7F37C43E31714CF4B4CC817BBCC90CF4"> 		          <span class="ph cmd">To enable your simulator, on the 			 <strong class="ph b">Tools</strong> menu, click 			 <strong class="ph b">Options</strong> and then click 			 <strong class="ph b">License Setup</strong> . Make necessary changes for EDA tool			 licenses.</span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_477E886E52A54063A4E2F4A8A23A3E73"> 		          <span class="ph cmd">Compile your design and					testbench					files. </span> 		       </li><li class="li step stepexpand" id="nik1398707019422__step_658721FABB164D039C2033C4B545A679"> 		          <span class="ph cmd">Load the design and run the simulation in the EDA tool.</span> 		       </li></ol> 	     <div class="section postreq" id="nik1398707019422__postreq_66383A5439954436B9004A1D0AD4E19C">		       <p class="p">To learn more about third-party simulators, click on the appropriate		  link below. 		</p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii53001.pdf" target="_blank">Mentor Graphics ModelSim and QuestaSim Support 		</a></div><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii53002.pdf" target="_blank">Synopsys VCS and VCS MX Support 		</a></div><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii53003.pdf" target="_blank">Cadence Incisive Enterprise Simulator Support 		</a></div><div><a class="link" href="http://www.altera.com/literature/hb/qts/qts_qii53023.pdf" target="_blank">Aldec Active-HDL and Riviera-Pro Support 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="pra1457118786508">
          <h1>
          
            Scripting IP Simulation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">The <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software supports the use of scripts to automate      simulation processing in your preferred simulation environment. </span>You can use your    preferred scripting methodology to control simulation. </div>      <p class="p">         <span class="keyword">Intel</span> recommends the use of a version-independent      top-level simulation script to control design, testbench, and IP core simulation. Because      Quartus Prime-generated simulation file names may change.</p>      <p class="p">You can use the ip-setup simulation utility to generate or regenerate underlying setup      scripts after any software or IP version upgrade or regeneration. Use of a top-level script      and ip-setup-simulation eliminates the requirement to manually update simulation scripts.</p>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="pra1457119644271">
          <h1>
          
            Generating a Combined Simulator Setup Script 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="pra1457119644271__section_N10018_N10015_N10001">			      <p class="p">            <span class="keyword">Platform Designer (Standard)</span> system generation creates the interconnect between				components. It also generates files for synthesis and simulation, including the <strong class="ph b">.spd</strong> files necessary for the ip-setup-simulation utility. </p>			      <p class="p">The <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software provides				utilities to help you generate and update IP simulation scripts. You can use the				ip-setup-simulation utility to generate a combined simulator setup script, for all				<span class="keyword">Intel</span> FPGA IP in your design, for each supported simulator. You can subsequently rerun				ip-setup-simulation to automatically update the combined script. Each simulator's				combined script file contains a rudimentary template that you can adapt for				integration of the setup script into a top-level simulation script.</p>		    </div>	  </div>		  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link crosspub" href="https://www.altera.com/documentation/mwh1410385117325.html#mwh1410383407761" target="_blank" title="Provides more information about the steps to generate top-level simulation script.">            <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime Standard Edition</span> Handbook Volume 3:				Verification</a></div></div></div>	</mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707021828">
          <h1>
          
            Custom Simulation Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The custom simulation flow allows you to customize the simulation		process for more complex simulation requirements. This flow allows you to		control the following aspects of your design: 	 </p> 	     <ul class="ul" id="nik1398707021828__ul_E44609AC1C0B47CE8D16AEA3E47229BE"> 		       <li class="li" id="nik1398707021828__li_315A590E96634F27AFB95431D5D97C59">Component binding 		</li> 		       <li class="li" id="nik1398707021828__li_C682AAC604B54F509BEB9AD6D5F9079E">Compilation order 		</li> 		       <li class="li" id="nik1398707021828__li_A1AC950102064CF19D2BE56487302A43"> Run commands 		</li> 		       <li class="li" id="nik1398707021828__li_B3C61E96BD664E7E87A4EE77F3B594B0"> IP cores 		</li> 		       <li class="li" id="nik1398707021828__li_9A51BD8B4C8846F4B0B73949357CC49D">Simulation library model		  files 		</li> 	     </ul> 	     <p class="p">The following figure illustrates the steps for custom flow simulation.		If you use a simulation script, you can automate some of the steps. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707021828__fig_D433271597124876A6D27B917012A77E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 167.&nbsp;</span>Custom flow Simulation</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707021828__image_pfp_2k5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/tkz1477426383985.svg" type="image/svg+xml"></embed>		    </div></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707022312">
          <h1>
          
            How to Use the Simulation Library Compiler 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section context" id="nik1398707022312__context_EDB066B5ED7C4CBBB99B4C0EA439E3B2"> 		       <p class="p">The Simulation Library Compiler compiles <span class="keyword">Intel</span>				simulation libraries for supported simulation tools, and saves the simulation files				in the output directory you specify.</p> 		       <div class="note note" id="nik1398707022312__note_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Because the <span class="keyword">               ModelSim<sup>Â®</sup> - Intel FPGA Edition</span> software provides precompiled		  simulation libraries, you do not have to compile simulation libraries if you		  are using the software. 		</div> 		       <p class="p">Complete the following steps to compile the simulation model libraries		  using the Simulation Library Compiler: 		</p> 		       <ol class="ol" id="nik1398707022312__ol_11D301B414E54B31B973D55EDF68FC2C"> 		          <li class="li" id="nik1398707022312__li_BE658DCC26D6458EA26FF155E452EF60">On the Tools menu, click 			 <strong class="ph b">Launch Simulation Library Compiler</strong>. 		  </li> 		          <li class="li" id="nik1398707022312__li_84661EBC4BB64CDC93558C8227E374F4">Under 			 <strong class="ph b">EDA simulation tool</strong>, for the 			 <strong class="ph b">Tool name</strong>, select your simulation tool. 		  </li> 		          <li class="li" id="nik1398707022312__li_D5875EF0000345588E4FCFECE1C8C3E1">Under 			 <strong class="ph b">Executable</strong> 			            <strong class="ph b"> location</strong>, browse to the location of the simulation tool you			 specified. You must specify this location before you can run the EDA Simulation			 Library Compiler. 		  </li> 		          <li class="li" id="nik1398707022312__li_9E41A70FBD27494EAE49FA6E59590A48"> Under 			 <strong class="ph b">Library families</strong>, select one or more family names and move			 them to the 			 <strong class="ph b">Selected families</strong> list. 		  </li> 		          <li class="li" id="nik1398707022312__li_2BE6471C6A4C46A8BE9180E9AF02FDDA">Under 			 <strong class="ph b">Library language</strong>, select 			 <strong class="ph b">Verilog</strong>, 			 <strong class="ph b">VHDL</strong>, or both. 		  </li> 		          <li class="li" id="nik1398707022312__li_3B7F5D8B23EC40698010D70EF757A269">In the 			 <strong class="ph b">Output directory</strong> field, specify a location to store			 the compiled libraries. 		  </li> 		          <li class="li" id="nik1398707022312__li_794E287D61974A35A21BBF6816D9C435">Click 			 <strong class="ph b">Start Compilation</strong>. 		  </li> 		       </ol> 		       <p class="p">Complete the following steps to add the simulation files to your		  project: 		</p> 		       <ol class="ol" id="nik1398707022312__ol_82DE426CE54D486495D5C068E71D54C9"> 		          <li class="li" id="nik1398707022312__li_5E794588C67741B5B49E21F89298FD2B">On the Assignments menu,			 click 			 <strong class="ph b">Settings</strong>. 		  </li> 		          <li class="li" id="nik1398707022312__li_CBB31AB4F1444569AC8532865E4A22E0">In the 			 <strong class="ph b">Category</strong> list, select 			 <strong class="ph b">Files</strong>. 		  </li> 		          <li class="li" id="nik1398707022312__li_9674752D85974C0A90B294055C8F2FCE">Click 			 <strong class="ph b">Browse</strong> to open the 			 <strong class="ph b">Select File</strong> dialog box and select one or more files in the 			 <strong class="ph b">Files</strong> list to add to your project. 		  </li> 		          <li class="li" id="nik1398707022312__li_288AF507A2074CE1AA024B4329484D5E">Click 			 <strong class="ph b">Open</strong>, and then 			 <strong class="ph b">Add</strong> to add the selected file(s) to your project. 		  </li> 		          <li class="li" id="nik1398707022312__li_2957B832E66F47139BB85556AAFB2FBE">Click 			 <strong class="ph b">OK 			 </strong>to close the<strong class="ph b"> Settings 			 </strong>dialog box. 		  </li> 		       </ol> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://quartushelp.altera.com/current/master.htm" target="_blank">Preparing for EDA Simulation 		</a></div><div><a class="link" href="http://quartushelp.altera.com/current/master.htm" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span> FPGA Simulation Models 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707023107">
          <h1>
          
            Custom Simulation Scripts 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You can automate simulations by creating customized scripts. You can		generate scripts manually. In addition, you can use NativeLink to generate a		simulation script as a template and then make the necessary changes. The		following table shows a list of script directories NativeLink generates. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707023107__table_6B1624ED26E04529AD2DE6CD05F31375" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 227. &nbsp;</span> Custom Simulation Scripts for Third Party RTL Simulation</span></span></caption> 		           		           		           		          <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d223578e169" valign="top"> 				                 <p class="p"> 				  Simulator</p> 			               </th> 			               <th class="entry" id="d223578e175" valign="top"> 				                 <p class="p"> 				  Simulation File</p> 			               </th> 			               <th class="entry" id="d223578e181" valign="top"> 				                 <p class="p"> 				   				Use</p> 			               </th> 		             </tr> 		          </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d223578e169 " valign="top"> 			 	                <p class="p">                        Mentor Graphics*                          ModelSim*  or QuestaSim*  				                 </p> 			               </td> 			               <td class="entry" headers="d223578e175 " valign="top"> 				                 <p class="p"> 				                    <strong class="ph b">/simulation/</strong> 				                    <strong class="ph b">modelsim/modelsim_setup.do</strong> 				                 </p>                     <p class="p">Or</p>                     <p class="p">                        <strong class="ph b">mentor/msim_setup.tcl</strong>                     </p> 			               </td> 			               <td class="entry" headers="d223578e181 " valign="top"> 				                 <p class="p">Source directly with your simulator. 				Run <samp class="ph codeph">do msim_setup.tcl</samp>, followed by <samp class="ph codeph">ld_debug</samp>. If you have more than one IP, each IP  has a dedicated <samp class="ph codeph">msim_setup.tcl</samp> file. Make sure that youcombine all the files included in the <samp class="ph codeph">msim_setup.tcl</samp> files into one common <samp class="ph codeph">msim_setup.tcl</samp> file.</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d223578e169 " valign="top"> 			 	                <p class="p">                        Aldec* Riviera Pro 				</p> 			               </td> 			               <td class="entry" headers="d223578e175 " valign="top"> 				                 <p class="p"> 				                    <strong class="ph b">/simulation/</strong> 				                    <strong class="ph b">aldec/rivierapro_setup.tcl</strong> 				                 </p> 			               </td> 			               <td class="entry" headers="d223578e181 " valign="top">                     <p class="p">Source directly with your simulator</p>.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d223578e169 " valign="top"> 			 	                <p class="p">                        Synopsys* VCS 				</p> 			               </td> 			               <td class="entry" headers="d223578e175 " valign="top"> 				                 <p class="p"> 				                    <strong class="ph b">/simulation/synopsys/vcs/vcs_setup.sh</strong> 				                 </p> 			               </td> 			               <td class="entry" headers="d223578e181 " valign="top"> 				                 <p class="p">Add your								testbench								file name to this file to pass the testbench file to VCS using the									<samp class="ph codeph">âfile</samp> option. If you specify a								testbench								file for NativeLink and do not choose to simulate, NativeLink								generates								a								script that runs VCS. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d223578e169 " valign="top"> 				                 <p class="p">Synopsys VCS MX 				</p> 			               </td> 			               <td class="entry" headers="d223578e175 " valign="top"> 				                 <p class="p"> 				                    <strong class="ph b">/simulation/synopsys/vcsmx/vcsmx_setup.sh</strong> 				                 </p> 			               </td> 			               <td class="entry" headers="d223578e181 " valign="top"> 				                 <p class="p">Run this script at the command line using <samp class="ph codeph">quartus_shât </samp>								                <samp class="ph codeph">                           <em class="ph i">&lt;script&gt;</em>                        </samp>. Any								testbench								you specify with NativeLink is included in this script. </p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d223578e169 " valign="top"> 			 	                <p class="p">                        Cadence* Incisive (NCSim) 				</p> 			               </td> 			               <td class="entry" headers="d223578e175 " valign="top"> 				                 <p class="p"> 				                    <strong class="ph b">/simulation/cadence/ncsim_setup.sh</strong> 				                 </p> 			               </td> 			               <td class="entry" headers="d223578e181 " valign="top"> 				                 <p class="p">Run this script at the command line using <samp class="ph codeph">quartus_sh									ât</samp>								                <em class="ph i">&lt;script&gt;</em>. Any								testbench you specify with NativeLink is								included in this script. </p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="kij1526675557749">
          <h1>
          
            Implementing Protocols in Intel Arria 10 Transceivers Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">				    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="kij1526675557749__table_yqy_3mf_wdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d224062e123" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d224062e126" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">										          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2018.10.16</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="kij1526675557749__ul_efp_vnk_mfb">								                <li class="li">For <samp class="ph codeph">PRESERVE_UNUSED_XCVR_CHANNEL</samp>, clarified									that an example of <samp class="ph codeph">&lt;pin_name&gt;</samp> is U34, not									PIN_U34.                         </li>							              </ul>                  </td>					          </tr>										          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2018.09.24</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the 1G/2.5G/5G/10G								Multi-rate Ethernet PHY Intel FPGA IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_egq_5pn_v2b">								                <li class="li">Added <cite class="cite">Functional										Description</cite> section.</li>								                <li class="li">Updated the note in <cite class="cite">About the 1G/2.5G/5G/10G Multi-rate Ethernet PHY Intel FPGA										IP Core</cite> topic.</li>								                <li class="li">For the 1G/2.5G/5G/10G Multi-rate Ethernet									status signal, added a Clock Domain values for <samp class="ph codeph">led_char_err</samp>.</li>								                <li class="li">Added 10M and 100M speed support for									1G/2.5G/5G/10G (USXGMII) variant for 1G/2.5G/5G/10G Multi-rate									Ethernet PHY Intel FPGA IP core.</li>								                <li class="li">Updated the <cite class="cite">Device										Family Support</cite> section:<ul class="ul" id="kij1526675557749__ul_u2f_myp_w2b">										                    <li class="li">Removed the description on <cite class="cite">Definition: Device Support												Level</cite>.</li>										                    <li class="li">Added a new Table: <cite class="cite">Intel FPGA Core Device Support												Levels</cite>.</li>									                  </ul>                        </li>								                <li class="li">Updated Table: <cite class="cite">Resource Utilization</cite>.</li>								                <li class="li">Updated <cite class="cite">Timing										Constraints</cite> section.</li>								                <li class="li">Updated <cite class="cite">Configuration										Registers section:</cite>                           <ul class="ul" id="kij1526675557749__ul_shc_5d3_y2b">										                    <li class="li">Added <cite class="cite">Register												Access</cite> section.</li>										                    <li class="li">Removed <cite class="cite">Definition: Register Access</cite> section.</li>									                  </ul>                        </li>								                <li class="li">Updated Figure: <cite class="cite">PHY										Interface Signals</cite>.</li>								                <li class="li">Updated Table: <cite class="cite">XGMII										Signals</cite>:<ul class="ul" id="kij1526675557749__ul_yrj_xfr_y2b">										                    <li class="li">Corrected the direction of <samp class="ph codeph">xgmii_tx_valid</samp>.</li>										                    <li class="li">Updated the toggle rate of 10G speed											for <samp class="ph codeph">xgmii_tx_valid</samp>											and <samp class="ph codeph">xgmii_rx_valid</samp>.</li>									                  </ul>                        </li>								                <li class="li">Updated for latest Intel branding									standards.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes:</p>							              <ul class="ul" id="kij1526675557749__ul_pfr_3cd_1db">								                <li class="li">For the 1G/2.5G/5G/10G Multi-rate Ethernet									status signal, added a Clock Domain column and values for all									except led_char_err.</li>								                <li class="li">Changed the Gen1 PIPE PLL output frequency									from 1250MHz to 2500MHz in <cite class="cite">fPLL IP										Parameter Core Settings for PIPE</cite> and <cite class="cite">ATX PLL IP Parameter Core Settings for										PIPE</cite>.</li>								                <li class="li">Updated <cite class="cite">Disabling/Enabling PRBS Pattern Inversion</cite> to address									the hard PRBS generator and checker pattern being									inverted.</li>								                <li class="li">Updated the description of 0x4C0 bit 5									Override AN Parameters Enable to refer to 0x4C3 and changed the									start address of the reserved space to 0x4D7 in <cite class="cite">10GBASE-KR PHY Register									Definitions</cite>.</li>								                <li class="li">Changed the start address of the reserved									space to 0x4D7 in <cite class="cite">1G/10GbE Register										Definitions</cite>.</li>								                <li class="li">Added a frequency to the description of and									added a footnote to the <span class="ph uicontrol">Selected										CDR reference clock frequency</span> parameter in the									"RX PMA Parameters" table. </li>								                <li class="li">Added a note about bit slipping after the									"Gearbox Parameters" table. </li>								                <li class="li">Added a reference and a link to <cite class="cite">Clock and Reset Interfaces</cite> in the									"1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core"									section.</li>								                <li class="li">Clarified the description of the <span class="ph uicontrol">Enable PCIe pipe_hclk_in and pipe_hclk_out										ports</span> parameter in the "PCIe Ports"									table.</li>								                <li class="li">Clarified the description of the <samp class="ph codeph">pipe_hclk_out[0]</samp> port in the "Ports									for Arria 10 Transceiver Native PHY in PIPE Mode" table.									</li>								                <li class="li">Changed the values for the <span class="ph uicontrol">Number of fixed dfe taps</span>									parameter in the "RX PMA Parameters" table of the <cite class="cite">Interlaken</cite> section.</li>								                <li class="li">Changed the description of bit 15 of register									address 0x4D0 in the "1G/10GbE Register Definitions" table.</li>								                <li class="li">Changed the description of bit 5 of register									address 0x4C0 in the "1G/10GbE Register Definitions" table.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_g2m_ywg_tw">								                <li class="li">Removed a note from the "Transmitter and									Receiver Latency" section.</li>							              </ul>							              <p class="p">Made the following changes to the 1G/2.5G/5G/10G								Multi-rate Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_ak1_hym_b1b">								                <li class="li">Added the "Register Map" section.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the 1G/10 Gbps								Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_j2c_gtc_ww">								                <li class="li">Added MII Interface signals to the "1G/10GbE									PHY Top-Level Signals" figure.</li>								                <li class="li">Added the MII section.</li>								                <li class="li">Added the <samp class="ph codeph">tx_pcfifo_error_1g</samp> and <samp class="ph codeph">rx_pcfifo_error_1g</samp> signals to the "Control and									Status Signals" table.</li>								                <li class="li">Removed bit addresses from the 0x494 register									in the "GMII PCS Registers" table.</li>								                <li class="li">Changed the read/write description for the									0x495 register in the "GMII PCS Registers" table.</li>								                <li class="li">Changed the note for <samp class="ph codeph">COPPER_DUPLEX_OPERATION</samp> in the "GMII PCS									Registers" table.</li>							              </ul>							              <p class="p">Made the following changes to the Gigabit Ethernet								(GbE) and GbE with IEEE 1588v2 section:</p>							              <ul class="ul" id="kij1526675557749__ul_hpq_hcd_ww">								                <li class="li">Added description about the RX FIFO and TX									FIFO in the "GbE with IEEE 1588v2" section.</li>								                <li class="li">Added a note to the <samp class="ph codeph">pll_powerdown</samp> signal in the "Connection Guidelines									for a GbE/GbE with IEEE 1588v2 PHY Design" figure.</li>								                <li class="li">Updated the parameter descriptions for in the									"Standard PCS Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the XAUI PHY IP Core								section:</p>							              <ul class="ul" id="kij1526675557749__ul_o11_zgb_fx">								                <li class="li">Added further description to the <samp class="ph codeph">rx_channelaligned</samp> signal in the									"Optional Control and Status SignalsâSoft IP Implementation"									table.</li>							              </ul>							              <p class="p">Made the following changes to the Using the Arria								10 Transceiver Native PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_fbt_mhy_dx">								                <li class="li">Added "Synchronous to <samp class="ph codeph">rx_clkout</samp>" for <samp class="ph codeph">rx_std_wa_patternalign[&lt;n&gt;-1:0]</samp> in the clock									domain column in Word Aligner and Bitslip table.</li>								                <li class="li">Added "Unused Transceiver Channels"									section.</li>							              </ul>							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_vgz_lrs_kx">								                <li class="li">New table "Interface Width Options for 10.1376									Gbps and 12.16512 Gbps Data Rates" added.</li>								                <li class="li">Supported data rates updated for TX PLLs.</li>								                <li class="li">Data rate values updated in table "General and									Datapath Options".</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								section:</p>							              <ul class="ul" id="kij1526675557749__ul_ars_wss_kx">								                <li class="li">Added PIPE Interface width number in the Port									column in table "Ports for Arria 10 Transceiver Native PHY in									PIPE Mode".</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_jlr_3gp_lt_joc">								                <li class="li">Updated the version and release date in the									"10GBASE-KR PHY Release Information" table.</li>								                <li class="li">Changed the definitions and parameters in the									"General Options Parameters" table.</li>								                <li class="li">Added the "Speed Detection Parameters"									table.</li>								                <li class="li">Added and removed parameters in the "Auto									Negotiation and Link Training Settings" table.</li>								                <li class="li">Removed parameter from the "10GBASE-R									Parameters" table.</li>								                <li class="li">Changed descriptions in the "10GBASE-KR									Register Definitions" table for 0x4B0 and 0x4D0.</li>								                <li class="li">Added signals to the "Control and Status									Signals" table.</li>								                <li class="li">Added a new bit field for 0x4D1 in the									"10GBASE-KR Register Definitions" table.</li>								                <li class="li">Changed the default value for INITPOSTVAL Init									Post tap Value in the "10GBASE-KR Optional Parameters"									table.</li>							              </ul>							              <p class="p">Made the following changes to the 1G/2.5G/5G/10G								Multi-rate Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_jpq_vst_jv_joc">								                <li class="li">Changed the "Block Diagram of the PHY IP Core"									figure.</li>								                <li class="li">Updated the version and release date in the									"PHY Release Information" table.</li>								                <li class="li">Updated the "Resource Utilization" table.</li>								                <li class="li">Updated the "PHY Features" table.</li>								                <li class="li">Changed the "1G/2.5G/5G/10G Multi-rate									Ethernet PHY IP Core Parameters" table.</li>								                <li class="li">Added signals to the "PHY Interface Signals"									figure.</li>								                <li class="li">Added descriptions in the "Clock and Reset									Signals" table.</li>								                <li class="li">Added descriptions in the "Transceiver Mode									and Operating Speed Signals" table.</li>								                <li class="li">Changed the "Avalon-MM Interface Signals"									table.</li>								                <li class="li">Added signals to the "XGMII Signals"									table.</li>								                <li class="li">Added registers to the "PHY Register									Definitions" table.</li>								                <li class="li">Added parameters to the "1G/2.5G/5G/10G									Multi-rate Ethernet PHY IP Core Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the								1-Gigabit/10-Gigabit Ethernet (GbE) PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_tmv_wjc_kv_sev">								                <li class="li">Updated the version and release date in the									"1G/10GbE Release Information" table.</li>								                <li class="li">Added signals to the "1G/10GbE PHY Top-Level									Signals" figure.</li>								                <li class="li">Added signals to the "PHY Interface Signals"									figure.</li>								                <li class="li">Added signals to the "Control and Status									Signals" table.</li>								                <li class="li">Changed descriptions in the "GMII Interface									Ports " table.</li>							              </ul>							              <p class="p">Made the following changes to the Simulating the								Transceiver Native PHY IP section:</p>							              <ul class="ul" id="kij1526675557749__ul_skf_kxw_rv_guch">								                <li class="li">Added a footnote to inform that the									"NativeLink" mode is not supported by the "Quartus Prime Pro"									edition.</li>								                <li class="li">Added the âScripting IP Simulationâ									flow..</li>								                <li class="li">Replaced the âGeneration Version Agnostic IP"									and "<span class="ph">                              <span class="keyword">Platform Designer</span>                              <span class="keyword">Platform Designer</span>                           </span> Simulation									Scripts", âUse the ip-make-simscript Utilityâ, and âHow to									Generate Scriptsâ sections with the âScripting IP Simulationâ									section.</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								section:</p>							              <ul class="ul" id="kij1526675557749__ul_pyn_tzd_svjoc">								                <li class="li">Updated the "How to Place Channels for PIPE									Configuration" section.</li>								                <li class="li">Updated theâx4 Configuration with Master									Channel Adjacent to a HIPâ, âx4 Configuration with Master									Channel not Adjacent to a HIPâ, âRate Switch Changeâ									figures.</li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_llt_dbv_tv_joc5">								                <li class="li">Replaced the "Design Considerations for Data									Rates above 17.4 Gbps Using Arria 10 GT Channelsâ section.</li>								                <li class="li">Changed the title from "Design Considerations									for Data Rates above 17.4 Gbps Using Arria 10 GT Channelsâ to									"Design Considerations for implementing Arria 10 GT									Channelsâ.</li>								                <li class="li">Changed the data rate from a range of â17.4									Gbps to 28.3 Gbpsâ to 25.78125 Gbps.</li>								                <li class="li">Changed the titles of âValid Permutations for									GT and GX Channel Configuration in Transceiver Bank GXBL1G for									Channels 0, 1, and 2â and âValid Permutations for GT and GX									Channel Configuration in Transceiver Banks GXBL1E and GXBL1H for									Channels 3, 4, and 5".</li>								                <li class="li">Removed the âNative PHY IP Parameter Settings									for PCS Direct Transceiver Configuration Rulesâ section.</li>								                <li class="li">Changed âHow to Implement Designs for Data									Rates Above 17.4 Gbps Using Enhanced PCS in Low Latency Modeâ									section.</li>								                <li class="li">Changed the âATX PLL IP with GT Clock Lines									Enabledâ figure.</li>								                <li class="li">Updated the "Valid Permutations for GT and GX									Channel Configuration in Transceiver Bank GXBL1G for Channels 0,									1, and 2" and "Valid Permutations for GT and GX Channel									Configuration in Transceiver Banks GXBL1E, and GXBL1H for									Channels 3, 4, and 5"" tables.</li>							              </ul>							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_vw4_lhw_tv_joc6">								                <li class="li">Updated the "Transceiver Channel Datapath and									Clocking for CPRI" figure.</li>								                <li class="li">Added a note in the "Channel Width Options for									Supported Serial Data Rates" table. </li>								                <li class="li">Changed the fPLL supported data rate in the									"TX PLL Supported Data Rates" table.</li>								                <li class="li">Changed the "General and Datapath Options"									table in the "Native PHY IP Parameter Settings for CPRI"									section.</li>							              </ul>							              <p class="p">Made the following changes to the Arria 10								Transceiver Protocols and PHY IP Support section:</p>							              <ul class="ul" id="kij1526675557749__ul_kjy_ltf_sv_joc8">								                <li class="li">Moved the 19th footnote from "Protocol Preset"									column to "Transceiver PHY IP Core" column.</li>								                <li class="li">Changed the footnote 14 to the following:									âLink training, auto speed negotiation and sequencer functions									are not included in the Native PHY IP. The user would have to									create soft logic to implement these functions when using Native									PHY IPâ.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2016.02.11</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_yw4_bj1_v5_joc13">								                <li class="li">Removed the "Design Considerations for Data									Rates Above 17.4 Gbps Using Arria 10 GT Channels" section.</li>								                <li class="li">Updated the maximum data rate for GT channels									to 25.8 Gbps.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the 1G/2.5G/10G								Multi-rate Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_jlr_3gp_lt_joc17">								                <li class="li">Removed signals from the "XGMII Signals"									table.</li>								                <li class="li">Removed signals from the "PHY Interface									Signals" figure.</li>								                <li class="li">Changed the ordering code in the "PHY Release									Information" table.</li>							              </ul>							              <p class="p">Made the following changes to the XAUI PHY IP Core								section:</p>							              <ul class="ul" id="kij1526675557749__ul_o32_1hp_lt_joc18">								                <li class="li">Added a description to the "Implementation of									the XGMII Specification in Arria 10 Devices Configuration"									figure.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								with FEC Option section:</p>							              <ul class="ul" id="kij1526675557749__ul_b3v_v1k_h5_joc19">								                <li class="li">Added a note to the "Parameterizing the									10GBASE-KR PHY" section.</li>								                <li class="li">Added new signals to the "Control and Status									Signals" table.</li>							              </ul>							              <p class="p">Made the following changes to the 1G/10 Gbps								Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_kf3_cbk_h5_joc20">								                <li class="li">Added a note to the "Parameterizing the									1G/10GbE PHY" section.</li>								                <li class="li">Added new signals to the "Control and Status									Signals" table.</li>								                <li class="li">Changed the description for calc_clk_1g in the									"Clock and Reset Signals" table.</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								(PIPE) section:</p>							              <ul class="ul" id="kij1526675557749__ul_m4y_vqf_wdb">								                <li class="li">Updated the "Rate Switch Change" figure in the									Gen3 features section.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Using the Arria								10 Transceiver Native PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_ofy_vlj_vt">								                <li class="li">Changed the title of âTX and RX FIFOâ to									âStandard PCS FIFOâ in the Standard PCS Ports table.</li>								                <li class="li">Updated the description and range for âEnable									fast sync status reporting for deterministic Latency SMâ									parameter in the Standard PCS Parameters table.</li>								                <li class="li">Changed the title of âTX and RX FIFO									Parametersâ to âStandard PCS FIFO Parametersâ in the Standard									PCS Parameters table.</li>								                <li class="li">Updated the âError marking typeâ range in the									KR-FEC Parameters table in the Enhanced PCS Parameters									section.</li>								                <li class="li">Updated the âNumber of fixed DFE tapsâ value									in the Equalization table in the PMA Parameters section.</li>								                <li class="li">Added a new parameter âProvide separate									interface for each channelâ in the General and Datapath Options									table in the General and Datapath Parameters section.</li>								                <li class="li">Updated the âPMA configuration rulesâ value in									the General and Datapath Options table in the General and									Datapath Parameters section.</li>								                <li class="li">Removed footnote and added "Hard IP for PCI									Express to Native PHY IP" in the âArria 10 Transceiver Protocols									and PHY IP Supportâ table. </li>								                <li class="li">Updated the description for âEnable tx_pma_									rxfound port (QPI)â parameter in the TX PMA Optional Ports table									in the PMA Parameters section.</li>								                <li class="li">Updated the descriptions for âTX FIFO									Modeâ,âEnable tx_enh_fifo_full portâ, âEnable tx_enh_fifo_empty									portâ parameters in the Enhanced PCS TX FIFO Parameters table in									the Enhanced PCS Parameters section.</li>								                <li class="li">Updated the descriptions for âEnable									rx_enh_fifo_full portâ, âEnable rx_enh_fifo_empty portâ									parameters in the Enhanced PCS RX FIFO Parameters table in the									Enhanced PCS Parameters section.</li>								                <li class="li">Updated the description for âEnable RX byte									deserializerâ parameter in the Byte Serializer and Deserializer									Parameters table in the Standard PCS Parameters section.</li>								                <li class="li">Updated the description for âShare									reconfiguration interfaceâ parameter in the Dynamic									Reconfiguration table in the Dynamic Reconfiguration Parameters									section. </li>								                <li class="li">Updated the values and descriptions in the									Configuration Profiles table in the Dynamic Reconfiguration									Parameters section.</li>								                <li class="li">Updated the foot note for âtx_pma_clkoutâ									clock to suggest what to do with the clock.</li>								                <li class="li">Updated the description for									âtx_dispval[&lt;n&gt;(&lt;w&gt;/&lt;s&gt;-1:0]â signal in the									8B/10B Encoder and Decoder table in the Standard PCS Ports									section.</li>								                <li class="li">Updated the values and descriptions in the									Configuration Profiles table in the Dynamic Reconfiguration									Parameters section.</li>								                <li class="li">Updated the descriptions for âEnable tx_std_									pcfifo_full portâ, âEnable tx_std_ pcfifo_empty portâ, âEnable									rx_std_ pcfifo_full portâ, âEnable rx_std_ pcfifo_empty portâ in									the TX and RX FIFO Parameters table in the Standard PCS									Parameters section.</li>								                <li class="li">Added links to other sections which describe									the RX rate match FIFO in Basic, GBE and Transceiver channel									datapath modes in the Rate Match FIFO Parameters table in the									Standard PCS Parameters section.</li>								                <li class="li">Updated value for Transceiver Configuration									rules parameter in the " General and Datapath Options" table in									the General and Datapath Parameters section.</li>								                <li class="li">Added a new parameter "Provide separate									interface for each channel" in the " General and Datapath									Options" table in the General and Datapath Parameters									section.</li>								                <li class="li">Updated âTransceiver Native PHY IP Core									Parameter Editorâ figure.</li>								                <li class="li">Updated âGeneral, Common PMA Options, and									Datapath Optionsâ table.</li>								                <li class="li">Added parameter âEnable									tx_pma_analog_reset_ackportâ in âTX PMA Optional Portsâ table. </li>								                <li class="li">Updated parameter âNumber of fixed DFE tapsâ									in "Equalization" table.</li>								                <li class="li">Added parameter âEnable rx_analog_reset_ack									portâ in "RX PMA Optional Portsâ table.</li>								                <li class="li">Added parameter âSeparate reconfig_waitrequest									from the status of AVMM arbitration with PreSICEâ in âDynamic									Reconfigurationâ table.</li>								                <li class="li">Added parameter âInclude PMA analog settings									in configuration Filesâin âConfiguration Filesâ.</li>								                <li class="li">Added âAnalog PMA Settings (Optional) in									Dynamic Reconfigurationâ tabl.e</li>							              </ul>							              <p class="p">Made the following changes to the 1G/10 Gbps								Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_wcc_3sk_zs">								                <li class="li">Changed the release date and version in the									"1G/10GbE Release Information" table.</li>								                <li class="li">Changed the descriptions for <samp class="ph codeph">tx_serial_clk_1g</samp> and <samp class="ph codeph">rx_cdr_refclk_1g</samp> in the "Clock									and Reset Signals" table.</li>								                <li class="li">Changed descriptions in the "General Options									Parameters" table.</li>								                <li class="li">Added the "1G Data Mode" table to the <cite class="cite">PMA Registers</cite> section.</li>								                <li class="li">Removed the "1G Data Mode" rows from the <cite class="cite">Arria 10 GMII PCS Registers</cite>									section.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								Core with FEC Option section:</p>							              <ul class="ul" id="kij1526675557749__ul_flf_lsk_zs">								                <li class="li">Added bit 12 to the 0x4B0 word address in the									"10GBASE-KR Register Definitions" table.</li>							              </ul>							              <p class="p">Made the following changes to the Gigabit Ethernet								(GbE) and GbE with IEEE 1588v2 section:</p>							              <ul class="ul" id="kij1526675557749__ul_yn3_lsk_zs">								                <li class="li">Added a note to the "Transceiver Channel									Datapath and Clocking at 1250 Mbps for GbE, GbE with IEEE									1588v2" figure.</li>								                <li class="li">Changed the note in the "Gigabit Ethernet									(GbE) and GbE with IEEE 1588v2" section.</li>								                <li class="li">Changed some signal names in the "Signals and									Ports for Native PHY IP Configured for GbE or GbE with IEEE									1588v2" figure.</li>								                <li class="li">Changed the values in the "TX PMA Parameters"									table.</li>								                <li class="li">Added a parameter to and updated values in the									"RX PMA Parameters" table.</li>								                <li class="li">Changed the values in the "Standard PCS									Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-R								section:</p>							              <ul class="ul" id="kij1526675557749__ul_jmk_lsk_zs">								                <li class="li">Added description text to the "10GBASE-R,									10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC Variants"									section.</li>								                <li class="li">Changed steps in the "How to Implement									10GBASE-R, 10GBASE-R with IEEE 1588v2, and 10GBASE-R with FEC in									Arria 10 Transceivers" section.</li>								                <li class="li">Changed signal names in the "Signals and Ports									of Native PHY IP Core for the 10GBASE-R, 10GBASE-R with IEEE									1588v2, and 10GBASE-R with FEC" figure.</li>								                <li class="li">Updated parameters in the "General and									Datapath Parameters" table.</li>								                <li class="li">Updated parameters in the "RX PMA Parameters"									table.</li>								                <li class="li">Updated parameters in the "Enhanced PCS									Parameters" table.</li>								                <li class="li">Updated parameters in the "Block Sync									Parameters" table.</li>								                <li class="li">Updated parameters in the "Dynamic									Reconfiguration Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the XAUI PHY IP Core								section:</p>							              <ul class="ul" id="kij1526675557749__ul_fl1_nmg_v5">								                <li class="li">Changed the release date and version in the									"XAUI Release Information" table.</li>								                <li class="li">Changed the descriptions in the "XAUI PHY IP									Core Registers" table.</li>								                <li class="li">Added description in the "XAUI PHY IP Core"									section.</li>							              </ul>							              <p class="p">Made the following changes to the 1G/2.5G/10G								Multi-rate Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_wjq_dqf_wdb">								                <li class="li">Added this section.</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								(PIPE) section:</p>							              <ul class="ul" id="kij1526675557749__ul_o5f_dmj_vt">								                <li class="li">Updated description for port									"pipe_g3_txdeemph[17:0]" in the "Ports for Arria 10 Transceiver									Native PHY in PIPE Mode" table. </li>								                <li class="li">Updated "Ports for Arria 10 Transceiver Native									PHY in PIPE Mode" table for presets to TX De-emphasis mappings. </li>								                <li class="li">Updated x4 Configuration and x4 Alternate									Configuration figures in the "Master Channel in Bonded									Configurations section".</li>								                <li class="li">Updated "PHY IP Core for PCIe (PIPE) Link									Equalization for Gen3 Data Rate" section.</li>								                <li class="li">Updated âConnection Guidelines for a PIPE Gen3									Designâ figure.</li>								                <li class="li">Added recommendations in the âHow to Implement									PCI Express (PIPE) in Arria 10 Transceiversâ section.</li>								                <li class="li">Updated description of parameter âPCS TX									channel bonding masterâ in the âParameters for Arria 10 Native									PHY IP in PIPE Gen1, Gen2, Gen3 Modes - TX PMAâ table.</li>								                <li class="li">Added table âParameter Settings for Arria 10									fPLL IP in PIPE Gen1, Gen2, Gen3 modesâ in the âfPLL IP									Parameter Settings for PIPEâ section.</li>								                <li class="li">Added table âParameters for Arria 10 ATX PLL									IP in PIPE Gen1, Gen2, Gen3 modesâ in the âATX PLL IP Parameter									Settings for PIPEâ section.</li>								                <li class="li">Updated description of port pipe_tx_elecidle									in the âPorts for Arria 10 Transceiver Native PHY in PIPE Modeâ									table.</li>								                <li class="li">Updated description of port pipe_tx_compliance									in the âPorts for Arria 10 Transceiver Native PHY in PIPE Modeâ									table.</li>								                <li class="li">Updated description of port									pipe_g3_txdeemph[17:0] in the âPorts for Arria 10 Transceiver									Native PHY in PIPE Modeâ table.</li>								                <li class="li">Added table âfPLL Ports for PIPEâ in the									section âfPLL Ports for PIPEâ section.</li>								                <li class="li">Added tableâ ATX PLL Ports for PIPE â in the									âATX PLL Ports for PIPEâ section.</li>								                <li class="li">Added table âArria 10 Preset Mappings to TX									De-emphasisâ in the âPreset Mappings to TX De-emphasisâ									section.</li>								                <li class="li">Updated figure âAlternate Configurationâ									figure in the âHow to Place Channels for PIPE Configurationsâ									section.</li>								                <li class="li">Updated the âPHY IP Core for PCIe (PIPE) Link									Equalization for Gen3 Data Rateâ section.</li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_yyq_mvp_lt">								                <li class="li">Added the "Enhanced PCS FIFO Operation"									section.</li>								                <li class="li">Changed the minimum data rate from 960 Mbps to									1.0 Gbps in the "General and Datapath Parameters" table.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_vf2_mps_ns">								                <li class="li">Changed the register definitions for word									address 0x4D0 in the "10GBASE-KR PHY Register Definitions"									section.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-R								section:</p>							              <ul class="ul" id="kij1526675557749__ul_ydd_bbv_tr">								                <li class="li">Added a parameter to the "RX PMA Parameters"									table.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_d4y_n4f_4r">								                <li class="li">Changed the following bits and descriptions in									the "10GBASE-KR PHY Register Definitions" section: <ul class="ul" id="kij1526675557749__ul_kz2_gpf_4r">										                    <li class="li">Changed the bit and description for											address 0x4D0[21:20].</li>										                    <li class="li">Added address 0x4D0[22].</li>										                    <li class="li">Removed address 0x4D0[26:24].</li>										                    <li class="li">Added address 0x4D0[28:24].</li>										                    <li class="li">Removed addresses 0x4D0[27] and											0x4D0[28]. </li>									                  </ul>                        </li>							              </ul>							              <p class="p">Made the following changes to the Interlaken								section:</p>							              <ul class="ul" id="kij1526675557749__ul_jls_2x1_qr">								                <li class="li">Added available preset variations to the									"Interlaken" and "How to Implement Interlaken in Arria 10									Transceivers" sections.</li>								                <li class="li">Updated the values for some parameters in the									"TX PMA Parameters", "RX PMA Parameters", "Enhanced PCS									Parameters", "Interlaken Frame Generator Parameters", and									"Interlaken Frame Synchronizer Parameters" tables.</li>							              </ul>							              <p class="p">Made the following changes to the 1G/10 Gbps								Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_wlh_yqf_4r">								                <li class="li">Changed the product ID in the "1G/10GbE									Release Information" table.</li>								                <li class="li">Changed the descriptions in the "Clock and									Reset Signals" table.</li>								                <li class="li">Removed the following bits from address 0x4D0									in the "Register Definitions" table:<ul class="ul" id="kij1526675557749__ul_a24_nnq_wr">										                    <li class="li">19:18</li>										                    <li class="li">26:24</li>										                    <li class="li">27</li>									                  </ul>                        </li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								section:</p>							              <ul class="ul" id="kij1526675557749__ul_k5d_1yd_5s">								                <li class="li">Updated the "Transceiver Channel Datapath for									PIPE Gen1/Gen2 Configurations", "PIPE Gen1/Gen2/Gen3									Configurations", "PCIe Reverse Parallel Loopback Mode Datapath",									and "Signals and Ports of Native PHY IP for PIPE" figures. </li>								                <li class="li">Updated "Rate Switch" Gen3 features.</li>								                <li class="li">Updated the "Enable simplified interface" and									"Provide separate interface for each channel" parameters in the									"Parameters for Arria 10 Native PHY IP in PIPE Gen1, Gen2, Gen3									Modes" table.</li>								                <li class="li">Updated the "PCS TX channel; bonding master"									parameters in the table "Parameters for Arria 10 Native PHY IP									in PIPE Gen1, Gen2, Gen3 Modes - TX PMA" table.</li>								                <li class="li">Updated the "Selected CDR reference clock									frequency" parameter in the "Parameters for Arria 10 Native PHY									IP in PIPE Gen1, Gen2, Gen3 Modes - RX PMA" table.</li>								                <li class="li">Updated "How to place channels for PIPE									configurations" section to include placement guidelines for									using Arria 10 PCIe Hard IP.</li>							              </ul>							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_pyd_1yd_5s">								                <li class="li">Updated the "Connection Guidelines for a CPRI									PHY Design" figure.</li>								                <li class="li">Added table for the "Behavior of word aligner									status signals for varying interface widths", when in Manual									Mode.</li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_ob2_1yd_5s">								                <li class="li">Updated the "Connection Guidelines for a PCS									Direct PHY Design" figure.</li>								                <li class="li">Updated the "Connection Guidelines for an									Enhanced PCS in Low Latency Mode Design" figure.</li>								                <li class="li">Updated the description following the "Rate									Match FIFO Insertion with Four Skip Patterns Required for									Insertion" figure.</li>								                <li class="li">Added a Note to the "TX Bit Slip" section.</li>								                <li class="li">Changed the value for rx_parallel_data in the									"TX Bit Slip in 8-bit Mode" and "TX Bit Slip in 16-bit Mode"									figures.</li>							              </ul>							              <p class="p">Made the following changes to the XAUI PHY IP Core								section:</p>							              <ul class="ul" id="kij1526675557749__ul_dyy_kkg_4r">								                <li class="li">Removed the <samp class="ph codeph">set_max_skew</samp> constraint from the "XAUI PHY										<span class="keyword">Timing Analyzer</span> SDC									Constraints" section.</li>							              </ul>							              <p class="p">Made the following changes to the Using the Arria								10 Transceiver Native PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_r22_1yd_5s">								                <li class="li">Updated the figure for Transceiver Native PHY									IP Core Parameter Editor.</li>								                <li class="li">PMA parameters<ul class="ul" id="kij1526675557749__ul_dgj_jkh_wr">										                    <li class="li">Updated the PMA parameter											categorization in the TX PMA and RX PMA "Equalization"											section.</li>										                    <li class="li">Added parameters <samp class="ph codeph">Enable tx_pma_iqtxrx_clkout												port</samp> and <samp class="ph codeph">Enable												tx_seriallpbken port</samp> in "TX PMA Optional											Ports" table.</li>										                    <li class="li">Added parameters <samp class="ph codeph">Enable rx_pma_iqtxrx_clkout												port</samp> in "RX PMA Optional Ports" table.</li>										                    <li class="li">Updated "RX PMA Parameters" table into											"RX CDR Options" and "Equalization" sections.</li>										                    <li class="li">Removed the option <samp class="ph codeph">Enable rx_pma_div_clkout												division</samp> factor from RX PMA optional ports											table.</li>										                    <li class="li">Updated the description of "CTLE											Adaptation Mode" and "DFE Adaptation Mode" in "RX PMA"											parameter table.</li>										                    <li class="li">Updated value and description for											parameter <samp class="ph codeph">Enable tx_pma_clkout												port</samp> and <samp class="ph codeph">Enable												tx_pma_div_clkout port</samp> in "TX Bonding											Options" table.</li>										                    <li class="li">Updated value and description for											parameter <samp class="ph codeph">Enable rx_pma_clkout												port</samp> and <samp class="ph codeph">Enable												rx_pma_div_clkout port</samp> in "RX PMA Optional											Ports" table.</li>									                  </ul>                        </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Using the Arria								10 Transceiver Native PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_pmx_1ml_xq">								                <li class="li">Updated the description of <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> signals in the <cite class="cite">PMA Ports</cite> section.</li>								                <li class="li">Added a new section <cite class="cite">Enhanced PCS TX and RX Control Ports</cite> to better									describe the <samp class="ph codeph">tx_control</samp> and										<samp class="ph codeph">rx_control</samp> bit encodings									used for different protocols. Removed the bit encodings for										<samp class="ph codeph">tx_control</samp> and <samp class="ph codeph">rx_control</samp> signals from <cite class="cite">Enhanced PCS Ports</cite> section.</li>								                <li class="li">Updated the clock domain information about									signals mentioned in <samp class="ph codeph">Enhanced PCS										Ports</samp> section.</li>								                <li class="li">Updated the description of <samp class="ph codeph">rx_std_wa_patternalign</samp> signal in										<cite class="cite">Standard PCS Ports</cite>									section.</li>								                <li class="li">Updated the parameter descriptions in <cite class="cite">General Datapath Parameters</cite> and										<cite class="cite">PMA Parameters</cite> sections.</li>								                <li class="li">Updated the port descriptions in <cite class="cite">PMA Ports</cite> section.</li>							              </ul>							              <p class="p">Made the following changes to the Interlaken								section:</p>							              <ul class="ul" id="kij1526675557749__ul_rfq_13w_cq">								                <li class="li">Added another value to the "TX channel bonding									mode" parameter in the "TX PMA Parameters" table.</li>								                <li class="li">Added values to the "PCS TX channel bonding									master" and "Actual PCS TX channel bonding master" parameters in									the "TX PMA Parameters" table.</li>								                <li class="li">Corrected the values to the "CTLE adaptation									mode" parameter in the "RX PMA Parameters" table.</li>								                <li class="li">Added the "Enable Interlaken TX random									disparity bit" parameter to the "Interlaken Disparity Generator									and Checker Parameters" table.</li>								                <li class="li">Changed the values to four parameters to "Off"									in the "Gearbox Parameters" table. </li>								                <li class="li">Removed the "Enable embedded debug" parameter									from the "Dynamic Reconfiguration Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the Gigabit Ethernet								(GbE) and GvE with IEEE 1588v2 section:</p>							              <ul class="ul" id="kij1526675557749__ul_hfq_13w_cq">								                <li class="li">Added a figure description to the "Signals and									Ports for Native PHY IP Configured for GbE or GbE with IEEE									1588v2" figure.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-R								section:</p>							              <ul class="ul" id="kij1526675557749__ul_l2v_h3w_cq">								                <li class="li">Added a figure description to the "Signals and									Ports of Native PHY IP Core for the 10GBASE-R, 10GBASE-R with									IEEE 1588v2, and 10GBASE-R with FEC" figure.</li>							              </ul>							              <p class="p">Made the following changes to the 10GBASE-KR PHY IP								with FEC Option section:</p>							              <ul class="ul" id="kij1526675557749__ul_vfc_wy2_xp">								                <li class="li">Changed the "10GBASE-KR PHY IP Core Block									Diagram" figure to activate the Standard TX PCS, Standard RX									PCS, and GbE PCS blocks.                         </li>								                <li class="li">Added a note to the "10GBASE-KR Functional									Description" section.</li>								                <li class="li">Added new parameters to the "General Options"									table.</li>								                <li class="li">Changed the default values for VPOSTRULE,									VPRERULE, INITPOSTVAL, and INITPREVAL in the "Optional									Parameters" table.</li>								                <li class="li">"10GBASE-KR PHY Register Definitions" table:<ul class="ul" id="kij1526675557749__ul_aj1_njp_dq">										                    <li class="li">Changed the default value for register											address 0x4D0[7:4]</li>										                    <li class="li">Changed the default value for register											address 0x4D0[17].</li>										                    <li class="li">Changed the descriptions for register											address 0x4B2.</li>										                    <li class="li">Changed the descriptions for register											addresses 0x4D5 and 0x4D6.                               </li>									                  </ul>                        </li>								                <li class="li">Changed the descriptions for the following									signals in the in the "Clock and Reset Signals" table.<ul class="ul" id="kij1526675557749__ul_c4d_whr_zp">										                    <li class="li">                                 <samp class="ph codeph">tx_pma_clkout</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">rx_pma_clkout</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">tx_pma_div_clkout</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">rx_pma_div_clkout</samp>                              </li>									                  </ul>                        </li>								                <li class="li">Changed the descriptions for the following									signals in the in the "XGMII Signals" table.<ul class="ul" id="kij1526675557749__ul_h1c_r3r_zp">										                    <li class="li">                                 <samp class="ph codeph">xgmii_tx_clk</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">xgmii_rx_clk</samp>                              </li>									                  </ul>                        </li>								                <li class="li">Removed the 1588 Soft FIFOs block from the									"PHY-Only Design Example with Two Backplane Ethernet and Two									Line-Side (1G/10G) Ethernet Channels" figure</li>							              </ul>							              <p class="p">Made the following changes to the 1G/10 Gbps								Ethernet PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_nwh_x1f_xp">								                <li class="li">Changed the descriptions for register address									0x4D5 in the "1G/10GbE Register Definitions" table.										                        </li>								                <li class="li">Removed the Daisy Chain and Î¼P I/F lines from									the Link Training block in the "1G/10GbE PHY Block Diagram"									figure.</li>								                <li class="li">Changed the descriptions for 0x494 and 0x495,									and added 0x4a4 bit 4 to the "GMII PCS Registers" section.</li>							              </ul>							              <p class="p">Made the following changes to the XAUI section:</p>							              <ul class="ul" id="kij1526675557749__ul_tqx_1ml_xq">								                <li class="li">Added a PMA width requirement in the									"Transceiver Clocking and Channel Placement Guidelines in XAUI									Configuration" section.</li>								                <li class="li">Changed the figure description for the									"Transceiver Clocking for XAUI Configuration" figure.									</li>								                <li class="li">Changed the note in the "Transceiver Clocking									and Channel Placement Guidelines in XAUI Configuration"									section.</li>								                <li class="li">Added a note to the "Transceiver Clocking for									XAUI Configuration With Phase Compensation FIFO Enabled"									figure.</li>								                <li class="li">Added the "Transceiver Clocking for XAUI									Configuration With Phase Compensation FIFO Enabled" figure.</li>								                <li class="li">Removed the Data rate parameter from the									"General Options" table. </li>								                <li class="li">Removed the <samp class="ph codeph">tx_digitalreset</samp> signal from the "Clock and Reset									Signals" table. </li>								                <li class="li">Changed the available signals in the "PMA									Channel Controller Signals" table. </li>								                <li class="li">Added the <span class="ph uicontrol">Enable										phase compensation FIFO</span> parameter to the									"Advanced Options" table.</li>								                <li class="li">Added the <samp class="ph codeph">pll_cal_busy_i</samp> signal to the "XAUI Top-Level									SignalsâSoft PCS and PMA" figure.</li>								                <li class="li">Added the <samp class="ph codeph">xgmii_rx_inclk</samp> port to the "XAUI Top-Level									SignalsâSoft PCS and PMA" figure.</li>								                <li class="li">Changed the description in the "Clock and Reset									Signals" table.</li>								                <li class="li">Removed the following signals from the "PMA									Channel Controller Signals" table:<ul class="ul" id="kij1526675557749__ul_dkl_vd5_zp">										                    <li class="li">                                 <samp class="ph codeph">tx_bonding_clocks[5:0]</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">pll_cal_busy_i</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">pll_powerdown_o</samp>                              </li>										                    <li class="li">                                 <samp class="ph codeph">pll_locked_i</samp>                              </li>									                  </ul>                        </li>								                <li class="li">Made the following changes to the "XAUI PHY IP									Core Registers" table.<ul class="ul" id="kij1526675557749__ul_b5q_ch5_zp">										                    <li class="li">Removed <samp class="ph codeph">cal_blk_powerdown</samp>                              </li>										                    <li class="li">Removed <samp class="ph codeph">pma_tx_pll_is_locked</samp>                              </li>										                    <li class="li">Removed Word Addresses 0x082, 0x083,											0x086, 0x087, 0x088, 0x089</li>										                    <li class="li">Removed <samp class="ph codeph">patterndetect[7:0]</samp>                              </li>										                    <li class="li">Changed the description for <samp class="ph codeph">syncstatus [7:0]</samp>                              </li>									                  </ul>                        </li>								                <li class="li">Added the <samp class="ph codeph">xgmii_rx_inclk</samp> port to the "SDR RX XGMII Interface									" table.</li>								                <li class="li">Added the <samp class="ph codeph">pll_cal_busy_i</samp> port to the "PMA Channel Controller									Signals" table.</li>								                <li class="li">Added the "XAUI PHY <span class="keyword">Timing Analyzer</span> SDC Constraint" section.</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								section:</p>							              <ul class="ul" id="kij1526675557749__ul_bwx_1ml_xq">								                <li class="li">Added PIPE Gen3 32 bit PCS Clock Rates table									in the <cite class="cite">Gen3 Rate									Switch</cite>section.</li>								                <li class="li">Updated the <cite class="cite">Rate Switch										Change</cite> figure.</li>								                <li class="li">Updated the <cite class="cite">Bit										Mappings When the Simplified Interface Is									Disabled</cite>table.</li>								                <li class="li">Updated the figures in <cite class="cite">How to Place Channels for PIPE Configurations</cite>.</li>								                <li class="li">Updated the <cite class="cite">Parameters										for Arria 10 Native PHY IP in PIPE Gen1, Gen2, Gen3 Modes -										TX PMA</cite> table.</li>								                <li class="li">Updated the clock domains in <cite class="cite">Signals and Ports of Native PHY IP for										PIPE</cite> figure.</li>								                <li class="li">Updated the <cite class="cite">Ports for										Arria 10 Transceiver Native PHY in PIPE Mode</cite>									table.</li>								                <li class="li">Updated <cite class="cite">Logical PCS										Master Channel for PIPE Configuration</cite> table.</li>								                <li class="li">Updated the PCIe Reverse Parallel Loopback in									Gen1/Gen2 features with input signal name.</li>								                <li class="li">Updated the <cite class="cite">Rate Switch										Change</cite> figure.</li>								                <li class="li"> Updated the Gearbox Gen3 Transmission signals									in the <cite class="cite"> Gen3 Data Transmission</cite>									figure.</li>								                <li class="li">Updated the PIPE Design Example section.</li>								                <li class="li">Updated the <cite class="cite">Gen3 Power										State Management P1 to P0 Transition</cite> signals.</li>								                <li class="li">Updated the <cite class="cite">Supported										Features for PIPE Configurations</cite> table.</li>								                <li class="li">Updated the <cite class="cite">Gen1/Gen2										Features</cite> section.</li>							              </ul>							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_wfy_1ml_xq">								                <li class="li">Updated the parameter values for âRX word									aligner modeâ.</li>								                <li class="li">Added a new option for Interlaken in the GUI									"Enable Interlaken TX random disparity bit".</li>								                <li class="li">For PMA configuration rules changed the option									âSATAâ to âSATA/SASâ.</li>								                <li class="li">Changed the GUI option âCTLE adaptation modeâ									to âDFE adaptation modeâ.</li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_etb_j4f_wdb">								                <li class="li">Added four new sections: "TX Bit Slip", "TX									Polarity Inversion", "RX Bit Slip", and "RX Polarity									Inversion".</li>								                <li class="li">Changed the initial value of <samp class="ph codeph">tx_parallel_data</samp> in the "Manual									Mode when the PCS-PMA Interface Width is 10 Bits" and "Manual									Mode when the PCS-PMA Interface Width is 16 Bits" figures.</li>								                <li class="li">Changed the minimum value for the "Data rate"									parameter to 1 Gbps in the "General and Datapath Options									Parameters" table.</li>							              </ul>							              <p class="p">Made the following changes to the Simulating the								Native Transceiver PHY section:</p>							              <ul class="ul" id="kij1526675557749__ul_vjz_1ml_xq">								                <li class="li">In the introductory section, removed the third									bullet in the list of netlists you can simulate because									gate-level timing simulation is no longer supported.</li>								                <li class="li">Removed mention of the ModelSim DE simulator									in the "How to Use NativeLink to Specify a ModelSim Simulation"									section.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2014.10.08</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Ethernet								section:</p>							              <ul class="ul" id="kij1526675557749__ul_efc_b4f_wdb">								                <li class="li">Changed the frequency for <samp class="ph codeph">mgmt_clk</samp> in the "Avalon-MM									Interface Signals" table for Document Version<cite class="cite">10GBASE-KR PHY IP Core with FEC										Option</cite> and for <cite class="cite">1G/10 Gbps										Ethernet PHY IP Core</cite>.</li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_lgh_ynf_wdb">								                <li class="li">Removed an erroneous note regarding <span class="ph">                              Quartus<sup>Â®</sup>                           </span> II software legality check									restrictions.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Transceiver								Design Flow section:</p>							              <ul class="ul" id="kij1526675557749__ul_pwx_5nf_wdb">								                <li class="li">Added "Make Pin Assignments Using Pin Planner									and Assignment Editor" block to figure "Transceiver Design									Flow"</li>								                <li class="li">Updated <cite class="cite">Select and										Instantiate PHY IP</cite>, <cite class="cite">Generate										PHY IP</cite>, <cite class="cite">Select and Instantiate										PLL IP</cite>, and <cite class="cite">Generate PLL										IP</cite> sections to indicate the new IP instantiation flow									per ACDS 14.0A10 release.</li>								                <li class="li">Added a new section for<cite class="cite">										Make Pin Assignments Using Pin Planner and Assignment										Editor</cite>                        </li>							              </ul>							              <p class="p">Made the following changes to the Arria 10								Transceiver Protocols and PHY IP Support section:</p>							              <ul class="ul" id="kij1526675557749__ul_a3w_rnf_wdb">								                <li class="li">Updated table "Arria 10 Transceiver Protocols									and PHY IP Support"<ul class="ul" id="kij1526675557749__ul_b3w_rnf_wdb">										                    <li class="li">Removed SFIS and 10G SDI from the											table.</li>										                    <li class="li">Updated Protocol Preset, Transceiver											Configuration Rule, and PCS Support for protocols in the											table.</li>									                  </ul>                        </li>							              </ul>							              <p class="p">Made the following changes to the Using the Arria								10 Transceiver Native PHY IP section:</p>							              <ul class="ul" id="kij1526675557749__ul_v1z_lnf_wdb">								                <li class="li">Updated references of <span class="ph uicontrol">MegaWizard Plug-In Manager</span> to										<span class="ph uicontrol">IP Catalog</span> and										<span class="ph uicontrol">Parameter									Editor</span>.</li>								                <li class="li">Added PCS Direct block in figure "Transceiver									Native PHY IP Top Level Interfaces and Functional Blocks".</li>								                <li class="li">Updated figure "Transceiver Native PHY IP GUI"									for 14.0A10 release IP GUI.</li>								                <li class="li">Updated <cite class="cite">General and										Datapath Parameters</cite> section<ul class="ul" id="kij1526675557749__ul_w1z_lnf_wdb">										                    <li class="li">Updated parameter descriptions in											table "General and Datapath Options".</li>										                    <li class="li">Updated parameter descriptions in											table "Transceiver Configuration Rule Parameters".</li>									                  </ul>                        </li>								                <li class="li">Updated PMA Parameters section<ul class="ul" id="kij1526675557749__ul_x1z_lnf_wdb">										                    <li class="li">Updated parameter descriptions in											tables "TX PMA Bonding options", "TX PLL Options", "RX											PMA Parameters".</li>										                    <li class="li">Added description for <span class="ph uicontrol">CTLE adaptation mode											</span>and updated description for <span class="ph uicontrol">DFE adaptation											mode</span>.</li>									                  </ul>                        </li>								                <li class="li">Enhanced PCS Parameters section<ul class="ul" id="kij1526675557749__ul_y1z_lnf_wdb">										                    <li class="li">Added a new table "Enhanced PCS											Parameters"</li>										                    <li class="li">Updated the parameter descriptions in											tables "Enhanced PCS TX FIFO Parameters", "Enhanced PCS											RX FIFO Parameters", "Interlaken Frame Generator											Parameters", "Interlaken Frame Synchronizer Parameters",											"10GBASE-R BER Checker Parameters",											"Scrambler-Descrambler Parameters", "Block Synchronizer											Parameters", "Gearbox Parameters".</li>										                    <li class="li">Added descriptions in "KR-FEC											Parameters" table.</li>									                  </ul>                        </li>								                <li class="li">Standard PCS Parameters<ul class="ul" id="kij1526675557749__ul_z1z_lnf_wdb">										                    <li class="li">Updated the descriptions in tables "TX											and RX FIFO Parameters", "Rate Match FIFO Parameters",											"Word Aligner and Bitslip Parameters", and "PCIe											Ports".</li>									                  </ul>                        </li>								                <li class="li">Dynamic Reconfiguration Parameters<ul class="ul" id="kij1526675557749__ul_abz_lnf_wdb">										                    <li class="li">Removed <span class="ph uicontrol">Enable Embedded JTAG Avalon-MM Master</span>											parameter and added <span class="ph uicontrol">Altera												Debug Master Endpoint</span> parameter and											updated its description.</li>										                    <li class="li">Added a table for "Embedded Debug											Parameters".</li>									                  </ul>                        </li>								                <li class="li">Updated the figure "Directory Structure for									Generated Files" in <cite class="cite">IP Core File										Locations</cite> section.</li>								                <li class="li">Changed "one-time" to "triggered" adaptation									mode for DFE and CTLE.</li>							              </ul>							              <p class="p">Made the following changes to the Interlaken								section:</p>							              <ul class="ul" id="kij1526675557749__ul_wsr_jnf_wdb">								                <li class="li">Changed parameter name in the "Signals and									Ports of Native PHY IP for Interlaken" figure from									tx_bonding_clock to tx_bonding_clock[5:0].</li>								                <li class="li"> Updated tables in the "Native PHY IP									Parameter Settings for Interlaken" section: <ul class="ul" id="kij1526675557749__ul_xsr_jnf_wdb">										                    <li class="li">Added new tables: "10GBASE-R BER											Checker Parameters", "KR-FEC Parameters".</li>										                    <li class="li">Deleted table: "Configuration Profiles											Parameters".</li>										                    <li class="li">Added new parameters and updated											existing ones to tables: "General and Datapath											Parameters", "TX PMA Parameters", "RX PMA Parameters",											"Enhanced PCS Parameters", "Dynamic Reconfiguration											Parameters".</li>										                    <li class="li">Updated existing parameters to tables:											"Interlaken Frame Generator Parameters", "Interlaken											CRC-32 Generator and Checker Parameters".</li>									                  </ul>								                </li>							              </ul>							              <p class="p">Made the following changes to the Ethernet								section:</p>							              <ul class="ul" id="kij1526675557749__ul_wkw_hnf_wdb">								                <li class="li">Initial release of the XAUI PHY IP Core									section.</li>								                <li class="li">Changed the bus width between the FPGA fabric									and PCS, and added notes 3 and 4 to the "Transceiver Channel									Datapath and Clocking at 1250 Mbps for GbE, GbE with IEEE									1588v2" figure.</li>								                <li class="li">Provided the full hexadecimal values for										<samp class="ph codeph">rx_parallel_data</samp>, <samp class="ph codeph">rx_patterndetect</samp>, and <samp class="ph codeph">rx_runningdisp</samp> in the "Decoding									for GbE" figure description.</li>								                <li class="li">Changed the note in the <cite class="cite">Rate Match FIFO for GbE</cite> section to clarify the case									where 200 ppm total is valid.</li>								                <li class="li">Added the <samp class="ph codeph">pll_cal_busy</samp> circuitry, updated signals, and added									a note to the "Connection Guidelines for a GbE/GbE with IEEE									1588v2 PHY Design" figure.</li>								                <li class="li">Removed the Device and speed grade parameter									from the "General and Datapath Options" table.</li>								                <li class="li">Changed the values for the PPM detector									threshold parameter and removed the Decision feedback									equalization parameter in the "RX PMA Parameters" table.</li>								                <li class="li">Changed the 10GBASE-R PHY grouping in the									"10GBASE-R PHY as Part of the IEEE802.3-2008 Open System									Interconnection (OSI)" figure.</li>								                <li class="li">Added that 10GBASE-R is compatible with the									Altera 10-Gbps Ethernet MAC <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span>Core Function in the <cite class="cite">10GBASE-R, 10GBASE-R with IEEE 1588v2, and										10GBASE-R with FEC Variants</cite> section.</li>								                <li class="li">Added the "Transceiver Channel Datapath and									Clocking for 10GBASE-R with IEEE 1588v2" figure.</li>								                <li class="li">Changed steps 1 and 4 in the <cite class="cite">How to Implement 10GBASE-R, 10GBASE-R with										IEEE 1588v2, and 10GBASE-R with FEC in Arria 10										Transceivers</cite> section to match the GUI.</li>								                <li class="li"> Specified the target BER of 10<sup class="ph sup">-12</sup> in the <cite class="cite">10GBASE-KR PHY IP Core</cite> section.</li>								                <li class="li">Removed the "Top Level Modules of the 1G/10GbE									PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core									Function" figure.</li>								                <li class="li">Removed the 10GBASE-KR PHY with 1588 variant									from the "10GBASE-KR PHY Performance and Resource Utilization"									table. This is not supported.</li>								                <li class="li">Replaced the "10GBASE-KR PHY IP Block Diagram"									figure.</li>								                <li class="li">Added the <cite class="cite">Auto										Negotiation, IEEE 802.3 Clause 73</cite> section.</li>								                <li class="li">Substantially rewrote the <cite class="cite">Link Training (LT), IEEE 802.3 Clause										72</cite> section.</li>								                <li class="li">Removed the "TX Equalization for Link									Partners" figure.</li>								                <li class="li">Removed the "TX Equalization in Daisy Chain									Mode" figure. Daisy chain is not supported.</li>								                <li class="li">Removed the <cite class="cite">Auto										Negotiation</cite> section.</li>								                <li class="li">Replaced the "Reconfiguration Block Details"									figure.</li>								                <li class="li">Removed the <span class="ph uicontrol">Initial Datapath</span>, <span class="ph uicontrol">Enable internal PCS reconfiguration logic</span>, and										<span class="ph uicontrol">Enable IEEE 1588 Precision time										Protocol</span> parameters from the "General Options									Parameters" table.</li>								                <li class="li">Added the <span class="ph uicontrol">Reference clock frequency</span>, <span class="ph uicontrol">Enable additional control and status										pins</span>, <span class="ph uicontrol">Include FEC										sublayer</span>, <span class="ph uicontrol">Set										FEC_ability bit on power up and reset</span>, and										<span class="ph uicontrol">Set FEC_Enable bit on power up										and reset</span> parameters to the "General Options									Parameters" table.</li>								                <li class="li">Removed the <cite class="cite">10GBASE-R										Parameters</cite> section.</li>								                <li class="li">Removed the <cite class="cite">10M/100M/1Gb										Ethernet Parameters</cite> section.</li>								                <li class="li">Removed the <cite class="cite">Speed										Detection Parameters</cite> section.</li>								                <li class="li">Substantially changed the "Auto Negotiation									and Link Training Settings" table, adding the <span class="ph uicontrol">AN_PAUSE Pause Ability</span>,										<span class="ph uicontrol">CAPABLE_FEC ENABLE_FEC										(request)</span>, <span class="ph uicontrol">AN_TECH										Technology Ability</span>, <span class="ph uicontrol">AN_SELECTOR Selector Field</span>, and <span class="ph uicontrol">Width of the Training Wait										Counter</span> parameters.</li>								                <li class="li">Updated all parameter names, values, and									descriptions in the "Optional Parameters" table.</li>								                <li class="li">Updated the signals in the "10GBASE-KR									Top-Level Signals" figure.</li>								                <li class="li">Removed the <samp class="ph codeph">rx_serial_clk_1g</samp> and <samp class="ph codeph">tx_serial_clk_1g</samp> signals, and removed all									references to "1G" from all descriptions in the "Clock and Reset									Signals" table. </li>								                <li class="li">Removed references to GMII and MII interfaces									from the <cite class="cite">Data Interfaces</cite>									section.</li>								                <li class="li">Removed GMII and MII signals from the "XGMII									Signals" table.</li>								                <li class="li">Updated the list of signals in the "Control									and Status Signals" table.</li>								                <li class="li">Removed the <cite class="cite">Daisy-Chain Interface Signals</cite> section.</li>								                <li class="li">Removed the <cite class="cite">Embedded										Processor Interface Signals</cite> section.</li>								                <li class="li">Updated the list of signals in the "Dynamic									Reconfiguration Interface Signals" table.</li>								                <li class="li">Added new registers and updated descriptions									of existing registers in the "10GBASE-KR Register Definitions"									table.</li>								                <li class="li">Updated the 0x482 registers in the "PCS									Registers" table.</li>								                <li class="li">Updated and removed some addresses in the "PMA									Registers" table.</li>								                <li class="li">Added the <cite class="cite">Speed Change										Summary</cite> section.</li>								                <li class="li">Removed the <cite class="cite">10GBASE-KR,										Backplane, FEC, GMII PCS Registers</cite> section.</li>								                <li class="li">Removed the <cite class="cite">1588 Delay										Requirement</cite> section.</li>								                <li class="li">Removed the <cite class="cite">Channel										Placement Guidelines</cite> section.</li>								                <li class="li">Removed the introductory paragraph from the										<cite class="cite">Design Example</cite> section.</li>								                <li class="li">Removed the 1588 FIFO block from the "Top Level									Modules of the 1G/10GbE PHY <span class="keyword">               Intel<sup>Â®</sup> FPGA IP</span> Core Function" figure.</li>								                <li class="li">Updated all values for ALMs, ALUTs, Registers,									and M20K in the "1G/10GbE PHY Performance and Resource									Utilization" table.</li>								                <li class="li">Updated the blocks in the "Reconfiguration									Block Details" figure.</li>								                <li class="li">Changed the blocks and clock connections in the									"Clocks for Standard and 10G PCS and TX PLLs" figure.</li>								                <li class="li">Changed signal names and descriptions in the									"Clock and Reset Signals" table.</li>								                <li class="li">Changed the parameter name for <span class="ph uicontrol">10GbE Reference Clock										frequency</span> and added the <span class="ph uicontrol">1G Reference clock frequency</span>									parameter in the "10GBASE-R Parameters" table.</li>								                <li class="li"> Removed the <span class="ph uicontrol">Set										FEC_ability bit on power up and reset</span> and										<span class="ph uicontrol">Set FEC_enable bit on power up										and reset</span>parameters from the "FEC Options"									table. </li>								                <li class="li">Updated the list of available signals in the									"1G/10GbE PHY Top-Level Signals" figure.</li>								                <li class="li">Added new registers and updated descriptions									of existing registers in the "10GBASE-KR Register Definitions"									table.</li>								                <li class="li">Added the 0x4A8 and 0x4A9 addresses and									updated the name for address 0x4A2 and 0x4A3 in the "10GBASE-KR,									Backplane, FEC GMII PCS Registers" table.</li>								                <li class="li">Added the <cite class="cite">Speed Change										Summary</cite> section.</li>							              </ul>							              <p class="p">Made the following changes to the PCI Express								section:</p>							              <ul class="ul" id="kij1526675557749__ul_wgb_fnf_wdb">								                <li class="li">Added a new topic Pipe link equalization for									Gen 3 data rate.</li>								                <li class="li"> Changed "MegaWizard Plugin Manager" to									"Parameter Editor"/"IP Catalog" in the <cite class="cite">How to Connect TX PLLs for PIPE Gen1, Gen2 and Gen3										Mode</cite> section. </li>								                <li class="li"> Changed "MegaWizard Plugin Manager" to									"Parameter Editor"/"IP Catalog" in the <cite class="cite">How to Implement PCI Express in Arria 10										Transceivers</cite> section. </li>								                <li class="li"> Changed "MegaWizard Plugin Manager" to									"Parameter Editor"/"IP Catalog" in the <cite class="cite">Supported Pipe Features</cite> section. </li>							              </ul>							              <p class="p">Made the following changes to the CPRI section:</p>							              <ul class="ul" id="kij1526675557749__ul_cmq_dnf_wdb">								                <li class="li"> Added new values to each row in the "TX PLL									Supported Data Rates" table. </li>							              </ul>							              <p class="p">Made the following changes to the Other Protocols								section:</p>							              <ul class="ul" id="kij1526675557749__ul_s1r_mmf_wdb">								                <li class="li">Updated the "How to Use NativeLink to Specify									a ModelSim Simulation" section.</li>								                <li class="li">Updated the "NativeLink Generated Scripts for									Third-Party RTL Simulation" table.</li>								                <li class="li">Changed references from MegaWizard to IP									Catalog or Parameters Editor.</li>								                <li class="li"> Using the Basic and Basic with KR FEC									Configurations of Enhanced PCS <ul class="ul" id="kij1526675557749__ul_h1t_4mf_wdb">										                    <li class="li"> Updated the "Transceiver Channel											Datapath and Clocking for Basic (Enhanced PCS)											Configuration" figure and added footnote 3. </li>										                    <li class="li">Updated the "General and Datapath											Parameters", "TX PMA Parameters", "RX PMA Parameters",											and "Enhanced PCS Parameters" tables.</li>										                    <li class="li">Added the "Equalization" table.</li>										                    <li class="li">Added the "How to Enable Low Latency											in Basic Enhanced PCS" section.</li>									                  </ul>								                </li>								                <li class="li"> Using the Basic/Custom, Basic/Custom with									Rate Match Configurations of Standard PCS <ul class="ul" id="kij1526675557749__ul_i1t_4mf_wdb">										                    <li class="li">Updated the values in the "Manual Mode											when the PCS-PMA Interface is 8 Bits", "Manual Mode when											the PCS-PMA Interface is 10 Bits", and "Manual Mode when											the PCS-PMA Interface is 16 Bits" figures.</li>										                    <li class="li">Added the "8B/10B Encoder and Decoder"											and "8B/10B TX Disparity Control" sections.</li>										                    <li class="li">Updated the "Connection Guidelines for											a Basic/Custom Design" figure.</li>										                    <li class="li">Updated the "General and Datapath											Options Parameters", "TX PMA Parameters", "RX PMA											Parameters", and "Standard PCS Parameters" tables.</li>									                  </ul>								                </li>								                <li class="li"> Design Considerations for Data Rates Above									17.4 Gbps Using Arria 10 GT Channels <ul class="ul" id="kij1526675557749__ul_j1t_4mf_wdb">										                    <li class="li">Updated the maximum data rate for GT											channels to 25.4 Gbps.</li>										                    <li class="li">Added information about PCS Direct											mode. </li>										                    <li class="li">Updated "ATX PLL IP with GT Clock Lines											Enabled" figure.</li>									                  </ul>								                </li>								                <li class="li">Updated the <cite class="cite">How to										Implement the Basic, Basic with Rate Match Transceiver										Configuration Rules in Arria 10 Transceivers</cite> section.								</li>							              </ul>							              <p class="p">Made the following changes to the Simulating the								Transceiver Native PHY IP Core section:</p>							              <ul class="ul" id="kij1526675557749__ul_wf3_1nf_wdb">								                <li class="li">Updated the "How to Use NativeLink to Specify									a ModelSim Simulation" section.</li>								                <li class="li">Updated the "NativeLink Generated Scripts for									Third-Party RTL Simulation" table.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d224062e123 " valign="top" width="70.0pt">2013.12.02</td>						            <td align="left" class="entry" headers="d224062e126 " valign="top" width="NaN%">Initial release.</td>					          </tr>				        </tbody>			      </table></div>			  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398707028177">
          <h1>
          
            PLLs and Clock Networks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p"> This chapter describes the transceiver phase locked loops (PLLs),			internal clocking architecture, and the clocking options for the transceiver and the			FPGA fabric interface. </p>		    <p class="p">As shown in the following figure, transceiver banks can have either three			or six transceiver channels. For every three channels, you get one advanced transmit			(ATX) PLL, one fractional PLL (fPLL), and one Master clock generation block (CGB). Refer			to the <cite class="cite">Device Transceiver Layout</cite> section to identify which			devices have three channel transceiver banks.</p>		    <p class="p"> The <span class="keyword">Arria 10</span> transceiver clocking			architecture supports both bonded and non-bonded transceiver channel configurations.			Channel bonding is used to minimize the clock skew between multiple transceiver			channels. For Arria 10 transceivers, the term bonding can refer to PMA bonding as well			as PMA and PCS bonding. Refer to the <em class="ph i">Channel Bonding</em> section for			more details. </p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707028177__fig_EA9F33FBC4A54451B597C5E2D7D6410F"><span class="figcap"><span class="enumeration fig-enumeration">Figure 168.&nbsp;</span>Arria 10 PLLs and Clock Networks</span><div class="figbody">			      			      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707028177__image_5FE5D534F48945DDA67A3A91D62C4A48" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707027042.svg" type="image/svg+xml"></embed></div><br xmlns="">		    </div></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707052002">Channel Bonding</a></div><div><a class="link" href="#nik1398706771879">Device Transceiver Layout</a></div><div><a class="link" href="#nik1398706951742" title="Information on how to use PLL IP to implement bonded and non-bonded transceiver designs.">Using PLLs and Clock Networks</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706949897">
          <h1>
          
            PLLs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398706949897__table_5296A9E3BEB74F6E95A65FFEBF26A235" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 228. &nbsp;</span>Transmit PLLs in Arria 10 Devices</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="left" class="entry" id="d227775e95" valign="top" width="NaN%">PLL Type </th>						            <th align="left" class="entry" id="d227775e98" valign="top" width="NaN%"> Characteristics </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d227775e95 " valign="top" width="NaN%">Advanced Transmit (ATX) PLL </td>						            <td align="left" class="entry" headers="d227775e98 " valign="top" width="NaN%">							              <ul class="ul" id="nik1398706949897__ul_8FBE3F17548845B0A80FD81EE6DE147A">								                <li class="li" id="nik1398706949897__li_06095A4131E04CFAA8775071EDDE76AA">Best									jitter performance </li>								                <li class="li" id="nik1398706949897__li_2610AE5C77C54EAF87E86ED16187A179">LC tank									based voltage controlled oscillator (VCO) </li>								                <li class="li" id="nik1398706949897__li_2E9AED77B10E49A3AB2FDC069A616D95">Supports fractional synthesis mode (in cascade mode only)</li>								                <li class="li" id="nik1398706949897__li_B3CCA09C4B334A3C9A6F8866CF483B16">Used									for both bonded and non-bonded channel configurations </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d227775e95 " valign="top" width="NaN%">Fractional PLL (fPLL) </td>						            <td align="left" class="entry" headers="d227775e98 " valign="top" width="NaN%">							              <ul class="ul" id="nik1398706949897__ul_BBFDBA6106964A2EB003DF729DF7705B">								                <li class="li" id="nik1398706949897__li_1F5B9E063E7D4C3BB59F6A3F0F46229F">Ring									oscillator based VCO </li>								                <li class="li" id="nik1398706949897__li_77F3970A6A53466080F85ABB240696DA">Supports fractional synthesis mode </li>								                <li class="li" id="nik1398706949897__li_C91F214F14124DBCB8A3338C9C5F87AA">Used									for both bonded and non-bonded channel configurations </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d227775e95 " valign="top" width="NaN%">Clock Multiplier Unit (CMU) PLL or							Channel PLL <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_51" name="fnsrc_51"><sup>51</sup></a>						            </td>						            <td align="left" class="entry" headers="d227775e98 " valign="top" width="NaN%">							              <ul class="ul" id="nik1398706949897__ul_888E42287F844BF395B67C333CA49673">								                <li class="li" id="nik1398706949897__li_523EADB64CB849E7BD17B6F0D3E2BB0B">Ring									oscillator based VCO </li>								                <li class="li" id="nik1398706949897__li_2F692D091F8E4B1DA925062CA12F7D24">Used as									an additional clock source for non-bonded applications </li>							              </ul>						            </td>					          </tr>				        </tbody>			      </table></div>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706949897__fig_qtn_qgj_bt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 169.&nbsp;</span>Transmit PLL Recommendation Based on Data Rates</span><div class="figbody">			      			      <img xmlns="" class="image doc-portal-img" id="nik1398706949897__image_ccx_jgk_bt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1439926110929.jpg">		    </div></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706951742">Refer to <em class="ph i">Using PLL and Clock Networks</em> section for guidelines and				usage</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_51" name="fntarg_51"><sup>51</sup></a>  The CMU PLL or Channel PLL of channel 1								and channel 4 can be used as a transmit PLL or as a clock data								recovery (CDR) block. The channel PLL of all other channels (0, 2,								3, and 5) can only be used as a CDR. </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="aoz1492212055938">
          <h1>
          
            Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="aoz1492212055938__section_N10011_N1000E_N10001"><h2 class="title sectiontitle">ATX PLL-to-ATX PLL Spacing Guidelines</h2>			      			      <p class="p">For ATX PLL VCO frequencies between 7.2 GHz and 11.4 GHz, when two				ATX PLLs operate at the same VCO frequency (within 100 MHz), they must be placed 7				ATX PLLs apart (skip 6).</p>			      <p class="p">For ATX PLL VCO frequencies between 11.4 GHz and 14.4 GHz, when two ATX PLLs				operate at the same VCO frequency (within 100 MHz) and drive GX channels, they must				be placed 4 ATX PLLs apart (skip 3).</p>			      <p class="p">For ATX PLL VCO frequencies between 11.4 GHz and 14.4 GHz, when two				ATX PLLs operate at the same VCO frequency (within 100 MHz) and drive GT channels,				they must be placed 3 ATX PLLs apart (skip 2).</p>			      <p class="p">For two ATX PLLs providing the serial clock for PCIe*/PIPE Gen3, they must be placed 4 ATX PLL				apart (skip 3).</p>			      <div class="note note" id="aoz1492212055938__note_N10032_N10012_N1000F_N10001"><span class="notetitle">Note:</span> If these spacing rules are violated, <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span>				issues a critical warning.</div>			      <div class="p">When two ATX PLLs are being used, and you meet the following two conditions in your					applications:<ul class="ul" id="aoz1492212055938__ul_sxx_hwq_4z">					          <li class="li">One of the ATX PLL re-calibration process is triggered.</li>					          <li class="li">The other channel (that is clocked by another ATX PLL) is in data						transmission mode.</li>				        </ul>You must place the two ATX PLLs 7 ATX PLLs apart (skip 6). ATX PLLs between the				2 active ATX PLLs should not be used.</div>		    </div>		    <div class="section" id="aoz1492212055938__section_tfg_rwq_4z"><h2 class="title sectiontitle">ATX PLL-to-fPLL Spacing Guidelines</h2>			      			      <div class="p">If you are using both ATX PLL and fPLL, and you meet the below two conditions in your					applications:<ul class="ul" id="aoz1492212055938__ul_kf5_zwq_4z">					          <li class="li">When ATX PLL VCO frequency and fPLL VCO frequency is within 50MHz.</li>					          <li class="li">ATX PLL is used to drive protocol which includes OTU2, OTU2e,						SDH/Sonet_9953/OC192/STM64, 10G GPON or protocol that has jitter integration						start range &lt;1MHz and data rate &gt; 3Gbps.</li>				        </ul>The ATX PLL and fPLL must be separated at least by 1 ATX PLL in between.</div>			      <div class="p">If you are using both ATX PLL and fPLL, and you meet the below two conditions in your					applications:<ul class="ul" id="aoz1492212055938__ul_xl3_dxq_4z">					          <li class="li">fPLL user re-calibration process is triggered.</li>					          <li class="li">ATX PLL is used to drive protocol which includes OTU2, OTU2e,						SDH/Sonet_9953/OC192/STM64, 10G GPON or protocol that has jitter integration						start range &lt;1MHz and data rate &gt; 3Gbps.</li>				        </ul>then the ATX PLL and fPLL must be separated at least by 1 ATX PLL in between				(regardless of the ATX PLL and fPLL VCO frequency offset).</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707029509">
          <h1>
          
            ATX PLL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">       <span class="shortdesc">The ATX PLL contains LC tank-based voltage controlled			oscillators (VCOs).</span> These LC VCOs have different frequency ranges to support		a continuous range of operation. When driving the Transceiver directly, the ATX PLL only		supports the integer mode. In cascade mode, the ATX PLL only supports fractional		mode.</div>		    <div class="section" id="nik1398707029509__section_5A604D35383742A295A23280A15DA3E5">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707029509__fig_7D39654CADB84E58BBB814BF69422648"><span class="figcap"><span class="enumeration fig-enumeration">Figure 170.&nbsp;</span>ATX PLL Block Diagram</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707029509__image_93FEFF24B6DA4984B7BE6575B75A7FF6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707028520.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>		    <div class="section" id="nik1398707029509__section_N1004D_N10014_N10001"><h2 class="title sectiontitle">Input Reference Clock</h2>			      			      <p class="p">This is the dedicated input reference clock source for the PLL. </p>			      <p class="p">The input reference clock can be sourced from one of the following: </p>			      <ul class="ul">				        <li class="li">Dedicated reference clock pin</li>				        <li class="li">Reference clock network</li>				        <li class="li">Receiver input pin</li>				        <li class="li">Output of another PLL with PLL cascading</li>				        <li class="li">Global clock or the core clock network</li>			      </ul>			      <div class="p"> The input reference clock to the dedicated reference clock pin is a				differential signal. <span class="keyword">Intel</span> recommends				using the dedicated reference clock pin as the input reference clock source for the				best jitter performance. The input reference clock must be stable and free-running				at device power-up for proper PLL operation and PLL calibration. If the reference				clock is not available at device power-up, then you must recalibrate the PLL when				the reference clock is available. <div class="note note" id="nik1398707029509__note_N1005A_N10057_N1004D_N10014_N10001"><span class="notetitle">Note:</span> 					          <p class="p">Sourcing reference clock from a cascaded PLL output, global clock or core						clock network						introduces						additional jitter to the ATX PLL output. Refer to KDB "How do I compensate						for the jitter of PLL cascading or non-dedicated clock path for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PLL reference clock?" for more						details.</p>					          <p class="p">The ATX PLL calibration is clocked by the CLKUSR clock which must be stable						and available for calibration to proceed. Refer to the <cite class="cite">Calibration</cite> section for more details about the CLKUSR clock.</p>				        </div>         </div>		    </div>		    <div class="section" id="nik1398707029509__section_N10061_N10014_N10001"><h2 class="title sectiontitle">Reference Clock Multiplexer </h2>			      			      <p class="p"> The reference clock <samp class="ph codeph">(refclk</samp>)				multiplexer selects the reference clock to the PLL from the various reference clock				sources available. </p>		    </div>		    <div class="section" id="nik1398707029509__section_N1006A_N10014_N10001"><h2 class="title sectiontitle">N Counter</h2>			      			      <p class="p">The N counter divides the <samp class="ph codeph">refclk</samp>				mux's output. The division factors supported are 1, 2, 4, and 8. </p>		    </div>		    <div class="section" id="nik1398707029509__section_N10073_N10014_N10001"><h2 class="title sectiontitle">Phase Frequency Detector (PFD)</h2>			      			      <p class="p"> The reference clock<samp class="ph codeph">(refclk)</samp> signal				at the output of the N counter block and the feedback clock <samp class="ph codeph">(fbclk)</samp> signal at the output of the M counter block are supplied as				inputs to the PFD. The output of the PFD is proportional to the phase difference				between the <samp class="ph codeph">refclk</samp> and <samp class="ph codeph">fbclk</samp> inputs. It is used to align the <samp class="ph codeph">refclk</samp> signal at the output of the N counter to the feedback clock					<samp class="ph codeph">(fbclk)</samp> signal. The PFD generates an "Up"				signal when the reference clock's falling edge occurs before the feedback clock's				falling edge. Conversely, the PFD generates a "Down" signal when the feedback				clock's falling edge occurs before the reference clock's falling edge. </p>		    </div>		    <div class="section" id="nik1398707029509__section_N1008C_N10014_N10001"><h2 class="title sectiontitle">Charge Pump and Loop Filter</h2>			      			      <p class="p">The PFD output is used by the charge pump and loop filter (CP and LF)				to generate a control voltage for the VCO. The charge pump translates the "Up" or				"Down" pulses from the PFD into current pulses. The current pulses are filtered				through a low pass filter into a control voltage that drives the VCO frequency. The				charge pump, loop filter, and VCO settings determine the bandwidth of the ATX PLL.			</p>		    </div>		    <div class="section" id="nik1398707029509__section_N10095_N10014_N10001"><h2 class="title sectiontitle">Lock Detector</h2>			      			      <p class="p">The lock detector block indicates when the reference clock and the				feedback clock are phase aligned. The lock detector generates an active high <samp class="ph codeph">pll_locked</samp> signal to indicate that the PLL is locked to				its input reference clock. </p>		    </div>		    <div class="section" id="nik1398707029509__section_N100A2_N10014_N10001"><h2 class="title sectiontitle">Voltage Controlled Oscillator </h2>			      			      <p class="p">The voltage controlled oscillator (VCO) used in the ATX PLL is LC				tank based. The output of charge pump and loop filter serves as an input to the VCO.				The output frequency of the VCO depends on the input control voltage. The output				frequency is adjusted based on the output voltage of the charge pump and loop				filter.</p>		    </div>		    <div class="section" id="nik1398707029509__section_N100AB_N10014_N10001"><h2 class="title sectiontitle">L				Counter</h2>         The L counter divides the differential clocks generated by the ATX			PLL. The L counter is not in the feedback path of the PLL.</div>		    <div class="section" id="nik1398707029509__section_N100B2_N10014_N10001"><h2 class="title sectiontitle">M				Counter</h2>         The M counter's output is the same frequency as the N counter's			output. The VCO frequency is governed by the equation:<p class="p">				        <strong class="ph b">VCO freq = 2 * M * input reference clock/N</strong>			      </p>			      <p class="p">An additional divider divides the high speed serial clock output of				the VCO by 2 before it reaches the M counter. </p>			      <p class="p">The M counter supports division factors in a continuous range from 8				to 127 in integer frequency synthesis mode and 11 to 123 in fractional mode.			</p>      </div>		    <div class="section" id="nik1398707029509__section_N100C8_N10014_N10001"><h2 class="title sectiontitle">Delta Sigma Modulator</h2>			      			      <p class="p">The fractional mode is only supported when the ATX PLL is configured				as a cascade source for OTN and SDI protocols. The delta sigma modulator is used in				fractional mode. It modulates the M counter divide value over time so that the PLL				can perform fractional frequency synthesis. In fractional mode, the M value is as				follows:				.				</p>						      <p class="p">M (integer) + K/2^32, where K is the Fractional multiply factor (K) in the ATX PLL IP				Parameter Editor</p>			      <p class="p">K legal values are 1 through 2^32-1 and can only be manually entered in the ATX PLL				IP Parameter Editor in Quartus Prime software.</p>						      <p class="p">The output frequencies can be exact when the ATX PLL is configured in				fractional mode. Due to the K value 32-bit resolution, translating to 1.63 Hz step				for a 7				GHz				VCO frequency, not all desired fractional values can be achieved				exactly. The lock signal is not available, when configured in fractional mode in				k-precision mode (K &lt; 0.1 or K &gt; 0.9).</p>		    </div>		    <div class="section" id="nik1398707029509__section_N10139_N10014_N10001"><h2 class="title sectiontitle">Multiple Reconfiguration Profiles</h2>			      			      <p class="p">Under the ATX PLL IP Parameter Editor Dynamic Reconfiguration tab, in the				Configuration Profiles section, multiple reconfiguration profiles can be enabled.				This allows to create, store, and analyze the parameter settings for multiple				configurations or profiles of the ATX PLL IP. </p>			      <p class="p">The ATX PLL IP GUI can generate configuration files (SystemVerilog, C header				or MIF) for a given configuration. With the multi reconfiguration profile options				enabled, the ATX PLL IP Parameter Editor can produce configuration files for all of				the profiles simultaneously. In addition, by enabling the reduced reconfiguration				files generation, the IP Parameter Editor				produces				a reduced configuration file by internally comparing the corresponding parameter				settings of all the profiles and identifying the differences.</p>		    </div>		    <div class="section" id="nik1398707029509__section_N1014A_N10014_N10001"><h2 class="title sectiontitle">Embedded Reconfiguration Streamer</h2>			      			      <div class="p">This option enables a push-button flow to reconfigure between multiple configurations				or profiles. Here are the steps to follow:<ol class="ol" id="nik1398707029509__ol_gl3_qv4_mv">					          <li class="li">Multiple						reconfiguration profiles							creation<ul class="ul" id="nik1398707029509__ul_ql3_qv4_mv">							              <li class="li">In the ATX PLL IP GUI, create configurations for								each profiles using the multi-profile feature.</li>						            </ul>               </li>					          <li class="li">Reconfiguration report files<ul class="ul" id="nik1398707029509__ul_uly_1w4_mv">							              <li class="li">The IP GUI generates the reconfiguration report files that contain								parameter and register settings for all the selected profiles. If								the reduced reconfiguration files option is selected, the IP								parameter editor								compares								the settings between the profiles and generate reduced report files								which only contain the differences.</li>						            </ul>               </li>					          <li class="li">Select âEnable embedded reconfiguration streamer logicâ in the GUI to						generate the following:<ul class="ul" id="nik1398707029509__ul_olf_3x4_mv">							              <li class="li">Necessary HDL files to perform streaming.</li>						            </ul>                  <ul class="ul" id="nik1398707029509__ul_x2b_1y4_mv">							              <li class="li">The individual report files for each profile, an SystemVerilog								package file with configuration data for all the profiles								concatenated together which is used to initialize the configuration								ROM </li>						            </ul>               </li>					          <li class="li">Generate the ATX PLL IP and control the reconfiguration streamer using the						AVMM master.</li>				        </ol>         </div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link" href="https://www.altera.com/support/support-resources/knowledge-base/tools/2017/fb470823.html" target="_blank">How do I compensate for the jitter of PLL cascading or non-dedicated clock				path for Arria 10 PLL reference clock?</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707012165">
          <h1>
          
            Instantiating the ATX PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract"> 	      <span class="shortdesc">The Arria 10 transceiver ATX PLL IP core provides access to the ATX		PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the		hardware. 	 </span>   </div> 	     <ol class="ol steps" id="nik1398707012165__steps_8F89868CA70240ECA2D8C20CB0334173"><li class="li step" id="nik1398707012165__step_E10BDDB9A5CB4B659EE8DB4D67A57B94"> 		          <span class="ph cmd">Open the Quartus Prime software.</span> 		       </li><li class="li step" id="nik1398707012165__step_172F69DAC645478E8A838CBC29E935FD">            <span class="ph cmd">Click 			 <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>.</span> 		       </li><li class="li step" id="nik1398707012165__step_N10062_N10037_N10034_N10001">				        <span class="ph cmd">In <span class="ph uicontrol">IP Catalog</span>, under <span class="ph menucascade"><span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Transceiver PLL </span> &gt; <span class="ph uicontrol"></span></span>, select <span class="ph uicontrol">Arria 10 Transceiver ATX						PLL</span> and click <span class="ph uicontrol">Add</span>. </span>			      </li><li class="li step" id="nik1398707012165__step_N10063_N10019_N10016_N10001">            <span class="ph cmd">In the <span class="ph uicontrol">New IP Instance </span> dialog box, provide the IP instance name.</span>         </li><li class="li step" id="nik1398707012165__step_N1006D_N10019_N10016_N10001">            <span class="ph cmd">Select the <span class="ph uicontrol">Arria 10</span> device family.</span>         </li><li class="li step" id="nik1398707012165__step_N10077_N10019_N10016_N10001">            <span class="ph cmd">Select the appropriate device and click <span class="ph uicontrol">OK</span>.</span>         </li></ol> 	     <div class="section result" id="nik1398707012165__result_52092E3189664978B27935663D4D475F">The ATX PLL IP		core <span class="ph uicontrol">Parameter Editor</span> window opens. 	 </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707029992">
          <h1>
          
            ATX PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707029992__section_30A0B09651BF44168DDAA139862493D6">						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707029992__table_06908A16A55C4F34A70C43FD71F72549" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 229. &nbsp;</span>ATX PLL Configuration Options, Parameters, and Settings</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d228760e104" valign="top" width="33.33333333333333%">Parameter 				</th>							              <th align="center" class="entry" id="d228760e107" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d228760e110" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Message level for rule violations									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Error</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">Warning</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies the messaging level to use for									parameter rule violations. </p>								                <ul class="ul" id="nik1398707029992__ul_4B12804BEF18446BA210E3679A76344E">									                  <li class="li" id="nik1398707029992__li_B05055E420AF4FF386EA9D6A03B6594C">										ErrorâCauses all rule violations to prevent IP generation. </li>									                  <li class="li" id="nik1398707029992__li_107462D9A6CC48FD94366F1FBCB04D1E"> WarningâDisplays all rule										violations as warnings and										allows										IP generation in spite of violations. </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Protocol mode</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Basic</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">PCIe*										Gen1</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">PCIe										Gen2 </span>                        </p>								                <p class="p">                           <span class="ph uicontrol">PCIe										Gen3 </span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SDI_cascade</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">OTN_cascade</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">UPI										TX</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SAS										TX</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Governs the internal setting rules for the VCO. </p>								                <p class="p">This parameter is not a preset. You must set all									other parameters for your protocol. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Bandwidth </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Low									</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">Medium</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">High									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies the VCO bandwidth. </p>								                <p class="p">Higher bandwidth reduces PLL lock time, at the									expense of decreased jitter rejection. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Number of PLL reference clocks									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1										to 5</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies the number of input reference clocks									for the ATX PLL. </p>								                <p class="p"> You can use this parameter for data rate									reconfiguration. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Selected reference clock										source</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">0										to 4</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies the initially selected reference clock									input to the ATX PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Primary									PLL clock output buffer</span>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">&nbsp;<span class="ph uicontrol">GX										clock output buffer </span>                        </p>								                <p class="p">                           <span class="ph uicontrol">GT										clock output buffer</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies which PLL output is active initially. </p>								                <ul class="ul" id="nik1398707029992__ul_712FCABBAC184721B545876FA9536B73">									                  <li class="li" id="nik1398707029992__li_3092FD9C1DB04D3DA816DC4CAB09EFEF"> If										GX is selected, turn ON <span class="ph uicontrol">"Enable											PLL GX clock output port"</span>. </li>									                  <li class="li" id="nik1398707029992__li_B778299749B54C9D98E363771BC022E6"> If										GT is selected, turn ON <span class="ph uicontrol">âEnable											PLL GT clock output port"</span>. </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Enable									PLL GX clock output port </span>								                                        <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707029992__fn_1"><sup><span class="enumeration fn-enumeration">52</span></sup></a>                     </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off&nbsp;									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Enables the GX output port which feeds x1 clock									lines. </p>								                <p class="p">You must select this parameter for PLL output									frequency less than 8.7 GHz, or if you intend to reconfigure the									PLL to a frequency below 8.7 GHz.</p>								                <p class="p"> Turn ON this port if GX is selected in the										<span class="ph uicontrol">"Primary PLL clock output										buffer"</span>. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable PCIe clock output port&nbsp;									</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">&nbsp;<span class="ph uicontrol">On/Off</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p"> Exposes the <samp class="ph codeph">pll_pcie_clk									</samp> port used for PCI Express*. </p> The port should be								connected to the <samp class="ph codeph">pipe_hclk_input</samp>								port. </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable ATX to FPLL										cascade clock output port</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">&nbsp;<span class="ph uicontrol">On/Off</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Enables the ATX to FPLL cascade clock output									port.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable fref and clklow										port</span>                           <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_53" name="fnsrc_53"><sup>53</sup></a>.</p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">&nbsp;On/Off</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Enables <samp class="ph codeph">fref</samp>									and <samp class="ph codeph">clklow</samp> ports for external									lock detector. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PLL output frequency</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">Refer to <cite class="cite">                              <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Device Datasheet</cite> .</p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Use this parameter to specify the target output									frequency for the PLL.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PLL integer reference clock										frequency</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">Refer to the GUI </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Selects the input reference clock frequency for									the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Multiply factor (M-Counter)									</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>								                <p class="p">                           <span class="ph uicontrol">For										OTN_cascade or SDI_cascade, refer to the									GUI.</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Displays the M-counter value. </p>								                <p class="p">Specifies the M-counter value (In SDI_cascade or									OTN_cascade Protocol mode only).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Divide factor										(N-Counter)&nbsp;</span> &nbsp; </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">For										SDI_cascade or OTN_cascade, refer to the									GUI.</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Displays the N-counter value. </p>								                <p class="p">For SDI_cascade or OTN_cascade, refer to the									GUI.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Divide factor (L-Counter)&nbsp;									</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Displays the L-counter value.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Predivide factor (L-Cascade										Predivider)</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Refer										to the GUI</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Specifies the L-cascade predivider value. This									value must be 2 for a VCO frequency greater than 10.46 GHz and 1									for a VCO frequency less than 10.46GHz. (In SDI_cascade or									OTN_cascade Protocol mode only).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Fractional multiply										factor (K)</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e110 " valign="top" width="50%">								                <p class="p">Displays the actual K-counter value. This									parameter is only available in fractional mode.</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p"></p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707029992__table_6E770CF6CC6D4A74AFF561012E918ADF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 230. &nbsp;</span>ATX PLLâMaster Clock Generation Block Parameters and					Settings</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="left" class="entry" id="d228760e764" valign="top" width="33.33333333333333%">Parameter </th>							              <th align="center" class="entry" id="d228760e767" valign="top" width="16.666666666666664%"> Range </th>							              <th align="center" class="entry" id="d228760e770" valign="top" width="50%">Description							</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Include Master Clock Generation										Block </span>									                  <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_54" name="fnsrc_54"><sup>54</sup></a>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">When enabled, includes a master CGB as a part of the ATX PLL IP core.									The PLL output drives the Master CGB. </p>								                <p class="p">This is used for x6/xN bonded and non-bonded modes. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Clock division factor </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">&nbsp;1,										2, 4, 8 </span>                        </p>							              </td>							              <td align="left" class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Divides the master CGB clock input before									generating bonding clocks. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable x6/xN non-bonded high-speed										clock output port</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">&nbsp;On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Enables the master CGB serial clock output port									used for x6/xN non-bonded modes. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable PCIe clock switch interface									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">&nbsp;On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Enables the control signals for the PCIe clock									switch circuitry. Used for PCIe clock rate switching. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Number of auxiliary MCGB clock input										ports </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">																                <p class="p">                           <span class="ph uicontrol">0, 1</span>								                </p>																							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Auxiliary input is used to implement the PCIe									Gen3 protocol. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">MCGB input clock										frequency</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Displays the master CGB's input clock frequency.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">MCGB output data rate.</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Displays the master CGB's output data rate. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable bonding clock output ports									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p"> Enables the <samp class="ph codeph">tx_bonding_clocks</samp> output ports of the master CGB									used for channel bonding. </p>								                <p class="p">This option should be turned ON for bonded									designs. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable feedback compensation bonding									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Enables this setting when using feedback compensation bonding. For more									details about feedback compensation bonding, refer to the <em class="ph i">PLL Feedback Compensation Bonding</em>									section later in the document.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e764 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PMA interface width </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e767 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">8,										10, 16, 20, 32, 40, 64</span>								                </p>							              </td>							              <td class="entry" headers="d228760e770 " valign="top" width="50%">								                <p class="p">Specifies PMA-PCS interface width. </p>								                <p class="p"> Match this value with the PMA interface width									selected for the Native PHY IP core. You must select a proper									value for generating bonding clocks for the Native PHY IP									core.</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707029992__table_EE6862CB487C4469B92EB4C46E6EBCD7" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 231. &nbsp;</span>ATX PLLâDynamic Reconfiguration</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d228760e1086" valign="top" width="33.33333333333333%">Parameter 				</th>							              <th align="center" class="entry" id="d228760e1089" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d228760e1092" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable reconfiguration</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enables the PLL reconfiguration interface.									Enables the simulation models and adds Avalon compliant ports									for reconfiguration. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable Altera Debug										Master Endpoint</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p" id="nik1398707029992__nik1398707190694">When you turn on this option, the Transceiver PLL IP									core includes an embedded Altera Debug Master Endpoint (ADME)									that connects internally to the Avalon-MM slave interface for									dynamic reconfiguration. The ADME can access the reconfiguration									space of the transceiver. It can perform certain test and debug									functions via JTAG using the System Console. Refer to the <cite class="cite">Reconfiguration Interface and Dynamic										Reconfiguration</cite> chapter for more details.</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Separate										reconfig_waitrequest from the status of AVMM arbitration										with PreSICE</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">When enabled, the <samp class="ph codeph">reconfig_waitrequest</samp>									does									not indicate the status of AVMM arbitration with PreSICE. The									AVMM arbitration status									is									reflected in a soft status register bit. (Only available if									"Enable control and status registers feature" is enabled).</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable capability										registers</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enables capability registers that provide									high-level information about the ATX PLL's configuration.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Set user-defined IP										identifier</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">User-defined</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Sets a user-defined numeric identifier that can									be read from the <samp class="ph codeph">user_identifier</samp> offset when the capability									registers are enabled.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable control and										status registers</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enables soft registers for reading status									signals and writing control signals on the PLL interface through									the embedded debug logic.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Configuration file prefix									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%"> </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enter the prefix name for the configuration									files to be generated. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate SystemVerilog package file&nbsp;									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Generates a SystemVerilog package file									containing all relevant parameters used by the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate C header file</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Generates a C header file containing all									relevant parameters used by the PLL. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable multiple										reconfiguration profiles </span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enables multiple configuration profiles to be									stored.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable embedded										reconfiguration streamer </span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Enables embedded reconfiguration streamer which									automates the dynamic reconfiguration process between multiple									predefined configuration profiles.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Generate reduced										reconfiguration files </span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">When enabled, the IP generates reconfiguration									report files containing only the setting differences between the									multiple reconfiguration profiles</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Number of										reconfiguration profiles</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1										to 8 </span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Specifies the number of reconfiguration									profiles</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Store										current configuration to										profile</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">0										to 7 </span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Specifies									which configuration profile to modify (store, load, clear or									refresh) when clicking the corresponding action									button.</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e1086 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate MIF (Memory Initialize										File)</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1089 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1092 " valign="top" width="50%">								                <p class="p">Generates a MIF file which contains the current									configuration. </p>								                <p class="p">Use this option for reconfiguration purposes in									order to switch between different PLL configurations. </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707029992__table_4C368355511F43CE84E8C31764C291A8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 232. &nbsp;</span>ATX PLLâGeneration Options</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d228760e1532" valign="top" width="33.33333333333333%">Parameter 				</th>							              <th align="center" class="entry" id="d228760e1535" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d228760e1538" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1532 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate parameter documentation file 					 </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1535 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1538 " valign="top" width="50%">								                <p class="p">Generates a <span class="ph uicontrol">.csv</span> file which									contains descriptions of ATX PLL IP core parameters and values. </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707029992__table_80EA7F5594FA42BFA92FB5C7933D9AF6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 233. &nbsp;</span>ATX PLL IP Core Ports</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d228760e1598" valign="top" width="33.33333333333333%">Port </th>							              <th align="center" class="entry" id="d228760e1601" valign="top" width="16.666666666666664%">Direction</th>							              <th align="center" class="entry" id="d228760e1604" valign="top" width="16.666666666666664%">Clock Domain 				</th>							              <th align="center" class="entry" id="d228760e1607" valign="top" width="33.33333333333333%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_powerdown</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Resets the PLL when asserted high. Needs to be connected to a									dynamically controlled signal (the Transceiver PHY Reset									Controller pll_powerdown output if using this <span class="keyword">Intel</span> FPGA IP).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk0</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Reference clock input port 0. </p>								                <p class="p">There are a total of five reference clock input									ports. The number of reference clock ports available depends on									the <span class="ph uicontrol">Number of PLL reference										clocks</span> parameter. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk1</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Reference clock input port 1.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk2</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Reference clock input port 2. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk3									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Reference clock input port 3. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk4									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">N/A </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Reference clock input port 4. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">tx_serial_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">High speed serial clock output port for GX									channels. Represents the x1 clock network. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">tx_serial_clk_gt									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">High speed serial clock output port for GT									channels. Represents the GT clock network. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_locked									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Active high status signal which indicates if the									PLL is locked. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_pcie_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Used for PCIe. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_55" name="fnsrc_55"><sup>55</sup></a>                        </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p"> Optional Avalon interface clock. Used for PLL									reconfiguration. The reconfiguration ports appear only if the										<span class="ph uicontrol">Enable										Reconfiguration</span> parameter is selected in the PLL									IP Core GUI. When this parameter is not selected, the ports are									set to OFF internally. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_reset0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0 </span>																	                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Used to reset the Avalon interface. Asynchronous to assertion and									synchronous to deassertion.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">reconfig_write0 </span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Active high write enable signal. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_read0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Active high read enable signal. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_address0[9:0]									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">10-bit address bus used to specify address to be									accessed for both read and write operations. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">reconfig_writedata0[31:0]</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">32-bit data bus. Carries the write data to the									specified address. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_readdata0[31:0]</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0</span>																	                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">32-bit data bus. Carries the read data from the									specified address. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">reconfig_waitrequest0</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0</span>																	                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Indicates when the Avalon interface signal is									busy. When asserted, all inputs must be held constant. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pll_cal_busy</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Status signal which is asserted high when PLL									calibration is in progress. </p>								                <p class="p">OR this signal with <samp class="ph codeph">tx_cal_busy</samp> port before connecting to the reset									controller IP. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">mcgb_rst</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Master CGB reset control. </p>								                <p class="p">Deassert this reset at the same time as <samp class="ph codeph">pll_powerdown</samp> . </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">mcgb_aux_clk0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Used for PCIe implementation to switch between									fPLL and ATX PLL during link speed negotiation. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">tx_bonding_clocks[5:0]</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">Optional 6-bit bus which carries the low speed									parallel clock outputs from the master CGB. Each transceiver									channel in a bonded group has this 6-bit bus.</p>								                <p class="p">Used for channel bonding, and represents the									x6/xN clock network.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">mcgb_serial_clk</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">High speed serial clock output for x6/xN									non-bonded configurations. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pcie_sw[1:0]</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">2-bit rate switch control input used for PCIe									protocol implementation. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">pcie_sw_done[1:0]									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">2-bit rate switch status output used for PCIe									protocol implementation. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">atx_to_fpll_cascade_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">								                <p class="p">The ATX PLL output clock is used to drive fPLL									reference clock input (only available in SDI_cascade or									OTN_cascade protocol mode).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">ext_lock_detect_clklow </span>                           									                  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707029992__fn_1010"><sup><span class="enumeration fn-enumeration">56</span></sup></a>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">                        <samp class="ph codeph">Clklow</samp> output for external lock detection. It can be								exposed by selecting the <strong class="ph b">Enable clklow </strong>and									<strong class="ph b">fref port</strong>                     </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d228760e1598 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">ext_lock_detect_fref</span>									                  <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707029992__fn_1010"><sup><span class="enumeration fn-enumeration">56</span></sup></a>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1601 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d228760e1604 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td class="entry" headers="d228760e1607 " valign="top" width="33.33333333333333%">Fref output for external lock								detection. It can be exposed by selecting the <strong class="ph b">Enable clklow </strong>and <strong class="ph b">fref								port</strong>.</td>						            </tr>											          </tbody>				        </table></div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407376304447" title="Arria 10 FPGAs contain a dedicated calibration engine to compensate for process variations.">Calibration</a></div><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank" title="The ports related to reconfiguration are compliant with the Avalon specification. Refer to the Avalon specification for more details about these ports.">Avalon Interface Specifications</a></div><div><a class="link" href="https://www.altera.com/en_US/pdfs/literature/hb/arria-10/a10_datasheet.pdf" target="_blank" title="Refer to the Intel Arria 10 Device Datasheet for more details about the PLL output frequency range.">            <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Device Datasheet</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707194533">Reconfiguring Channel and PLL Blocks</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="https://www.altera.com/support/support-resources/knowledge-base/hsio/2016/why-does-my-arria-10-device-fpll-report-an-unlocked-condition-wh.html" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> device fPLL reports an unlocked				condition</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398707029992__fn_1"><sup>52</sup></a>  You can enable both the GX clock									output port and the GT clock output port. However, only one port									can be in operation at any given time. You can switch between									the two ports using PLL reconfiguration.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_53" name="fntarg_53"><sup>53</sup></a>  The fPLL <samp xmlns="" class="ph codeph">fref</samp> and											<samp xmlns="" class="ph codeph">clklow</samp> signals should only be used with										the <span xmlns="" class="keyword">               Intel<sup>Â®</sup>            </span> external soft lock										detection logic.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_54" name="fntarg_54"><sup>54</sup></a>  Manually enable the MCGB for bonding										applications.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_55" name="fntarg_55"><sup>55</sup></a>  Connect this										clock to <samp xmlns="" class="ph codeph">hclk</samp> in PCIe										applications.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398707029992__fn_1010"><sup>56</sup></a>  The fPLL <samp xmlns="" class="ph codeph">fref</samp> and											<samp xmlns="" class="ph codeph">clklow</samp> signals should only be used with										the <span xmlns="" class="keyword">               Intel<sup>Â®</sup>            </span> external soft lock										detection logic.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707031354">
          <h1>
          
            fPLL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707031354__section_7DA4318213254D35B89D478F28F04C04">			      <p class="p">There are two fPLLs in each transceiver bank with six channels (one				located at the top and the other at the bottom of the bank). Transceiver banks with				three channels have only one fPLL. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707031354__fig_B81CCE9BB7AE4149BE059491DDA283CD"><span class="figcap"><span class="enumeration fig-enumeration">Figure 171.&nbsp;</span>fPLL Block Diagram</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707031354__image_2552015ACEDD43F9B83DB77ED9223447" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707030491.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p"> When in core mode, for the fPLL to generate output clocks with a fixed				frequency and phase relation to an input reference clock, the <span class="ph uicontrol">Enable					phase alignment</span> option must be selected. In the fractional frequency				mode, the fPLL supports data rates from 1 Gbps to 12.5 Gbps. </p>		    </div>		    <div class="section" id="nik1398707031354__section_N10083_N1001E_N10001"><h2 class="title sectiontitle">Input Reference Clock</h2>			      			      <p class="p">This is the dedicated input reference clock source for the PLL. </p>			      <p class="p">The input reference clock can be sourced from one of the				following:</p>			      <ul class="ul">				        <li class="li">Dedicated reference clock pin</li>				        <li class="li">Reference clock network</li>				        <li class="li">Receiver input pin</li>				        <li class="li">Output of another PLL with PLL cascading</li>				        <li class="li">Global clock or the core clock network</li>			      </ul>			      <div class="p">The input reference clock is a differential signal. <span class="keyword">Intel</span> recommends using the dedicated reference clock pin as the				input reference clock source for best jitter performance. For protocol jitter				compliance at data rates &gt; 10 Gbps, <span class="keyword">Intel</span>				recommends using the dedicated reference clock pin in the same triplet with the fPLL				as the input reference clock source.The input reference clock must be stable and				free-running at device power-up for proper PLL operation. If the reference clock is				not available at device power-up, then you must recalibrate the PLL when the				reference clock is available.<div class="note note" id="nik1398707031354__note_N100C3_N100BF_N10098_N10029_N10001"><span class="notetitle">Note:</span> 					          <p class="p">Sourcing reference clock from a cascaded PLL output, global clock or core						clock network						introduces						additional jitter to the fPLL output. Refer to KDB "How do I compensate for						the jitter of PLL cascading or non-dedicated clock path for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PLL reference clock?" for more						details.</p>					          <p class="p">The fPLL calibration is clocked by the CLKUSR clock, which						must be stable and available for the calibration to proceed. Refer to the							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415404156118" title="Calibration">                                       </a> section for details about PLL						calibration and CLKUSR clock.</p>				        </div>         </div>		    </div>		    <div class="section" id="nik1398707031354__section_N10090_N1001E_N10001"><h2 class="title sectiontitle">Reference				Clock Multiplexer</h2>         The <samp class="ph codeph">refclk</samp> mux selects the			reference clock to the PLL from the various available reference clock sources. </div>		    <div class="section" id="nik1398707031354__section_N10097_N1001E_N10001"><h2 class="title sectiontitle">N				Counter</h2>         The N counter divides the reference clock (<samp class="ph codeph">refclk</samp>) mux's output. The N counter division helps lower the loop			bandwidth or reduce the frequency within the phase frequency detector's (PFD) operating			range. The N counter supports division factors from 1 to 32. </div>		    <div class="section" id="nik1398707031354__section_N1009E_N1001E_N10001"><h2 class="title sectiontitle">Phase				Frequency Detector </h2>         The reference clock <samp class="ph codeph">(refclk)</samp> signal at the output of the N counter block and the feedback			clock <samp class="ph codeph">(fbclk)</samp> signal at the output of the M counter			block are supplied as an inputs to the PFD. The output of the PFD is proportional to the			phase difference between the <samp class="ph codeph">refclk</samp> and <samp class="ph codeph">fbclk</samp> inputs. The PFD aligns the <samp class="ph codeph">fbclk</samp> to the <samp class="ph codeph">refclk</samp>. The PFD generates an			"Up" signal when the reference clock's falling edge occurs before the feedback clock's			falling edge. Conversely, the PFD generates a "Down" signal when the feedback clock's			falling edge occurs before the reference clock's falling edge. </div>		    <div class="section" id="nik1398707031354__section_N100B5_N1001E_N10001"><h2 class="title sectiontitle">Charge Pump and Loop Filter (CP + LF)</h2>			      			      <p class="p">The PFD output is used by the charge pump and loop filter to generate				a control voltage for the VCO. The charge pump translates the "Up"/"Down" pulses				from the PFD into current pulses. The current pulses are filtered through a low pass				filter into a control voltage that drives the VCO frequency. </p>		    </div>		    <div class="section" id="nik1398707031354__section_N100BE_N1001E_N10001"><h2 class="title sectiontitle">Voltage Controlled Oscillator</h2>			      			      <p class="p">The fPLL has a ring oscillator based VCO. The VCO transforms the				input control voltage into an adjustable frequency clock. </p>			      <p class="p">VCO freq = 2 * M * Input reference clock/N. (N and M are the N				counter and M counter division factors.) </p>		    </div>		    <div class="section" id="nik1398707031354__section_N100CB_N1001E_N10001"><h2 class="title sectiontitle">L				Counter</h2>         The L counter divides the VCO's clock output. When the fPLL acts as a			transmit PLL, the output of the L counter drives the clock generation block (CGB) and			the			TX			PMA via the X1 clock lines. </div>		    <div class="section" id="nik1398707031354__section_N100D2_N1001E_N10001"><h2 class="title sectiontitle">M Counter</h2>			      			      <p class="p">The M counter divides the VCO's clock output. The M counter can select any VCO				phase. The outputs of the M counter and N counter have same frequency. M counter				range is 8 to 127 in integer mode and 11 to				123				in fractional mode.</p>		    </div>		    <div class="section" id="nik1398707031354__section_N100DB_N1001E_N10001"><h2 class="title sectiontitle">Delta Sigma Modulator</h2>			      			      <p class="p">The delta sigma modulator is used in fractional mode. It modulates the M				counter divide value over time so that the PLL can perform fractional frequency				synthesis.</p>			      <p class="p">In fractional mode, the M value is as				follows:				</p>						      <p class="p">M (integer) + K/2^32, where K is the fractional multiply factor (K) in the				fPLL IP Parameter Editor. The legal values of K are greater than 1% and less than				99% of the full range of 2^32 and can only be manually entered in the fPLL IP				Parameter Editor in the Quartus Prime software.</p>						      <p class="p">The output frequencies can be exact when the fPLL is configured in fractional				mode. Due to the K value 32-bit resolution, translating to 1.63 Hz step for a 7 GHz				VCO frequency, not all desired fractional values can be achieved exactly. The lock				signal is not available, when configured in fractional mode in the K-precision mode				(K &lt; 0.1 or K &gt; 0.9).</p>		    </div>		    <div class="section" id="nik1398707031354__section_N100E8_N1001E_N10001"><h2 class="title sectiontitle">C Counter</h2>			      			      <p class="p">The fPLL C counter division factors range from 1 to 512.</p>		    </div>		    <div class="section" id="nik1398707031354__section_N100F1_N1001E_N10001"><h2 class="title sectiontitle">Dynamic Phase Shift</h2>			      			      <p class="p">The dynamic phase shift block allows you to adjust the phase of the C counters				in user mode. In fractional mode, dynamic phase shift is only available for the C				counters. </p>		    </div>		    <div class="section" id="nik1398707031354__section_N100FA_N1001E_N10001"><h2 class="title sectiontitle">Latency</h2>			      			      <p class="p">The C counters can be configured to select any VCO phase and a delay				of up to 128 clock cycles. The selected VCO phase can be changed dynamically.</p>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415404156118" title="Details about PLL calibration">Calibration</a></div><div><a class="link" href="https://www.altera.com/support/support-resources/knowledge-base/tools/2017/fb470823.html" target="_blank">How do I compensate for the jitter of PLL cascading or non-dedicated clock				path for Arria 10 PLL reference clock?</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707031838">
          <h1>
          
            Instantiating the fPLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract"> 	      <span class="shortdesc">The fPLL IP core for Arria 10 transceivers provides access to fPLLs		in hardware. One instance of the fPLL IP core represents one fPLL in the hardware. 	 </span>   </div> 	     <ol class="ol steps" id="nik1398707031838__steps_8F89868CA70240ECA2D8C20CB0334173"><li class="li step" id="nik1398707031838__step_E10BDDB9A5CB4B659EE8DB4D67A57B94"> 		          <span class="ph cmd">Open the Quartus Prime software.</span> 		       </li><li class="li step" id="nik1398707031838__step_N10029_N10019_N10016_N10001">            <span class="ph cmd">Click <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>.</span>         </li><li class="li step" id="nik1398707031838__step_N10062_N10037_N10034_N10001">				        <span class="ph cmd">In <span class="ph uicontrol">IP Catalog</span>, under <span class="ph menucascade"><span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Transceiver PLL </span></span>,  select <span class="ph uicontrol">Arria 10 Transceiver						fPLL</span> IP core and click <span class="ph uicontrol">Add</span>. </span>			      </li><li class="li step" id="nik1398707031838__step_N10061_N10019_N10016_N10001">            <span class="ph cmd">In the <span class="ph uicontrol">New IP Instance</span> dialog box, provide the IP instance name.</span>         </li><li class="li step" id="nik1398707031838__step_N1006B_N10019_N10016_N10001">            <span class="ph cmd">Select the <span class="ph uicontrol">Arria 10</span> device family.</span>         </li><li class="li step" id="nik1398707031838__step_N10075_N10019_N10016_N10001">            <span class="ph cmd">Select the appropriate device and click <span class="ph uicontrol">OK</span>.</span>         </li></ol> 	     <div class="section result" id="nik1398707031838__result_52092E3189664978B27935663D4D475F">The fPLL IP core <span class="ph uicontrol">Parameter Editor</span> window opens. 	 </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707032259">
          <h1>
          
            fPLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707032259__section_32EA49BC71A2444E9992C5B6801FE378">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_80C6A5CD68C34480B51CC7CC74934512" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 234. &nbsp;</span>fPLL IP Core Configuration Options, Parameters, and Settings </span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d236114e104" valign="top" width="33.33333333333333%">Parameters </th>							              <th align="center" class="entry" id="d236114e107" valign="top" width="16.666666666666664%">Range </th>							              <th align="center" class="entry" id="d236114e110" valign="top" width="50%">Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">fPLL									Mode</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Core</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">Cascade										Source</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">Transceiver</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the fPLL mode of operation.</p>								                <p class="p">Select <span class="ph uicontrol">Core</span> to use fPLL as a general purpose PLL to									drive the FPGA core clock network.</p>								                <p class="p">Select <span class="ph uicontrol">Cascade										Source</span> to connect an fPLL to another PLL as a									cascading source.</p>								                <p class="p">Select <span class="ph uicontrol">Transceiver</span> to use an fPLL as a transmit PLL									for the transceiver block.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Protocol										Mode</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Basic</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">PCIe*										Gen1</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">PCIe									Gen2</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">PCIe									Gen3</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SDI_cascade</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">OTN_cascade</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SDI_direct</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SATA									TX</span>                        </p>																                <p class="p">                           <span class="ph uicontrol">OTN_direct</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">SATA_Gen3</span>                        </p>								                <p class="p">                           <span class="ph uicontrol">HDMI</span>                        </p>															              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Governs the internal setting rules for the VCO. </p>								                <p class="p">This parameter is not a preset. You must set all									parameters for your protocol.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable fractional										mode</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Enables the fractional frequency mode.</p>								                <p class="p">This enables the PLL to output frequencies which									are not integral multiples of the input reference clock.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable										physical output clock parameters										</span>									               </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Selecting this option allows you to manually									specify M, N, C and L counter values.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable clklow and fref										ports</span>                           <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_57" name="fnsrc_57"><sup>57</sup></a>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Enables										<span class="ph uicontrol">fref</span> and <span class="ph uicontrol">clklow</span> clock ports for external									lock detector. In Transceiver mode when "enable fractional mode"									and "SDI_direct" prot_mode are selected, <span class="ph uicontrol">pll_locked port</span> is not									available and user can create external lock detector using										<span class="ph uicontrol">fref </span>and <span class="ph uicontrol">clklow</span> clock									ports.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">																		                  <span class="ph uicontrol">Desired										Reference										clock										frequency</span>									               </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Refer										to the GUI </span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the desired PLL input reference clock									frequency. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Actual reference clock										frequency</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read-only</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p"> Displays the actual PLL input reference clock									frequency. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Number of PLL reference										clocks</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1										to 5</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specify the number of input reference clocks for									the fPLL.</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">New parameter: Selected reference										clock source</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">0										to 4</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the initially selected reference clock									input to the fPLL. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Bandwidth</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">									                  <span class="ph uicontrol">Low									</span>                        </p>								                <p class="p">									                  <span class="ph uicontrol">Medium</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">High</span>								                </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the VCO bandwidth. </p>								                <p class="p">Higher bandwidth reduces PLL lock time, at the									expense of decreased jitter rejection. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Operation mode</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Direct</span>								                </p>								                <p class="p">                           <span class="ph uicontrol">Feedback										compensation bonding</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the feedback operation mode for the									fPLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Multiply factor										(M-counter)</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">8										to 127 (integer mode)</span>                        </p>																                <p class="p">                           <span class="ph uicontrol">11										to 123 (fractional mode)</span>                        </p>															              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the multiply factor									(M-counter).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Divide factor									(N-counter)</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1										to 31</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the divide factor									(N-counter).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Divide factor									(L-counter)</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1,										2, 4, 8</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the divide factor									(L-counter).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Divide factor (K-counter)</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">User										defined</span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Specifies the divide factor									(K-counter).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">									PLL									output frequency																	</p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">Read-only<span class="ph uicontrol"></span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Displays the target output frequency for the PLL.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e104 " valign="top" width="33.33333333333333%">								                <p class="p">PLL									Datarate</p>							              </td>							              <td align="center" class="entry" headers="d236114e107 " valign="top" width="16.666666666666664%">								                <p class="p">Read-only<span class="ph uicontrol"></span>                        </p>							              </td>							              <td class="entry" headers="d236114e110 " valign="top" width="50%">								                <p class="p">Displays the PLL datarate.</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_F82FE716EAAB40A9AB2316BF4A433C50" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 235. &nbsp;</span>fPLLâMaster Clock Generation Block Parameters and Settings </span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d236114e744" valign="top" width="33.33333333333333%">Parameters </th>							              <th align="center" class="entry" id="d236114e747" valign="top" width="16.666666666666664%">Range </th>							              <th align="center" class="entry" id="d236114e750" valign="top" width="50%">Description							</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Include Master Clock Generation										Block</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">When enabled, includes a master CGB as a part of									the fPLL IP core. The PLL output drives the master CGB. </p>								                <p class="p">This is used for x6/xN bonded and non-bonded									modes. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Clock division factor</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">1,										2, 4, 8 </span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Divides the master CGB clock input before									generating bonding clocks. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable x6/xN non-bonded high-speed										clock output port </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Enables the master CGB serial clock output port									used for x6/xN non-bonded modes. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable PCIe clock switch interface									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p"> Enables the control signals used for PCIe clock									switch circuitry. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">MCGB input clock										frequency</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Displays the master CGBâs required input clock									frequency. You cannot set this parameter. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">MCGB output data rate </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">Read										only </span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Displays the master CGBâs output data rate. You									cannot set this parameter. </p>								                <p class="p">This value is calculated based on MCGB input									clock frequency and MCGB clock division factor. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable bonding clock output ports									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p"> Enables the <samp class="ph codeph">tx_bonding_clocks</samp> output ports of the Master CGB									used for channel bonding. </p>								                <p class="p">You must enable this parameter for bonded									designs. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable feedback compensation bonding									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Enables the feedback output path of the master									CGB used for feedback compensation bonding. When enabled, the									feedback connections are automatically handled by the PLL IP.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e744 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PMA interface width </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e747 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">8,										10, 16, 20, 32, 40, 64</span>								                </p>							              </td>							              <td class="entry" headers="d236114e750 " valign="top" width="50%">								                <p class="p">Specifies the PMA-PCS interface width. </p>								                <p class="p"> Match this value with the PMA interface width									selected for the Native PHY IP core. You must select a proper									value for generating bonding clocks for the Native PHY IP									core.</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_D871AB459FCF46D0AB6000BA11D2D373" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 236. &nbsp;</span>fPLLâDynamic Reconfiguration Parameters and Settings</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d236114e1036" valign="top" width="33.33333333333333%">Parameter </th>							              <th align="center" class="entry" id="d236114e1039" valign="top" width="16.666666666666664%">Range </th>							              <th align="center" class="entry" id="d236114e1042" valign="top" width="50%">Description							</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable reconfiguration </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Enables the PLL reconfiguration interface.									Enables the simulation models and adds more ports for									reconfiguration.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Enable Altera Debug Master Endpoint</span>                     </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">When you turn this option ON, the transceiver									PLL IP core includes an embedded Altera Debug Master Endpoint									(ADME) that connects internally to the Avalon-MM slave interface									for dynamic reconfiguration. The ADME can access the									reconfiguration space of the transceiver. It can perform certain									test and debug functions via JTAG using the System Console.									Refer to the <cite class="cite">Reconfiguration Interface										and Dynamic Reconfiguration</cite> chapter for more									details.</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Separate										reconfig_waitrequest from the status of AVMM arbitration										with PreSICE</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">When enabled, the <samp class="ph codeph">reconfig_waitrequest</samp>									does									not indicate the status of AVMM arbitration with PreSICE. The									AVMM arbitration status									is									reflected in a soft status register bit. (Only available if									"Enable control and status registers feature" is enabled).</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Enable capability registers</span>                     </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Enables capability registers that provide									high-level information about the fPLL's configuration.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Set									user-defined IP identifier</span>                     </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">&nbsp;</td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Sets a user-defined numeric identifier that can									be read from the <samp class="ph codeph">user_identifier</samp> offset when the capability									registers are enabled.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Enable control and status registers</span>                     </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Enables soft registers for reading status									signals and writing control signals on the PLL interface through									the embedded debug logic.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Configuration file prefix									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%"> </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Enter the prefix name for the configuration									files to be generated. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate SystemVerilog package										file</span> &nbsp; </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Generates a SystemVerilog package file									containing all relevant parameters used by the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate C header file</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>								                </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Generates a C header file containing all									relevant parameters used by the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1036 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate MIF (Memory Initialize										File)</span> &nbsp; </p>							              </td>							              <td align="center" class="entry" headers="d236114e1039 " valign="top" width="16.666666666666664%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>								                </p>							              </td>							              <td class="entry" headers="d236114e1042 " valign="top" width="50%">								                <p class="p">Generates a MIF file that contains the current									configuration. </p>								                <p class="p">Use this option for reconfiguration purposes in									order to switch between different PLL configurations. </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_gnv_vvw_vs" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 237. &nbsp;</span>Clock Switchover (between Dynamic Reconfiguration and					General Options)</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d236114e1327" valign="top" width="33.33333333333333%">                        <strong class="ph b">Clock Switchover									Parameter</strong>                     </th>							              <th class="entry" id="d236114e1333" valign="top" width="33.33333333333333%">Range</th>							              <th class="entry" id="d236114e1336" valign="top" width="33.33333333333333%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Create									a second input clock									pllrefclk1</span>                     </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">								                <p class="p">Turn on this parameter to have a backup clock									attached to your fPLL that can switch with your original									reference clock</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Second									Reference Clock Frequency</span>                     </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">User										Defined</span>								                </p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">								                <p class="p">Specifies the second reference clock frequency									for fPLL</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Switchover									Mode</span>                     </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Automatic										Switchover</span>                        </p>								                <p class="p"></p>								                <p class="p"></p>																                <p class="p">Manual Switchover </p>								                <p class="p"></p>																                <p class="p"></p>								                <p class="p"></p>								                <p class="p">Automatic Switchover with Manual Override</p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">								                <p class="p">Specifies how Input frequency switchover									is									handled. Automatic Switchover									uses									built in circuitry to detect if one of your input clocks has									stopped toggling and switch to the other.</p>								                <p class="p">Manual Switchover									creates									an <samp class="ph codeph">EXTSWITCH</samp> signal which can									be used to manually switch the clock by asserting high for at									least 3 cycles. </p>								                <p class="p">Automatic Switchover with Manual Override									acts									as Automatic Switchover until the <samp class="ph codeph">EXTSWITCH</samp> goes high, in which case it									switches									and									ignores									any automatic switches as long as <samp class="ph codeph">EXTSWITCH</samp> stays									high.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Switchover									Delays </span>                     </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">0										to 7</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">								                <p class="p">Adds a specific amount of cycle delay to the									Switchover Process.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Create									an									active_clk									signal to indicate the input clock in									use</span>								             </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">On/Off									</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">This parameter creates an output that indicates								which input clock is currently in use by the PLL. Low indicates									<samp class="ph codeph">refclk</samp>, High indicates								refclk1.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d236114e1327 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Create									a									clkbad									signal for each of the input									clocks</span>															              </td>							              <td class="entry" headers="d236114e1333 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">On/Off</span>                        </p>							              </td>							              <td class="entry" headers="d236114e1336 " valign="top" width="33.33333333333333%">								                <p class="p">This parameter creates two <samp class="ph codeph">clkbad</samp> outputs, one for each input									clock. Low indicates the <samp class="ph codeph">CLK</samp>									is working, High indicates the <samp class="ph codeph">CLK</samp> is not working.</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_A1446FFF4D4C4CFF84329C1B1D8A28B6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 238. &nbsp;</span>fPLL - Generation Options</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d236114e1549" valign="top" width="33.33333333333333%">Parameter </th>							              <th align="center" class="entry" id="d236114e1552" valign="top" width="16.666666666666664%">Direction							</th>							              <th class="entry" id="d236114e1555" valign="top" width="50%">Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d236114e1549 " valign="top" width="33.33333333333333%">                        <span class="ph uicontrol">Generates parameter documentation file </span>                     </td>							              <td align="center" class="entry" headers="d236114e1552 " valign="top" width="16.666666666666664%">                        <span class="ph uicontrol">On/Off</span>							              </td>							              <td class="entry" headers="d236114e1555 " valign="top" width="50%"> Generates a <strong class="ph b">.csv</strong> file that contains descriptions of all the fPLL								parameters and values. </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707032259__table_80EA7F5594FA42BFA92FB5C7933D9AF6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 239. &nbsp;</span>fPLL IP Core Ports</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d236114e1606" valign="top" width="31.746031746031743%">Port </th>							              <th align="center" class="entry" id="d236114e1609" valign="top" width="15.873015873015872%">Direction							</th>							              <th align="center" class="entry" id="d236114e1612" valign="top" width="20.634920634920636%">Clock Domain </th>							              <th align="center" class="entry" id="d236114e1615" valign="top" width="31.746031746031743%">Description							</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">pll_powerdown</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Resets the PLL when asserted high. Needs to be connected to a									dynamically controlled signal (the Transceiver PHY Reset									Controller pll_powerdown output if using this <span class="keyword">Intel</span> FPGA IP).</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk0</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Reference clock input port 0. </p>								                <p class="p"> There are five reference clock input ports. The									number of reference clock ports available depends on the										<span class="ph uicontrol">Number of PLL reference										clocks</span> parameter. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">pll_refclk1</span>									                  <samp class="ph codeph"></samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Reference clock input port 1. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk2</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Reference clock input port 2. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk3									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Reference clock input port 3. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_refclk4									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Reference clock input port 4. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">tx_serial_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">High speed serial clock output port for GX									channels. Represents the x1 clock network. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_locked </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Active high status signal which indicates if PLL									is locked. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">hssi_pll_cascade_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output </span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">fPLL cascade clock output port</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_pcie_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Used for PCIe. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Optional Avalon interface clock. Used for PLL									reconfiguration. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">reconfig_reset0</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Used to reset the Avalon interface. Asynchronous to assertion and									synchronous to deassertion.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_write0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0									</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Active high write enable signal. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_read0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0</span>																	                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Active high read enable signal. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">reconfig_address0[9:0]</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">10-bit address bus used to specify address to be									accessed for both read and write operations. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">reconfig_writedata0[31:0]</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0</span>																	                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">32-bit data bus. Carries the write data to the									specified address. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_readdata0[31:0]									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">reconfig_clk0</span>																	                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">32-bit data bus. Carries the read data from the									specified address. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_waitrequest0</span>                           <samp class="ph codeph">									</samp>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">									                  <span class="ph uicontrol">reconfig_clk0									</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Indicates when the Avalon interface signal is									busy. When asserted, all inputs must be held constant. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pll_cal_busy</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Status signal which is asserted high when PLL									calibration is in progress. </p>								                <p class="p">Perform logical OR with this signal and the										<samp class="ph codeph">tx_cal_busy</samp> port on the									reset controller IP. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">mcgb_rst									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Master CGB reset control. </p>								                <p class="p">Deassert this reset at the same time as <samp class="ph codeph">pll_powerdown</samp> . </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">mcgb_aux_clk0									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Used for PCIe to switch between fPLL/ATX PLL									during link speed negotiation. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">tx_bonding_clocks[5:0]</span>																	                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Optional 6-bit bus which carries the low speed									parallel clock outputs from the Master CGB. </p>								                <p class="p">Used for channel bonding, and represents the									x6/xN clock network. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">mcgb_serial_clk</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">High speed serial clock output for x6/xN									non-bonded configurations. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pcie_sw[1:0]</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">2-bit rate switch control input used for PCIe									protocol implementation. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">									                  <span class="ph uicontrol">pcie_sw_done[1:0]</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">Asynchronous									</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">2-bit rate switch status output used for PCIe									protocol implementation. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">                        <span class="ph uicontrol">atx_to_fpll_cascade_clk</span>															              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">Enables fPLL to ATX PLL cascading								clock								input								port. </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">                        <samp class="ph codeph">fpll_to_fpll_cascade_clk</samp>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">fPLL to fPLL cascade output port								(only in Core mode)</td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">                        <samp class="ph codeph">active_clk</samp>                     </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>								                </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Creates an output signal that indicates the									input clock being used by the PLL. A logic Low on this signal									indicates <samp class="ph codeph">refclk0</samp> is being									used and a logic High indicates <samp class="ph codeph">refclk1</samp> is being used (only in Core mode with									Clock Switchover enabled)</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">outclk0									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Core output clock 0. (only in Core mode)</p>								                <p class="p">There are four core fPLL output clock output									ports. The number of output clock available depends on the <strong class="ph b">Selected reference clock source</strong>                        </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">outclk1</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Core output clock 1. (only in Core mode)</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">outclk2</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Core output clock 2. (only in Core mode)</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">outclk3</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Core output clock 3. (only in Core mode) </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">ext_lock_detect_clklow </span>                                                      <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707032259__fn_101"><sup><span class="enumeration fn-enumeration">58</span></sup></a>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Clklow output for external lock detection. It									can be exposed by selecting the <strong class="ph b">Enable										clklow</strong> and <strong class="ph b">fref port</strong>. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">ext_lock_detect_fref </span>                           <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707032259__fn_101"><sup><span class="enumeration fn-enumeration">58</span></sup></a>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">output</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Fref output for external lock detection It can									be exposed by selecting the <strong class="ph b">Enable clklow										and fref port. </strong>                        </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">phase_reset									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Dynamic phase shift reset input signal. To be									connected to DPS soft IP phase_reset output.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">phase_en									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Dynamic phase shift enable input signal. To be									connected to DPS soft IP phase_en output.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">updn									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Dynamic phase shift updn input signal. To be									connected to DPS soft IP updn output.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d236114e1606 " valign="top" width="31.746031746031743%">								                <p class="p">                           <span class="ph uicontrol">cntsel[3:0]									</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1609 " valign="top" width="15.873015873015872%">								                <p class="p">                           <span class="ph uicontrol">input</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d236114e1612 " valign="top" width="20.634920634920636%">								                <p class="p">                           <span class="ph uicontrol">N/A</span>                        </p>							              </td>							              <td align="left" class="entry" headers="d236114e1615 " valign="top" width="31.746031746031743%">								                <p class="p">Dynamic phase shift counter bus. To be connected									to DPS soft IP cntsel output bus.</p>							              </td>						            </tr>											          </tbody>				        </table></div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407376304447" title="Arria 10 FPGAs contain a dedicated calibration engine to compensate for process variations.">Calibration</a></div><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank" title="The ports related to reconfiguration are compliant with the Avalon Specification. Refer to the Avalon Specification for more details about these ports.">Avalon Interface Specifications</a></div><div><a class="link" href="https://www.altera.com/support/support-resources/knowledge-base/hsio/2016/why-does-my-arria-10-device-fpll-report-an-unlocked-condition-wh.html" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> device fPLL reports an unlocked				condition</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_57" name="fntarg_57"><sup>57</sup></a>  The fPLL <samp xmlns="" class="ph codeph">fref</samp> and											<samp xmlns="" class="ph codeph">clklow</samp> signals should only be used with										the <span xmlns="" class="keyword">               Intel<sup>Â®</sup>            </span> external soft lock										detection logic.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398707032259__fn_101"><sup>58</sup></a>  The fPLL <samp xmlns="" class="ph codeph">fref</samp> and <samp xmlns="" class="ph codeph">clklow</samp> signals should only be										used with the <span xmlns="" class="keyword">               Intel<sup>Â®</sup>            </span> external soft lock detection										logic.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707033807">
          <h1>
          
            CMU PLL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">       <span class="shortdesc">The clock multiplier unit (CMU) PLL resides locally within each			transceiver channel.</span>The channel PLL's primary function is to recover the		receiver clock and data in the transceiver channel. In this case the PLL is used in clock		and data recovery (CDR) mode. </div>		    <div class="section" id="nik1398707033807__section_BA6052645AC4432E9D0C2D7CFBBC027B">			      <p class="p">When				the channel PLL of channels 1 or 4 is configured in the CMU mode, the channel PLL				can drive the local clock generation block (CGB) of its own channel, then the				channel cannot be used as a receiver. </p>			      <p class="p"> The CMU PLL from transceiver channel 1 and channel 4 can also be used				to drive other transceiver channels within the same transceiver bank. The CDR of				channels 0, 2, 3, and 5 cannot be configured as a CMU PLL. </p>			      <p class="p">For datarates lower than 6 Gbps, the local CGB divider has to be engaged (TX				local division factor in transceiver PHY IP under the TX PMA tab) .</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707033807__fig_CF4ADD3A812A453C9E916235877CA490"><span class="figcap"><span class="enumeration fig-enumeration">Figure 172.&nbsp;</span>CMU PLL Block Diagram</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707033807__image_FA2FE845BD5B449BBA21C840547AA726" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707032821.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">				        <strong class="ph b">Input Reference Clock</strong>			      </p>			      <p class="p">The input reference clock for a CMU PLL can be sourced from either the				reference clock network or a receiver input pin. The input reference clock is a				differential signal. For protocol jitter compliance at data rates &gt; 10 Gbps,					<span class="keyword">Intel</span> recommends using the dedicated reference clock				pin in the same triplet with the CMU PLL as the input reference clock source.The				input reference clock must be stable and free-running at device power-up for proper				PLL operation. If the reference clock is not available at device power-up, then you				must recalibrate the PLL when the reference clock is available. Refer to the <cite class="cite">Calibration</cite> section for details about PLL calibration and				the <samp class="ph codeph">CLKUSR</samp> clock requirement.</p>			      <div class="note note" id="nik1398707033807__note_N1004E_N10017_N10014_N10001"><span class="notetitle">Note:</span> The CMU PLL calibration is				clocked by the <samp class="ph codeph">CLKUSR</samp> clock which must be stable				and available for calibration to proceed. Refer to the <cite class="cite">Calibration</cite> section for more details about the <samp class="ph codeph">CLKUSR</samp> clock.</div>			      <p class="p">				        <strong class="ph b">Reference Clock Multiplexer (Refclk Mux)</strong>			      </p>			      <p class="p"> The refclk mux selects the input reference clock to the PLL from the				various reference clock sources available. </p>			      <p class="p">				        <strong class="ph b">N Counter</strong>			      </p>			      <p class="p">The N counter divides the refclk mux's output. The N counter division				helps lower the loop bandwidth or reduce the frequency to within the phase frequency				detector's (PFD) operating range. Possible divide ratios are 1 (bypass), 2, 4, and				8. </p>			      <p class="p">				        <strong class="ph b">Phase Frequency Detector (PFD)</strong>			      </p>			      <p class="p"> The reference clock <samp class="ph codeph">(refclk)</samp> signal				at the output of the N counter block and the feedback clock (<samp class="ph codeph">fbclk</samp>) signal at the output of the M counter block is supplied as an				input to the PFD. The PFD output is proportional to the phase difference between the				two inputs. It aligns the input reference clock (<samp class="ph codeph">refclk</samp>) to the feedback clock (<samp class="ph codeph">fbclk</samp>). The PFD generates an "Up" signal when the reference clock's				falling edge occurs before the feedback clock's falling edge. Conversely, the PFD				generates a "Down" signal when feedback clock's falling edge occurs before the				reference clock's falling edge. </p>			      <p class="p">				        <strong class="ph b">Charge Pump and Loop Filter (CP + LF)</strong>			      </p>			      <p class="p">The PFD output is used by the charge pump and loop filter to generate				a control voltage for the VCO. The charge pump translates the "Up"/"Down" pulses				from the PFD into current pulses. The current pulses are filtered through a low pass				filter into a control voltage which drives the VCO frequency. </p>			      <p class="p">				        <strong class="ph b">Voltage Controlled Oscillator (VCO)</strong>			      </p>			      <p class="p">The CMU PLL has a ring oscillator based VCO. For VCO frequency range, refer to				the datasheet. </p>			      <p class="p">				        <strong class="ph b">L Counter</strong>			      </p>			      <p class="p">The L counter divides the differential clocks generated by the CMU PLL.</p>			      <p class="p">				        <strong class="ph b">M Counter</strong>			      </p>			      <p class="p">The M counter is used in the PFD's feedback path. The output of the L				counter is connected to the M counter. The combined division ratios of the L counter				and the M counter determine the overall division factor in the PFD's feedback path. </p>			      <p class="p">				        <strong class="ph b">Lock Detector (LD)</strong>			      </p>			      <p class="p">The lock detector indicates when the CMU PLL is locked to the desired				output's phase and frequency. The lock detector XORs the "Up"/"Down" pulses and				indicates when the M counter's output and N counter's output are phase-aligned. </p>			      <p class="p">The reference clock (<samp class="ph codeph">refclk</samp>) and				feedback clock (<samp class="ph codeph">fbclk</samp>) are sent to the				PCS's				ppm detector block. There is a pre-divider to lower the frequency in case the				frequency is too high. </p>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707034275">
          <h1>
          
            Instantiating CMU PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract"> 	      <span class="shortdesc">The CMU PLL IP core for Arria 10 transceivers provides access to the		CMU PLLs in hardware. One instance of the CMU PLL IP core represents one CMU PLL in		hardware. 	 </span>   </div> 	     <ol class="ol steps" id="nik1398707034275__steps_8F89868CA70240ECA2D8C20CB0334173"><li class="li step" id="nik1398707034275__step_E10BDDB9A5CB4B659EE8DB4D67A57B94"> 		          <span class="ph cmd">Open the Quartus Prime software.</span> 		       </li><li class="li step" id="nik1398707034275__step_N10029_N10019_N10016_N10001">            <span class="ph cmd">Click <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>.</span>         </li><li class="li step" id="nik1398707034275__step_N10062_N10037_N10034_N10001">				        <span class="ph cmd">In <span class="ph uicontrol">IP Catalog</span>, under <span class="ph menucascade"><span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Transceiver PLL </span></span>,  select <span class="ph uicontrol">Arria 10 Transceiver CMU						PLL</span> and click <span class="ph uicontrol">Add</span>. </span>			      </li><li class="li step" id="nik1398707034275__step_N10051_N10019_N10016_N10001">            <span class="ph cmd">In the <span class="ph uicontrol">New IP Instance Dialog Box</span>, provide the IP instance name.</span>         </li><li class="li step" id="nik1398707034275__step_N1005B_N10019_N10016_N10001">            <span class="ph cmd">Select <span class="ph uicontrol">Arria 10</span> device family.</span>         </li><li class="li step" id="nik1398707034275__step_N10065_N10019_N10016_N10001">            <span class="ph cmd">Select the appropriate device and click <span class="ph uicontrol">OK</span>.</span>         </li></ol> 	     <div class="section result" id="nik1398707034275__result_52092E3189664978B27935663D4D475F">The CMU PLL IP core				<span class="ph uicontrol">Parameter Editor</span> window opens. </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707034712">
          <h1>
          
            CMU PLL IP Core 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 		  <div class="body refbody">		    <div class="section" id="nik1398707034712__section_1CF0C6B9C8894BCFABFABA2CA6B2E5E1">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707034712__table_982CDCAA85A04266B934B88406A611D6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 240. &nbsp;</span>CMU PLL Parameters and Settings</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d244438e108" valign="top" width="33.33333333333333%">Parameters 				</th>							              <th align="center" class="entry" id="d244438e111" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d244438e114" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">												            <tr class="row">                     <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">                        <p class="p">                           <span class="ph uicontrol">Message level for rule violations</span>                        </p>                     </td>                     <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">                        <p class="p">Error</p>                         <p class="p">Warning</p>                     </td>                     <td class="entry" headers="d244438e114 " valign="top" width="50%">Specifies the messaging level to use for parameter rule violations.<ul class="ul">                           <li class="li">Error - Causes all rule violations to prevent IP generation.</li>                           <li class="li">Warning - Displays all rule violations as warnings and										allows										IP generation in spite of violations.</li>                        </ul>                     </td>                  </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Bandwidth</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Low 				  </p>								                <p class="p">Medium 				  </p>								                <p class="p">High 				  </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Specifies the VCO bandwidth. 				  </p>								                <p class="p">Higher bandwidth reduces PLL lock time, at the expense of									decreased jitter rejection. 				  </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Number of PLL reference clocks</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">1 to 5 				  </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Specifies the number of input reference clocks for the CMU									PLL. 				  </p>								                <p class="p">You can use this parameter for data rate reconfiguration. 				  </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Selected reference clock source 					 </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">0 to 4 				  </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Specifies the initially selected reference clock input to the									CMU PLL. 				  </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">TX PLL Protocol mode</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">									BASIC								</p> 								                <p class="p">                           PCIe*                         </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">This parameter governs the rules for correct protocol specific									settings. Certain features of the PLL are only available for									specific protocol configuration rules. This parameter is not a									preset .</p> 								                <p class="p">									You must set all the other parameters for your protocol.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PLL reference clock										frequency</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Refer to the GUI </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Selects the input reference clock frequency for									the PLL. </p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">PLL output&nbsp;frequency 					 </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Refer to the GUI </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Specify the target output frequency for the PLL. 				  </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Multiply factor (M-Counter)</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Read only </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Displays the M-multiplier									value.								</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Divide factor (N-Counter)</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Read only 				  </p>								&nbsp;							</td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Displays the N-counter value. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e108 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Divide factor (L-Counter)</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e111 " valign="top" width="16.666666666666664%">								                <p class="p">Read only </p>							              </td>							              <td class="entry" headers="d244438e114 " valign="top" width="50%">								                <p class="p">Displays the L-counter value. </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707034712__table_E49CF124BF4949C89C108CD98D31DF09" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 241. &nbsp;</span>CMU PLLâDynamic Reconfiguration</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d244438e412" valign="top" width="33.33333333333333%">Parameters 				</th>							              <th align="center" class="entry" id="d244438e415" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d244438e418" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Enable dynamic										reconfiguration</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off </p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Enables the PLL reconfiguration interface.									Enables the simulation models and adds more ports for									reconfiguration. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable Altera Debug										Master Endpoint</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off</p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">When you turn this option On, the transceiver									PLL IP core includes an embedded Altera Debug Master Endpoint									that connects internally to the Avalon-MM slave interface for									dynamic reconfiguration. The ADME can access the reconfiguration									space of the transceiver. It can perform certain test and debug									functions via JTAG using the System Console. Refer to the <cite class="cite">Reconfiguration Interface and Dynamic										Reconfiguration</cite> chapter for more details.</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Separate										reconfig_waitrequest from the status of AVMM arbitration										with PreSICE</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off</p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">When enabled, the <samp class="ph codeph">reconfig_waitrequest</samp>									does									not indicate the status of AVMM arbitration with PreSICE. The									AVMM arbitration status									is									reflected in a soft status register bit. (Only available if									"Enable control and status registers feature" is enabled).</p>							              </td>						            </tr>												            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable capability										registers</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off</p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Enables capability registers that provide high-									level information about the CMU PLL's configuration.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Set user-defined IP										identifier</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">&nbsp;</td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Sets a user-defined numeric identifier that can									be read from the <samp class="ph codeph">user_identifier</samp> offset when the capability									registers are enabled.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">                           <span class="ph uicontrol">Enable control and										status registers</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off</p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Enables soft registers for reading status									signals and writing control signals on the PLL interface through									the embedded debug logic.</p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Configuration file prefix									</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">&nbsp; </p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Enter the prefix name for the configuration									files to be generated. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate SystemVerilog package										file&nbsp;</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off </p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Generates a SystemVerilog package file									containing all relevant parameters used by the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate C header file</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off </p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Generates a C header file containing all									relevant parameters used by the PLL. </p>							              </td>						            </tr>						            <tr class="row">							              <td align="left" class="entry" headers="d244438e412 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate MIF (Memory Initialize										File)</span> &nbsp; </p>							              </td>							              <td align="center" class="entry" headers="d244438e415 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off </p>							              </td>							              <td class="entry" headers="d244438e418 " valign="top" width="50%">								                <p class="p">Generates a MIF file that contains the current									configuration. </p>								                <p class="p"> Use this option for reconfiguration purposes in									order to switch between different PLL configurations. </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707034712__table_E322673C56DD418D8A47DD1773F16814" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 242. &nbsp;</span>CMU PLLâGeneration Options</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d244438e694" valign="top" width="33.33333333333333%">Parameters 				</th>							              <th align="center" class="entry" id="d244438e697" valign="top" width="16.666666666666664%">Range 				</th>							              <th align="center" class="entry" id="d244438e700" valign="top" width="50%">Description 				</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="left" class="entry" headers="d244438e694 " valign="top" width="33.33333333333333%">								                <p class="p">									                  <span class="ph uicontrol">Generate parameter documentation file 					 </span>								                </p>							              </td>							              <td align="center" class="entry" headers="d244438e697 " valign="top" width="16.666666666666664%">								                <p class="p">On/Off 				  </p>							              </td>							              <td class="entry" headers="d244438e700 " valign="top" width="50%">								                <p class="p">									&nbsp;Generates a									<span class="ph uicontrol">.csv</span>									file which contains the descriptions of all CMU PLL									parameters and values.								</p>							              </td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707034712__table_80EA7F5594FA42BFA92FB5C7933D9AF6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 243. &nbsp;</span>CMU PLL IP Ports</span></span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d244438e757" valign="top" width="33.33333333333333%">Port </th>						            <th align="center" class="entry" id="d244438e760" valign="top" width="16.666666666666664%">Range 			 </th>						            <th align="center" class="entry" id="d244438e763" valign="top" width="16.666666666666664%">Clock Domain 			 </th>						            <th align="center" class="entry" id="d244438e766" valign="top" width="33.33333333333333%">Description 			 </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_powerdown </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">Asynchronous 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Resets the PLL when asserted high. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_refclk0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Reference clock input port 0. 				</p>							              <p class="p">								There are 5 reference clock input ports. The number of reference								clock ports available depends on the								<span class="ph uicontrol">Number of PLL reference clocks</span>								parameter.							</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_refclk1</samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Reference clock input port 1. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_refclk2</samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Reference clock input port 2. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_refclk3 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Reference clock input port 3. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_refclk4 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Reference clock input port 4. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">tx_serial_clk</samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">output 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">High speed serial clock output port for GX channels.								Represents								the x1 clock network. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_locked 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">output 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">Asynchronous 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Active high status signal which indicates if PLL is locked.							</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">N/A 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p"> Optional Avalon interface clock. Used for PLL reconfiguration. The								reconfiguration ports appear only if the <span class="ph uicontrol">Enable Reconfiguration</span> parameter is selected in the								PLL IP Core GUI. When this parameter is not selected, the ports are								set to OFF internally. </p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_reset0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0 				  </samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Used to reset the Avalon interface. Asynchronous to assertion and								synchronous to deassertion.</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_write0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0 				  </samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Active high write enable signal. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_read0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0 				  </samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Active high read enable signal. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_address0[9:0] 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0</samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">10-bit address bus used to specify address to be accessed for								both read and write operations. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_writedata0[31:0]</samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">input 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0</samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">32-bit data bus. Carries the write data to the specified								address. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_readdata0[31:0] 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">output 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0</samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">32-bit data bus. Carries the read data from the specified								address. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">reconfig_waitrequest0 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">output 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">								                <samp class="ph codeph">reconfig_clk0 				  </samp>							              </p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Indicates when the Avalon interface signal is busy. When								asserted, all inputs must be held constant. 				</p>						            </td>					          </tr>					          <tr class="row">						            <td align="left" class="entry" headers="d244438e757 " valign="top" width="33.33333333333333%">							              <p class="p">								                <samp class="ph codeph">pll_cal_busy 				  </samp>							              </p>						            </td>						            <td align="center" class="entry" headers="d244438e760 " valign="top" width="16.666666666666664%">							              <p class="p">output 				</p>						            </td>						            <td align="center" class="entry" headers="d244438e763 " valign="top" width="16.666666666666664%">							              <p class="p">Asynchronous 				</p>						            </td>						            <td class="entry" headers="d244438e766 " valign="top" width="33.33333333333333%">							              <p class="p">Status signal that is asserted high when PLL calibration is in								progress. 				</p>							              <p class="p">Perform logical OR with this signal and the <samp class="ph codeph">tx_cal_busy</samp> port on the reset controller IP. </p>						            </td>					          </tr>				        </tbody>			      </table></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407376304447" title="Arria 10 FPGAs contain a dedicated calibration engine to compensate for process variations.">Calibration</a></div><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank" title="The ports related to reconfiguration are compliant with the Avalon Specification. Refer to the Avalon Specification for more details about these ports.">Avalon Interface Specifications</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707036495">
          <h1>
          
            Input Reference Clock Sources 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707036495__section_0458A5D15E6D47E0829C294E891DCFDF">			      <p class="p">The transmitter PLL and the clock data recovery (CDR) block need an				input reference clock source to generate the clocks required for transceiver				operation. The input reference clock must be stable and free-running at device				power-up for proper PLL calibrations. </p>			      <p class="p">Arria 10 transceiver PLLs have five possible input reference clock				sources, depending on jitter requirements: </p>			      <ul class="ul" id="nik1398707036495__ul_093595563551446D87388F3E6B6CCCA5">				        <li class="li" id="nik1398707036495__li_47977309F770491CA01747E2D398318F">Dedicated reference					clock pins </li>				        <li class="li">Reference clock network</li>				        <li class="li">The output of another fPLL with PLL cascading                <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707036495__fn_1"><sup><span class="enumeration fn-enumeration">59</span></sup></a>            </li>				        <li class="li">Receiver input pins</li>				        <li class="li">Global clock or core clock						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707036495__fn_1"><sup><span class="enumeration fn-enumeration">59</span></sup></a>            </li>			      </ul>			      <p class="p">For the best jitter performance, <span class="keyword">Intel</span> recommends placing the reference clock as close as				possible, to the transmit PLL. For protocol jitter compliance at data rates &gt; 10				Gbps, place the reference clock pin in the same triplet as the transmit PLL.</p>			      <div class="p"> The following protocols require the reference clock to be placed in				same bank as the transmit PLL:<ul class="ul" id="nik1398707036495__ul_xjr_djh_v5">					          <li class="li">OTU2e, OTU2, OC-192 and 10G PON</li>					          <li class="li">6G and 12G SDI</li>				        </ul>            <div class="note note" id="nik1398707036495__note_N1006A_N10053_N10012_N1000F_N10001"><span class="notetitle">Note:</span> 					          <p class="p">Sourcing						a						reference clock from a cascaded PLL output, global clock						or core clock network						introduces						additional jitter to transmit PLL output. Refer to KDB "How do I compensate						for the jitter of PLL cascading or non-dedicated clock path for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PLL reference clock?" for more						details.</p>					          <p class="p">For optimum performance of GT channel, the reference clock of						transmit PLL is recommended to be from a dedicated reference clock pin in						the same bank.</p>				        </div>         </div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707036495__fig_053ACBCAEF4645BD8B6B187610DD69C2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 173.&nbsp;</span>Input Reference Clock Sources</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707036495__image_5CC7DA5458D94FCD95B3EE8FF978C9B0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707035274.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="note note" id="nik1398707036495__note_N10049_N10011_N1000E_N10001"><span class="notetitle">Note:</span> 				        <ul class="ul" id="nik1398707036495__ul_gjk_324_vx">					          <li class="li">In Arria 10 devices, the FPGA fabric core clock network can						be used as an input reference source for any PLL type. </li>					          <li class="li">To successfully complete the calibration process, the reference clocks						driving the PLLs (ATX PLL, fPLL, CDR/CMU PLL) must be stable and free						running at start of FPGA configuration. Otherwise, recalibration						is						necessary.</li>				        </ul>			      </div>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415404156118" title="For more information about the calibration process">Calibration</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="nik1398707036495__fn_1"><sup>59</sup></a>  Not available for						CMU.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707038013">
          <h1>
          
            Dedicated Reference Clock Pins 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707038013__section_B84F8AFFFB244F2AA5AD0D23F29F0444"> 		       <p class="p">To minimize the jitter, the advanced transmit (ATX) PLL and the		  fractional PLL (fPLL) can source the input reference clock directly from the		  reference clock buffer without passing through the reference clock network. The		  input reference clock is also fed into the reference clock network. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707038013__fig_dedicatedrefclkpins"><span class="figcap"><span class="enumeration fig-enumeration">Figure 174.&nbsp;</span>Dedicated Reference Clock Pins</span><span class="desc figdesc">There are two dedicated reference clock (<samp xmlns="" class="ph codeph">refclk</samp>) pins available in each transceiver bank. The bottom						<samp xmlns="" class="ph codeph">refclk</samp> pin feeds the bottom ATX PLL, fPLL,					and CMU PLL. The top <samp xmlns="" class="ph codeph">refclk</samp> pin feeds the top					ATX PLL, fPLL, and CMU PLL. The dedicated reference clock pins can also drive					the reference clock network.</span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707038013__image_lb5_bn4_h5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1449862871815.svg" type="image/svg+xml"></embed>			      </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707038404">
          <h1>
          
            Receiver Input Pins 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">Receiver input pins can be used as an input reference clock source to			transceiver PLLs. However, they cannot be used to drive core fabric.</span>   </div> 	     <div class="section" id="nik1398707038404__section_C7A89CEB3F604D3AB336B9CDED97DB53"> 		       <p class="p"> The receiver input pin drives the				feedback				and cascading clock network, which can then feed any number of				transmitter PLLs on the same side of the device. When a receiver input pin is used				as an input reference clock source, the clock data recovery (CDR) block of that				channel is not available. As indicated in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707036495__fig_053ACBCAEF4645BD8B6B187610DD69C2">Figure 173</a>, only one RX differential pin pair per three				channels can be used as an input reference clock source at any given time. </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707038794">
          <h1>
          
            PLL Cascading as an Input Reference Clock Source 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707038794__section_4FD49B73F93F41409336AF2E58E00D2D"> 		       <div class="p"> In PLL cascading, PLL outputs are connected to the feedback and cascading clock				network. The input reference clock to the first PLL can be sourced from the same				network. In this mode, the output of one PLL drives the reference clock input of				another PLL. PLL cascading can generate frequency outputs not normally possible with				a single PLL solution. The transceiver in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices				support fPLL to fPLL cascading, with only maximum two fPLLs allowed in the cascading				chain. ATX PLL to fPLL cascading is available to OTN and SDI protocols only.<div class="note note" id="nik1398707038794__note_N10031_N10017_N10012_N1000F_N10001"><span class="notetitle">Note:</span> 					          <ul class="ul" id="nik1398707038794__ul_vfd_txf_ly">						            <li class="li">To successfully complete the calibration process, the reference clocks							driving the PLLs (ATX PLL, fPLL, CDR/CMU PLL) must be stable and free							running at start of FPGA configuration. Otherwise, recalibration							is							necessary.</li>						            <li class="li">When the fPLL is used as a cascaded fPLL (downstream							fPLL), a user recalibration on the fPLL is required. Refer to "User							Recalibration" section in "Calibration" chapter for more							information.</li>					          </ul>				        </div>         </div> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415404156118" title="For more information about the calibration process">Calibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707039231">
          <h1>
          
            Reference Clock Network 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707039231__section_0541C19FECE843E9B037B7B4355EC0F8"> 		       <p class="p"> The reference clock network distributes a reference clock source to either the				entire left or right side of the FPGA where the transceivers reside. This allows any				reference clock pin to drive any transmitter PLL on the same side of the device.				Designs using multiple transmitter PLLs which require the same reference clock				frequency and are located along the same side of the device, can share the same				dedicated reference clock (<samp class="ph codeph">refclk</samp>) pin. </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1401153922926">
          <h1>
          
            Global Clock or Core Clock as an Input Reference Clock 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">The global clock or the core clock can be used as an input reference clock for any PLL type.</span>  </div>		    <div class="section" id="nik1401153922926__section_N1001B_N10018_N10001">			      <p class="p">The global or core clock network routes the clock directly to the PLL. In this case the PLL reference clock network is not used. For best performance, use the dedicated reference clock pins or the reference clock network. </p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707039714">
          <h1>
          
            Transmitter Clock Network 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The transmitter clock network routes the clock from the transmitter PLL to the			transmitter channel. It provides two types of clocks to the transmitter channel: </p> 	     <ul class="ul" id="nik1398707039714__ul_FBF78A26C6E44EA4AD639595FB3B3F39"> 		       <li class="li" id="nik1398707039714__li_7D9C67EA618F49F3A76707BA8B58855B">High Speed Serial clockâhigh-speed				clock for the serializer. </li> 		       <li class="li" id="nik1398707039714__li_D1A3577C6C5F4E69AB552296F4EDD665">Low Speed Parallel clockâlow-speed				clock for the serializer and the PCS. </li> 	     </ul> 	     <p class="p">In a bonded channel configuration, both the serial clock and the parallel clock			are routed from the transmitter PLL to the transmitter channel. In a non-bonded channel			configuration, only the serial clock is routed to the transmitter channel, and the			parallel clock is generated locally within the channel. To support various bonded and			non-bonded clocking configurations, four types of transmitter clock network lines are			available: </p> 	     <ul class="ul" id="nik1398707039714__ul_9F09E3E6C209479FBBE981463AAA8950">		       <li class="li" id="nik1398707039714__li_0CBD5CEB87194ECC90533510EC8E7E12">x1 clock lines </li>		       <li class="li" id="nik1398707039714__li_789801EB6695405AB22F3D59B607FC14">x6 clock lines </li>		       <li class="li" id="nik1398707039714__li_A031B2F649D04F18886412A07066DF05">xN clock lines </li>		       <li class="li" id="nik1398707039714__li_6262925A9BE840E392D85E0ECAB79DA3">GT clock lines </li>	     </ul>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#dri1470844801638" title="For more information about unused or idle transceiver clock lines in the design.">Unused/Idle Clock Line Requirements</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707041092">
          <h1>
          
            x1 Clock Lines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">The x1 clock lines route the high speed serial clock output of a PLL to		any channel within a transceiver bank. The low speed parallel clock is then generated by		that particular channel's local clock generation block (CGB). Non-bonded channel		configurations use the x1 clock network.</div>		    <div class="section" id="nik1398707041092__section_13959BE65081404882EA58C3A0F678D8">			      <p class="p">The x1 clock lines can be driven by the ATX PLL, fPLL, or by either				one of the two channel PLLs				(channel				1 and 4 when used as a CMU PLL) within a transceiver bank.				</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707041092__fig_851AB5DD5EC94E7B948BAF9F96A4EDEC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 175.&nbsp;</span>x1 Clock Lines</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707041092__image_4E4542E77115443D821147884BDB9FDF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707040120.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707042734">
          <h1>
          
            x6 Clock Lines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707042734__section_C548F09436174C40AC71AEE5C35E1A03"> 		       <p class="p"> The x6 clock lines route the clock within a transceiver bank. The x6 clock				lines are driven by the master CGB. The master CGB can only be driven by the ATX PLL				or the fPLL. Because the CMU PLLs cannot drive the master CGB, the CMU PLLs cannot				be used for bonding purposes. There are two x6 clock lines per transceiver bank, one				for each master CGB. Any channel within a transceiver bank can be driven by the x6				clock lines. </p> 		       <p class="p">For bonded configuration mode, the low speed parallel clock output of the master				CGB is used and the local CGB within each channel is bypassed. For non-bonded				configurations, the master CGB also provides a high speed serial clock output to				each channel without bypassing the local CGB within each channel. </p> 		       <p class="p"> The x6 clock lines also drive the xN clock lines which route the		  clocks to the neighboring transceiver banks. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707042734__fig_573101770B7D4E3AB7311F4FAA8317B6"><span class="figcap"><span class="enumeration fig-enumeration">Figure 176.&nbsp;</span>x6 Clock Lines</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707042734__image_8ED7F42C37A24D75B0D98C2E7FFDFA99" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707041544.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707044158">
          <h1>
          
            xN Clock Lines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc">The xN clock lines route the transceiver clocks across multiple transceiver			banks. </span>	  </div> 	     <div class="section" id="nik1398707044158__section_AA0730E3E64244BDBC6871282DCE39C9">			      <p class="p"> The master CGB drives the x6 clock lines and the x6 clock lines drive				the xN clock lines. There are two xN clock lines: xN Up and xN Down. xN Up clock				lines route the clocks to transceiver banks located above the master CGB and xN Down				clock lines route the clocks to transceiver banks located below the master CGB. The				xN clock lines can be used in both bonded and non-bonded configurations. For bonded				configurations, the low speed parallel clock output of the master CGB is used, and				the local CGB within each channel is bypassed. For non-bonded configurations, the				master CGB provides a high speed serial clock output to each channel. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707044158__fig_74D53E89194F4E149DB26C579FA1D1BC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 177.&nbsp;</span>xN Clock Network</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707044158__image_knz_pk5_sx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/xzc1477426580702.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">The maximum channel span of a xN clock network is two transceiver				banks above and two transceiver banks below the bank that contains the driving PLL				and the master CGB. A maximum of 30 channels can be used in a single bonded or				non-bonded xN group. </p>			      <p class="p"> The maximum data rate supported by the xN clock network while driving				channels in either the bonded or non-bonded mode depends on the voltage used to				drive the transceiver banks.</p>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707061265">Implementing x6/xN Bonding Mode</a></div><div><a class="link" href="#nik1401143886738" title="In x6/xN bonding mode, a single transmit PLL is used to drive multiple channels.">x6/xN Bonding</a></div><div><a class="link crosspub" href="https://www.altera.com/documentation/mcn1413182292568.html#mcn1413182153340" target="_blank">            <span class="keyword">               Intel<sup>Â®</sup>            </span>            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Device Datasheet</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707044516">
          <h1>
          
            GT Clock Lines 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">GT clock lines are dedicated clock lines available only in Arria 10	 GT devices.   </div> 	     <div class="section" id="nik1398707044516__section_F886971D66684667AEEE651BDA77DC08"> 		       <p class="p"> Each ATX PLL has two dedicated GT clock lines that connect the PLL directly to				the transceiver channels within a transceiver bank. The top ATX PLL drives channels				3 and 4, and the bottom ATX PLL drives channels 0 and 1. These connections bypass				the rest of the clock network for higher performance. These channels can be used				only for non-bonded configurations. </p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707044516__fig_0F78ED3EA81D4227B26F05E8F2454EA7"><span class="figcap"><span class="enumeration fig-enumeration">Figure 178.&nbsp;</span>GT Clock Lines</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707044516__image_C9EFC85FFE514BE28FCE06FD54DCCB1E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707009068.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707045896">
          <h1>
          
            Clock Generation Block 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In Arria 10 devices, there are two types of clock generation blocks		(CGBs) 	 </p> 	     <ul class="ul" id="nik1398707045896__ul_8DE621BE681D425895C61B455B56822E"> 		       <li class="li" id="nik1398707045896__li_8B0B7C2C04D144A7AAF7479EC3FCF599">Local clock generation block		  (local CGB) 		</li> 		       <li class="li" id="nik1398707045896__li_B0D6EA94B09244518FFDA3F805158C5D">Master clock generation		  block (master CGB) 		</li> 	     </ul> 	     <p class="p"> Each transmitter channel has a local clock generation block (CGB). For		non-bonded channel configurations, the serial clock generated by the transmit		PLL drives the local CGB of each channel. The local CGB generates the parallel		clock used by the serializer and the PCS. 	 </p> 	     <p class="p"> There are two standalone master CGBs within each transceiver bank. The		master CGB provides the same functionality as the local CGB within each		transceiver channel. The output of the master CGB can be routed to other		channels within a transceiver bank using the x6 clock lines. The output of the		master CGB can also be routed to channels in other transceiver banks using the		xN clock lines. Each transmitter channel has a multiplexer to select its clock		source from either the local CGB or the master CGB. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707045896__fig_6A8BCA18E1EB4B19AA4E8A191F916048"><span class="figcap"><span class="enumeration fig-enumeration">Figure 179.&nbsp;</span>Clock Generation Block and Clock Network</span><span class="desc figdesc">The local clock for each transceiver channel can be sourced from either the				local CGB via the x1 network, or the master CGB via the x6/xN network. For example,				as shown by the red highlighted path, the fPLL 1 drives the x1 network which in turn				drives the master CGB. The master CGB then drives the x6 clock network which routes				the clocks to the local channels. As shown by the blue highlighted path, the ATX PLL				0 can also drive the x1 clock network which can directly feed a channel's local CGB.				In this case, the low speed parallel clock is generated by the local CGB. </span><div class="figbody"> 		        		                <embed xmlns="" class="image doc-portal-img" id="nik1398707045896__image_ABDC775BF7BD4278B00FF2006389944E" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707044906.svg" type="image/svg+xml"></embed> 	     </div></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707046364">
          <h1>
          
            FPGA Fabric-Transceiver Interface Clocking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The FPGA fabric-transceiver interface consists of clock signals from the FPGA			fabric into the transceiver and clock signals from the transceiver into the FPGA fabric.			These clock signals use the global (GCLK), regional (RCLK), and periphery (PCLK) clock			networks in the FPGA core. If the Global Signal is set to Off, it does not choose any of			the previously mentioned clock networks. Instead, it chooses directly from the local			routing between transceiver and FPGA fabric.</p> 	     <p class="p">The transmitter channel forwards a parallel output clock <samp class="ph codeph">tx_clkout</samp> to the FPGA fabric to clock the transmitter data and control			signals. The receiver channel forwards a parallel output clock				<samp class="ph codeph">rx_clkout</samp> to the FPGA fabric to clock the data and status signals			from the receiver into the FPGA fabric. Based on the receiver channel configuration, the			parallel output clock is recovered from either the receiver serial data or the <samp class="ph codeph">rx_clkout</samp> clock (in configurations without the rate matcher)			or the <samp class="ph codeph">tx_clkout</samp> clock (in configurations with the rate			matcher). </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707046364__fig_N1002C_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 180.&nbsp;</span>FPGA Fabric - Transceiver Interface Clocking</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1408152927927.svg" type="image/svg+xml"></embed>      </div></div>      <p class="p">The divided versions of the <samp class="ph codeph">tx_clkout</samp> and <samp class="ph codeph">rx_clkout</samp> are available as <samp class="ph codeph">tx_pma_div_clkout</samp> and <samp class="ph codeph">rx_pma_div_clkout</samp>,			respectively. </p>	     <p class="p">The output frequency of 		<samp class="ph codeph">tx_pma_div_clkout</samp> and 		<samp class="ph codeph">rx_pma_div_clkout 		</samp>can be one of the following:	 </p>	     <ul class="ul" id="nik1398707046364__ul_B5114C850C374E1C944CA7AE718B897A">		       <li class="li" id="nik1398707046364__li_CE0A8D8B305E41BBB13E8E3F77FF2CED"> A divided down version of		  the 		  <samp class="ph codeph">tx_clkout</samp> or 		  <samp class="ph codeph">rx_clkout</samp> respectively,  where divide by 1 and divide by 2		  ratios are available.		</li>		       <li class="li" id="nik1398707046364__li_BEF1A379A09845D181EA75135E282B4C">A divided down version of		  the serializer clock where divide by 33, 40, and 66 ratios are available.		</li>	     </ul>	     <div class="note note" id="nik1398707046364__note_N1008C_N1000F_N10001"><span class="notetitle">Note:</span> Refer to the "TX PMA Optional Ports" table in				<cite class="cite">PMA Parameters</cite> section for details about selecting the			division factor.</div>      <p class="p">These clocks can be used to meet core timing by operating the TX and RX FIFO in			double-width mode, as this halves the required clock frequency at the PCS to/from FPGA			interface. These clocks can also be used to clock the core side of the TX and RX FIFOs			when the Enhanced PCS Gearbox is used. </p>	     <p class="p"> For example, if			you use			the Enhanced PCS Gearbox			with			a 66:40 ratio,			then you can use 			<samp class="ph codeph">tx_pma_div_clkout</samp>			with			a divide-by-33 ratio to clock the write side of the TX FIFO, instead of using a PLL to			generate the required clock frequency, or using an external clock source. </p>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706813800">PMA Parameters</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707049182">
          <h1>
          
            Transmitter Data Path Interface Clocking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">The clocks generated by the PLLs are used to clock the channel PMA and PCS			blocks. The clocking architecture is different for the standard PCS and the enhanced			PCS. </p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707049182__fig_A967E72DF2AD47ABBCD8E8159E7D990D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 181.&nbsp;</span>Transmitter Standard PCS and PMA Clocking</span><span class="desc figdesc">				        <p xmlns="" class="p">The					master					or the					local					CGB provides the high speed serial clock to the serializer of the transmitter					PMA, and the low speed parallel clock to the transmitter PCS. </p>			      </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707049182__image_D67702E1C3874EC38E3359B34B496B4D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707046754.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">In the Standard PCS, for configurations that do not use the byte			serializer, the parallel clock is used by all the blocks up to the read side of the TX			phase compensation FIFO. For configurations that use the byte serializer block, the			clock			divided			by 2 or 4			is			used by the byte serializer and the read side of the TX phase			compensation FIFO. The clock used to clock the read side of the TX phase compensation			FIFO is also forwarded to the FPGA fabric to provide an interface between the FPGA			fabric and the transceiver. </p>		    <p class="p">If the <samp class="ph codeph">tx_clkout</samp> that is forwarded to the FPGA			fabric is used to clock the write side of the phase compensation FIFO, then both sides			of the FIFO have 0 ppm frequency difference because it is the same clock that is used. </p>		    <p class="p">If you use a different clock than the <samp class="ph codeph">tx_clkout</samp> to clock the write side of the phase compensation FIFO, then you			must ensure that the clock provided has a 0 ppm frequency difference with respect to the				<samp class="ph codeph">tx_clkout</samp>. </p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707049182__fig_5FD2BC571D4D40E48E7D268A67CF4E8D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 182.&nbsp;</span>Transmitter Enhanced PCS and PMA Clocking</span><span class="desc figdesc">The				master				or local CGB provides the serial clock to the serializer of				the transmitter PMA, and the parallel clock to the transmitter PCS. </span><div class="figbody">			      			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707049182__image_6F8849196AE34722AFA9A0B13E9A4613" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707047835.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">In the Enhanced PCS, the parallel clock is used by all the blocks up to the			read side of the TX phase compensation FIFO. The clocks of all channels in bonded			configuration are forwarded. You can pick <samp class="ph codeph">tx_clkout[0]</samp>			as the source for clocking their TX logic in core. </p>		    <p class="p"> For the enhanced PCS, the transmitter PCS forwards the following clocks			to the FPGA fabric: </p>		    <p class="p">         <samp class="ph codeph">tx_clkout</samp> for each transmitter channel in non-bonded and			bonded configuration. In bonded configuration, any <samp class="ph codeph">tx_clkout</samp> can be used depending on your core timing requirements.</p>		    <p class="p">You can clock the transmitter datapath interface using one of the following			methods: </p>		    <ul class="ul" id="nik1398707049182__ul_79F1CBE92EFF46599D45678F0DF25304">			      <li class="li" id="nik1398707049182__li_675E6CF2A0D64D8599FCDA31C81CA2A2">            <span class="keyword">Quartus					Prime</span> selected transmitter datapath interface clock </li>			      <li class="li" id="nik1398707049182__li_B75B38209788402F92CBB65F77C59826">User-selected transmitter datapath				interface clock </li>		    </ul>	  </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707051534">
          <h1>
          
            Receiver Data Path Interface Clocking 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The CDR block present in the PMA of each channel recovers the serial		clock from the incoming data. The CDR block also divides the recovered serial		clock to generate the recovered parallel clock. Both the recovered serial and		the recovered parallel clocks are used by the deserializer. The receiver PCS		can use the following clocks based on the configuration of the receiver		channel: 	 </p> 	     <ul class="ul" id="nik1398707051534__ul_0D32C9709FE84374AD143EAD5E2530DB"> 		       <li class="li" id="nik1398707051534__li_34D7A3168C3D4E548ACC8DD3CC8EE9DB">Recovered parallel clock		  from the CDR in the PMA. 		</li> 		       <li class="li" id="nik1398707051534__li_5592728CF77C4772901996CA98448FAD">Parallel clock from the		  clock divider used by the transmitter PCS (if enabled) for that channel. 		</li> 	     </ul> 	     <p class="p">For configurations that use the bytedeserializer block, the clock divided by 2 or 4 is used by  the byte deserializer and the write side of the RX phasecompensation FIFO.</p>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707051534__fig_8C7A6942A1654E5F96D3A1BFBA7869F2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 183.&nbsp;</span>Receiver Standard PCS and PMA Clocking</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398707051534__image_594CBB1FAFDC43AF85690B5E40738FA2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707049619.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <p class="p">All configurations that use the standard PCS channel must have a 0 ppm		phase difference between the receiver datapath interface clock and the read		side clock of the RX phase compensation FIFO. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707051534__fig_E46D2DD243FF4E0C96102B9AA3126226"><span class="figcap"><span class="enumeration fig-enumeration">Figure 184.&nbsp;</span>Receiver Enhanced PCS and PMA Clocking</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398707051534__image_DEEFC165AE94423CB8E169F5931B14A7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707050591.svg" type="image/svg+xml"></embed> 	     </div></div> 	     <p class="p"> The receiver PCS forwards the following clocks to the FPGA fabric: 	 </p> 	     <ul class="ul" id="nik1398707051534__ul_42D99312744D483A81F9886CED0F47F9"> 		       <li class="li" id="nik1398707051534__li_3734810C76D64502809244FFCED9505B">            <samp class="ph codeph">rx_clkout</samp> â for each receiver channel when the rate matcher is not				used. </li> 		       <li class="li" id="nik1398707051534__li_D5B04E60CDB74252AE0E002A7EB00FE5">            <samp class="ph codeph">tx_clkout</samp> â for each receiver channel when the rate matcher is used. </li> 	     </ul> 	     <p class="p">You can clock the receiver datapath interface using one of the following			methods: </p> 	     <ul class="ul" id="nik1398707051534__ul_50072196F9534D71A68E7447E193AC5A"> 		       <li class="li" id="nik1398707051534__li_0DED234AE9D0417A9D26E5652FB5D0E4">Quartus Prime selected receiver				datapath interface clock </li> 		       <li class="li" id="nik1398707051534__li_0A2BF2F5CE694413BBB5766ADBB03969">User-selected receiver		  datapath interface clock 		</li> 	     </ul>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#dri1470844801638" title="For more information about unused or idle transceiver clock lines in design.">Unused or Idle Clock Line Requirements</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="dri1470844801638">
          <h1>
          
            Unused/Idle Clock Line Requirements 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">Unused or idle transceiver clock lines can degrade if the devices are powered      up to normal operating conditions and not configured. This affects designs that      configure      transceiver RX channels to use the idle clock lines at a later date by using dynamic      reconfiguration or a new device programming file. Clock lines affected are unused, or idle RX      serial clock lines. Active RX serial clock lines and non-transceiver circuits are not impacted      by this issue.</p>      <p class="p">In order to prevent the performance degradation, for idle transceiver RX      channels, recompile designs with <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> version 16.1 or      later with the assignment described in the link shown below. The CLKUSR pin must be assigned a      100-125 MHz clock. For used transceiver TX and RX channels, do not assert the analog reset      signals indefinitely.</p>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#elv1471272447825" title="For more information about unused or idle transceiver clock lines in the design. It describes the unused or idle RX serial clock lines assignments in the qsf file.">Unused Transceiver channels Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707052002">
          <h1>
          
            Channel Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707052002__section_ADF93C23A4394CE8B6AD53352C9E4221"> 		       <p class="p">For Arria 10 devices, two types of bonding modes are available: 		</p> 		       <ul class="ul" id="nik1398707052002__ul_B1419CFD57FD4BFFB9DCF29F1261CB72"> 		          <li class="li" id="nik1398707052002__li_AAD50F389B1141019F8AF8C31CE9E54A">PMA bonding 		  </li> 		          <li class="li" id="nik1398707052002__li_140A7514B0DD4D6AA1777CA79EB391C9">PMA and PCS bonding 		  </li> 		       </ul>         <div class="note note" id="nik1398707052002__note_N1002D_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Channel bonding is not supported by GT channels.</div> 		 		 	     </div> 	    </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706951368" title="Refer to the Timing Constraints for Bonded PCS and PMA Channels section in the Resetting Transceiver Channels chapter for additional details.">Resetting Transceiver Channels</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1401142815875">
          <h1>
          
            PMA Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">PMA bonding reduces skew between PMA channels. In PMA bonding, only the PMA portion of the transceiver datapath is skew compensated and the PCS is not skew compensated.</span>  </div>		    <div class="section" id="nik1401142815875__section_N1001B_N10018_N10001">			      <p class="p">In				Arria 10 devices, there are two PMA bonding schemes:</p>         <ul class="ul">            <li class="li">x6/xN bonding</li>            <li class="li">PLL feedback compensation bonding</li>         </ul>		       <p class="p">In either case, the channels in the bonded group need not be placed contiguously. </p>      </div>	  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1401143886738">
          <h1>
          
            x6/xN Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">In x6/xN bonding mode, a single transmit PLL is used to drive multiple channels.</span>  </div>		    <div class="section" id="nik1401143886738__section_N10020_N1001D_N10001">			      <p class="p">The steps below explain the x6/xN bonding process:</p>		       <ol class="ol">            <li class="li">The ATX PLL or the fPLL generates a high speed serial clock.</li>            <li class="li">The PLL drives the high speed serial clock to the master CGB via the x1 clock					network.</li>            <li class="li">The master CGB drives the high speed serial and the low speed parallel clock into the x6 clock network.</li>            <li class="li">The x6 clock network feeds the TX clock multiplexer for the transceiver channels within the same transceiver bank. The local CGB in each transceiver channel is bypassed.</li>            <li class="li">To drive the channels in adjacent transceiver banks, the x6 clock network drives the xN clock network. The xN clock network feeds the TX clock mutiplexer for the transceiver channels in these adjacent transceiver banks.</li>         </ol>      </div>	     <div class="section" id="nik1401143886738__section_N1004E_N1001D_N10001"><h2 class="title sectiontitle">x6/xN Bonding Disadvantages</h2>         x6/xN Bonding has the following disadvantages:<ul class="ul">            <li class="li">The maximum data rate is restricted based on the transceiver supply voltage.					Refer to <cite class="cite">Arria 10 Device Data Sheet</cite>. </li>            <li class="li">The maximum channel span is limited to two transceiver banks above and below the bank containing the transmit PLL. Thus, the maximum span of 30 channels is supported.</li>         </ul>      </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707044158" title="The xN clock lines route the transceiver clocks across multiple transceiver banks.">xN Clock Lines</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1401145683794">
          <h1>
          
            PLL Feedback Compensation Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">In PLL feedback compensation bonding, channels are divided into bonded groups based on physical location with a three-channel or six-channel transceiver bank. All channels within the same six-channel transceiver bank are assigned to the same bonded group.</span>  </div>		    <div class="section" id="nik1401145683794__section_N10019_N10016_N10001">			      <p class="p">In PLL				feedback compensation bonding, each bonded group is driven by its own set of				high-speed serial and low-speed parallel clocks. Each bonded group has its own PLL				and master CGB. To maintain the same phase relationship, the PLL and master CGB for				different groups share the same reference clocks.</p>		       <div class="p">The steps below explain the PLL feedback compensation bonding process:<ol class="ol">               <li class="li">The same input reference clock drives the local PLL in each three-channel or six-channel transceiver bank.</li>               <li class="li">The local PLL for the bonding group drives the master CGB.</li>               <li class="li">The master CGB feeds the x6 clock lines. The master CGB drives the transceiver channels in the bonding group via the x6 clock network.</li>               <li class="li">The parallel output of the master CGB is the feedback input to the PLL.</li>               <li class="li">In this mode, all channels are phase aligned to the same input reference clock.</li>            </ol>         </div>      </div>	     <div class="section" id="nik1401145683794__section_N1003B_N10016_N10001"><h2 class="title sectiontitle">PLL Feedback Compensation Bonding Advantages over x6/xN Bonding Mode</h2>                  <ul class="ul">            <li class="li">There is no data rate restriction. The x6 clock network used for PLL feedback					compensation bonding can run up to the maximum data rate of the device					used.</li>            <li class="li">There is no channel span limitation. It is possible to bond the entire side of the device using PLL feedback compensation.</li>         </ul>      </div>      <div class="section" id="nik1401145683794__section_N10049_N10016_N10001"><h2 class="title sectiontitle">PLL Feedback Compensation Bonding Disadvantages over x6/xN Bonding Mode</h2>                  <ul class="ul">            <li class="li">It uses more resources compared to x6/xN bonding. One PLL and one master CGB are					used per transceiver bank. This causes higher power consumption compared to					x6/xN bonding. </li>            <li class="li">The skew is higher compared to x6/xN bonding. The reference clock skew between each transceiver bank is higher than the skew contributed by the xN clock network in x6/xN bonding.</li>            <li class="li">Because the feedback clock for the PLL comes from the master CGB and not from the PLL, the PLL feedback compensation bonding mode has a reference clock limitation. The PLL's N-counter (reference clock divider) is bypassed resulting in only one valid reference clock frequency for a given data rate.</li>				        <li class="li"> Feedback compensation bonding only supports integer mode.</li>         </ul>         <div class="note note" id="nik1401145683794__note_N1005A_N10049_N10016_N10001"><span class="notetitle">Note:</span> In order to minimize the reference clock skew for PLL feedback compensation bonding, use a reference clock input near the center of the bonded group.</div>      </div>		    <div class="section" id="nik1401145683794__section_N1003F_N1001D_N10001"><h2 class="title sectiontitle">x6/xN Bonding Advantages over PLL Feedback Compensation				Bonding</h2>			      			      <ul class="ul" id="nik1401145683794__ul_skm_xgw_tr">				        <li class="li">x6/xN uses less resources compared to PLL feedback compensation					bonding. Only one PLL and one master CGB are required to drive all channels in					the bonded group.</li>				        <li class="li">x6/xN has lower skew compared to PLL feedback compensation					bonding.</li>			      </ul>		    </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707062627" title="In this bonding mode, the channel span limitations of xN bonding mode are removed. This is achieved by dividing all channels into multiple bonding groups.">Implementing PLL Feedback Compensation Bonding Mode</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1401148375283">
          <h1>
          
            PMA and PCS Bonding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">PMA and PCS bonding reduces skew between both the PMA and PCS outputs within a group of channels.</span>  </div>		    <div class="section" id="nik1401148375283__section_N1001B_N10018_N10001">			      <p class="p">For PMA bonding, either x6/xN or PLL feedback compensation bonding is used. For PCS bonding, some of the PCS control signals within the bonded group are skew aligned using dedicated hardware inside the PCS.</p>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1401148375283__fig_N10025_N1001B_N10018_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 185.&nbsp;</span>PMA and PCS Bonding</span><div class="figbody">                        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1401149924089.svg" type="image/svg+xml"></embed>         </div></div>		       <p class="p">For PMA and PCS bonding, the concept of master and slave channels is used. One PCS channel in the bonded group is selected as the master channel and all others are slave channels. To ensure that all channels start transmitting data at the same time and in the same state, the master channel generates a start condition. This condition is transmitted to all slave channels. The signal distribution of this start condition incurs a two parallel clock cycle delay. Because this signal travels sequentially through each PCS channel, this delay is added per channel. The start condition used by each slave channel is delay compensated based on the slave channel's distance from the master channel. This results in all channels starting on the same clock cycle.</p>         <p class="p">The transceiver PHY IP automatically selects the center channel to be the master				PCS channel. This minimizes the total starting delay for the bonded group. For PLL				feedback compensation bonding up to all channels on one side can be bonded if the				master PCS channel is placed in the center of the bonded group.</p>         <div class="note note" id="nik1401148375283__note_N1003C_N1001B_N10018_N10001"><span class="notetitle">Note:</span> Because the PMA and PCS bonding signals				travel through each PCS block, the PMA and PCS bonded groups must be contiguously				placed. The channel order needs to be maintained when doing the pin assignments to				the dedicated RX serial inputs and TX serial outputs (for example: PIN_BC7 and				PIN_BC8 for GXBR4D_TX_CH0p and GXBR4D_TX_CH0n TX serial outputs). Channels need to				be placed in an ascending order from bottom to top. Swapping of channels, when doing				pin assignments, leads to errors.</div>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1401151311918">
          <h1>
          
            Selecting Channel Bonding Schemes 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="nik1401151311918__section_N10017_N10014_N10001">			      <p class="p">In Arria 10 devices, select PMA and PCS bonding  for bonded protocols that are explicitly supported by the hard PCS blocks. For example, PCI Express*, SFI-S, and 40GBASE-KR.</p>         <p class="p">Select PMA-only bonding when a bonded protocol is not explicitly supported by the				hard PCS blocks. For example, for Interlaken protocol, PMA-only bonding is used and				a soft PCS bonding IP is implemented in the FPGA fabric.</p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1401151869419">
          <h1>
          
            Skew Calculations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="nik1401151869419__section_N10013_N10010_N10001">			      <p class="p">To calculate the maximum skew between the channels, the following				parameters are used:  </p>			      <ul class="ul" id="nik1401151869419__ul_55E0E642A68444D598E90F3D9EA229FC">				        <li class="li" id="nik1401151869419__li_DE29DA306D1340918C4EA80EF6EB0EB0">PMA to PCS datapath					interface width (S) </li>				        <li class="li" id="nik1401151869419__li_80C23A47B82C420EB5AA40762A6F3604">Maximum difference in					number of parallel clock cycles between deassertion of each channel's FIFO reset					(N). </li>			      </ul>			      <p class="p">To calculate the channel skew, the following five scenarios are				considered: </p>			      <ul class="ul" id="nik1401151869419__ul_gqg_ngl_zr">				        <li class="li">Non-bonded <p class="p">In this case, both the PMA and PCS are non-bonded. Skew ranges						from 0 UI to [(S-1) + N*S] UI.</p>            </li>				        <li class="li">PMA bonding using x6 / xN clock network<p class="p">In this case, the PCS is non-bonded.						Skew ranges from [0 to (N*S)] UI + x6/xN clock skew. </p>            </li>				        <li class="li">PMA bonding using the PLL feedback compensation clock network <p class="p">In this case,						the PCS is non-bonded. Skew ranges from [0 to (N*S)] UI + (reference clock						skew) + (x6 clock skew).</p>            </li>				        <li class="li">PMA and PCS bonding using the x6 / xN clock network <p class="p">Skew = x6 / xN clock						skew. </p>            </li>				        <li class="li">PMA and PCS bonding using PLL feedback compensation clock network <p class="p">Skew =						(reference clock skew) + (x6 clock skew).</p>            </li>			      </ul>					    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707053366">
          <h1>
          
            PLL Feedback and Cascading Clock Network 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">The PLL feedback and cascading clock network spans the entire side of the			device, and is used for PLL feedback compensation bonding and PLL cascading. </p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707053366__fig_0DBE7F6F0C5D4B2EA90F1EDA3F4D9E98"><span class="figcap"><span class="enumeration fig-enumeration">Figure 186.&nbsp;</span>PLL Feedback and Cascading Clock Network</span><div class="figbody">			      			      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707053366__image_CA161AD5A8B949D0AEDFDBCED659FB47" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707052392.svg" type="image/svg+xml"></embed></div><br xmlns="">		    </div></div>		    <p class="p">To support PLL feedback compensation bonding and PLL cascading, the			following connections are present: </p>		    <ol class="ol" id="nik1398707053366__ol_8C2085483F4D44EC9F1621A5B23FEDB7">			      <li class="li" id="nik1398707053366__li_8657553F273A4CB2A22406B6A231D1BF">The C counter output of the fPLL				drives the <strong class="ph b">feedback and cascading clock</strong> network. </li>			      <li class="li" id="nik1398707053366__li_0282A8BD65A5458CB35D3E7B7C2C0C68">The <strong class="ph b">feedback and cascading clock</strong> network drives the <strong class="ph b">feedback					clock</strong> input of all PLLs. </li>			      <li class="li" id="nik1398707053366__li_ED89D5D26E374E1095ACE7AFB0897CBF">The <strong class="ph b">feedback and cascading clock</strong> network drives the <strong class="ph b">reference clock</strong> input of all PLLs. </li>			      <li class="li" id="nik1398707053366__li_BFE843A00CAB41698494813BD4514970">The <strong class="ph b">master CGBâs parallel clock output</strong> drives the <strong class="ph b">feedback					and cascading clock</strong> network. </li>		    </ol>		    <p class="p">For PLL cascading, connections (1) and (3) are used to connect the output			of one PLL to the reference clock input of another PLL.  </p>		    <div class="p">         <strong class="ph b">The transceivers in Arria 10 devices support fPLL to fPLL,				and ATX PLL to fPLL (via dedicated ATX PLL to fPLL cascade path) cascading. Only				maximum two PLLs allowed in the cascading chain.</strong>         <div class="note note" id="nik1398707053366__note_N1007B_N10074_N1000F_N10001"><span class="notetitle">Note:</span> When the fPLL is used as a				cascaded fPLL (downstream fPLL), a user recalibration on the fPLL is required. Refer				to "User Recalibration" section in "Calibration" chapter for more				information.</div>      </div>		    <p class="p">For PLL feedback compensation bonding, connections (2) and (4) are used			to connect the master CGB's parallel clock output to the PLL feedback clock input port. </p>		    <p class="p"> PLL feedback compensation bonding can be used instead of xN bonding. The			primary difference between PLL feedback compensation and xN bonding configurations, is			for PLL feedback compensation, the bonded interface is broken down into smaller groups			of 6 bonded channels within a transceiver bank. A PLL within each transceiver bank (ATX			PLL or fPLL) is used as a transmit PLL. All the transmit PLLs share the same input			reference clock. </p>		    <p class="p">In xN bonding configurations, one PLL is used for each bonded group. In			PLL feedback compensation bonding, one PLL is used for each transceiver bank that the			bonded group spans. There are no data rate limitations in PLL feedback compensation			bonding, other than the natural data rate limitations of the transceiver channel and the			PLL. </p>		    <p class="p">For feedback compensation bonding, the low-speed parallel clock must be the			same frequency as the reference clock for the PLL.</p>		    <div class="section" id="nik1398707053366__section_N10090_N1000F_N10001"><h2 class="title sectiontitle">fPLL Driving the Core</h2>			      			      <p class="p">The fPLL can be used to drive the FPGA fabric. To ensure phase				alignment between the input reference clock and the fPLL output clock, the fPLL				needs to be configured in integer mode. Refer to the following figures when doing				dynamic reconfiguration.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707053366__fig_hdw_2dm_lt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 187.&nbsp;</span> Fractional and not Phase Aligned</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707053366__image_vrf_dgb_mt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1443038804898.svg" type="image/svg+xml"></embed>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707053366__fig_lrd_kdb_mt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 188.&nbsp;</span>Integer and Phase Aligned</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707053366__image_flg_gfb_mt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1443038933836.svg" type="image/svg+xml"></embed>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707053366__fig_cvq_cbv_mt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 189.&nbsp;</span>Integer Mode phase aligned and external feedback</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707053366__image_t1j_wvy_pt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1443210946876.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="p">You must recalibrate the fPLL when you enable the phase alignment option.<ol class="ol" id="nik1398707053366__ol_dvq_qgz_pz">					          <li class="li">Modify the fPLL IP to enable fPLL reconfiguration<ul class="ul" id="nik1398707053366__ul_kqy_rgz_pz">							              <li class="li">Under the <span class="ph uicontrol">Dynamic Reconfiguration</span> Tab, turn									<span class="ph uicontrol">ON</span> Enable dynamic reconfiguration.</li>						            </ul>               </li>					          <li class="li">Create logics in the core to perform following steps:<ul class="ul" id="nik1398707053366__ul_pzx_tgz_pz">							              <li class="li">Read-Modify-Write 0x1 to offset address 0x126[0] of the fPLL to								select internal feedback.</li>							              <li class="li">Read-Modify-Write 0x1 to offset address 0x100 of the fPLL, then								Read-Modify-Write 0x1 to offset address 0x000 of the fPLL to request								PreSICE to recalibrate the fPLL.</li>							              <li class="li">Monitor bit 1 of offset address of 0x280 of the fPLL and wait until								this bit changes to zero. This indicates recalibration is completed.								Ensure the fPLL achieves lock.</li>							              <li class="li">Read-Modify-Write 0x0 to offset address 0x126[0] of the fPLL to								select the external feedback path.</li>						            </ul>               </li>					          <li class="li">Monitor the fPLL lock signal, wait until the fPLL achieves lock.</li>				        </ol>         </div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415408064161">User Recalibration</a></div><div><a class="link" href="#nik1398707062939">Implementing PLL Cascading</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706951742">
          <h1>
          
            Using PLLs and Clock Networks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In Arria 10 devices, PLLs are not integrated in the Native PHY IP core. You must			instantiate the PLL IP cores separately. Unlike in previous device families, PLL merging			is no longer performed by the Quartus Prime software. This gives you more control,			transparency, and flexibility in the design process. You can specify the channel			configuration and PLL usage. </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707028177">PLLs and Clock Networks</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707053850">
          <h1>
          
            Non-bonded Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In a non-bonded configuration, only the high speed serial clock is		routed from the transmitter PLL to the transmitter channel. The low speed		parallel clock is generated by the local clock generation block (CGB) present		in the transceiver channel. For non-bonded configurations, because the channels		are not related to each other and the feedback path is local to the PLL, the		skew between channels cannot be calculated. Also, the skew introduced by the		clock network is not compensated.	 </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707055251">
          <h1>
          
            Implementing Single Channel x1 Non-Bonded Configuration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">In x1 non-bonded configuration, the PLL source is local to			the			transceiver bank and the x1 clock network is used to distribute the clock from			the PLL to the transmitter channel. 	 </span>	  </div>		    <div class="section" id="nik1398707055251__section_8DB5C7B71D3F454286A127D1C0743EBF">			      <p class="p">For a single channel design, a PLL is used to provide the clock to				a				transceiver channel. 		</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707055251__fig_4B238B3393E94B46BF020B816D975032"><span class="figcap"><span class="enumeration fig-enumeration">Figure 190.&nbsp;</span>PHY IP Core and PLL IP Core Connection for Single Channel x1 Non-Bonded					Configuration Example</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707055251__image_662390CCA7674CBCA5C58E75793CBAF3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707054224.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p">To implement this configuration, instantiate a PLL IP core and a PHY IP core				and				connect them together as shown in the above figure. 		</p>			      <p class="p">				        <strong class="ph b">Steps to implement a Single Channel x1 Non-Bonded Configuration</strong>							      </p>			      <ol class="ol" id="nik1398707055251__ol_1EF2BB74819A4773AA7B4EC40931F6B2">				        <li class="li" id="nik1398707055251__li_F6A9A7A306214060AF18DD3EC92A9E09">					Instantiate the PLL IP core (ATX					PLL, fPLL, or CMU PLL) you want to use in your design.<ul class="ul" id="nik1398707055251__ul_9D38C923BC404168AF6454D8F4AC7B0E">						            <li class="li" id="nik1398707055251__li_C8D00EAB5B4548298DC6E7AF73C556FA">							Refer to							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a>							or							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707034275" title="The CMU PLL IP core for Arria 10 transceivers provides access to the CMU PLLs in hardware. One instance of the CMU PLL IP core represents one CMU PLL in hardware.">Instantiating CMU PLL IP Core</a>							or							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a>							for detailed steps.						</li>					          </ul>				        </li>				        <li class="li" id="nik1398707055251__li_3619F3277C664797B1D267446245C419">					Configure the PLL IP core using					the					<span class="ph uicontrol">IP Parameter Editor</span>.<ul class="ul" id="nik1398707055251__ul_59F603F2B51141B0926A38CBA3DD7670">						            <li class="li" id="nik1398707055251__li_073937CF4E6C4C63A425D2043F4A36B7">							For ATX PLL IP core,							do not include the Master CGB.						</li>						            <li class="li" id="nik1398707055251__li_9A36F11F83834565B554146B8D065CD8">							For fPLL IP core, set the							PLL feedback operation mode to							<span class="ph uicontrol">direct.</span>						            </li>						            <li class="li" id="nik1398707055251__li_143E04D6AD3F490F83A55B19E0B2E709">For CMU PLL IP core,							specify the reference clock and the data rate. No special configuration							rule is							required. 				</li>					          </ul>				        </li>				        <li class="li" id="nik1398707055251__li_37EDC704FBD0400A99EFD0F8DF8D6463">					Configure the Native PHY					IP core using the					<span class="ph uicontrol">						IP Parameter Editor					</span>.					<ul class="ul" id="nik1398707055251__ul_A31200FF6AB54DAEBB2DDCE9C6458A62">						            <li class="li" id="nik1398707055251__li_5C1209A5BD034C0B964EFB25EBC2BC7E"> Set the <span class="ph uicontrol">Native PHY IP Core TX Channel bonding								mode</span> to <span class="ph uicontrol">Non								Bonded</span> . </li>					          </ul>				        </li>				        <li class="li" id="nik1398707055251__li_7258AD9E85D74CC88EE2F18B7E5ABBD8"> Connect the PLL IP core to the					Native PHY IP core. Connect the <samp class="ph codeph">tx_serial_clk</samp>					output port of the PLL to IP to the corresponding <samp class="ph codeph">tx_serial_clk0</samp> input port of the Native PHY IP core. This port					represents the input to the local CGB of the channel. The <samp class="ph codeph">tx_serial_clk</samp> for the PLL represents the high speed					serial clock generated by the PLL.</li>			      </ol>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707056443">
          <h1>
          
            Implementing Multi-Channel x1 Non-Bonded Configuration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707056443__section_1A64879B9424456087E073BD2115ECFA"> 		       <p class="p">This configuration is an extension of the x1 non-bonded case. In the		  following example, 10 channels are connected to two instances of the PLL IP core.		  Two PLL instances are required because PLLs using the x1 clock network can only		  span the 6 channels within the same transceiver bank. A second PLL instance is		  required to provide the clock to the remaining 4 channels. 		</p> 		       <p class="p">Because 10 channels are not bonded and are unrelated, you can use a		  different PLL type for the second PLL instance. It is also possible to use more		  than two PLL IP cores and have different PLLs driving different channels. If some		  channels are running at different data rates, then you need different PLLs		  driving different channels. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707056443__fig_455EFD59723945FE87AD9C8F9BD20320"><span class="figcap"><span class="enumeration fig-enumeration">Figure 191.&nbsp;</span>PHY IP  Core and PLL IP Core Connection for Multi-Channel x1 Non-Bonded			 Configuration</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707056443__image_69DC37DE921B419F9C8FBDAE96A083A2" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707055594.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <p class="p">            <strong class="ph b">Steps to implement a Multi-Channel x1 Non-Bonded Configuration</strong> 		       </p> 		       <ol class="ol" id="nik1398707056443__ol_1EF2BB74819A4773AA7B4EC40931F6B2"> 		          <li class="li" id="nik1398707056443__li_F6A9A7A306214060AF18DD3EC92A9E09">Choose the PLL IP core (ATX PLL,					fPLL, or CMU PLL) you want to instantiate in your design and instantiate the PLL					IP core. <ul class="ul" id="nik1398707056443__ul_CA97B53D93C643C48129BA512758E4B6">						            <li class="li" id="nik1398707056443__li_58B5C3DB4C1242CDB1E0BC2C74686896">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a> or <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707034275" title="The CMU PLL IP core for Arria 10 transceivers provides access to the CMU PLLs in hardware. One instance of the CMU PLL IP core represents one CMU PLL in hardware.">Instantiating CMU PLL IP Core</a> or <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a> for detailed steps. </li>					          </ul>				        </li> 		          <li class="li" id="nik1398707056443__li_34FB1541A7D94F928E037F8D37DD06EF">Configure the PLL IP core using the						<span class="ph uicontrol">IP Parameter Editor</span>					          <ul class="ul" id="nik1398707056443__ul_59F603F2B51141B0926A38CBA3DD7670">						            <li class="li" id="nik1398707056443__li_073937CF4E6C4C63A425D2043F4A36B7">For the ATX PLL							IP core do not include the Master CGB. If your design uses the ATX PLL							IP core and more than 6 channels, the x1 Non-Bonded Configuration is not							a suitable option. Multi-channel xN Non-Bonded or Multi-Channel x1/xN							Non-Bonded are the required configurations when using the ATX PLL IP							core and more than 6 channels in the Native PHY IP core.</li>						            <li class="li">Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707058697__fig_576DBCFA914B4A138F5F9CA319171046" title="In this example, the same PLL is used to drive 10 channels across two transceiver banks.">Figure 192</a> Implementing Multi-Channel xN Non-Bonded							Configuration section or the <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707058697__fig_C0B3FAE2B16F4C47BBC3FF532A130629" title="The ATX PLL IP core has a tx_serial_clk output port. This port can optionally be used to clock the six channels within the same transceiver bank as the PLL. These channels are clocked by the x1 network. The remaining four channels outside the transceiver bank are clocked by the xN clock network.">Figure 193</a> Multi-Channel x1/xN Non-Bonded Example.</li>						            <li class="li" id="nik1398707056443__li_9A36F11F83834565B554146B8D065CD8">For the fPLL IP							core, set the PLL feedback operation mode to <span class="ph uicontrol">direct.</span>						            </li>						            <li class="li" id="nik1398707056443__li_143E04D6AD3F490F83A55B19E0B2E709">For the CMU PLL							IP core, specify the reference clock and the data rate. No special							configuration rule is required. </li>					          </ul>				        </li> 		          <li class="li" id="nik1398707056443__li_37EDC704FBD0400A99EFD0F8DF8D6463">Configure the Native PHY			 IP core using the 			 <span class="ph uicontrol">IP Parameter Editor</span> 			            <ul class="ul" id="nik1398707056443__ul_A31200FF6AB54DAEBB2DDCE9C6458A62"> 				              <li class="li" id="nik1398707056443__li_5C1209A5BD034C0B964EFB25EBC2BC7E">Set the <span class="ph uicontrol">Native PHY IP core TX Channel bonding mode</span> to								<span class="ph uicontrol">Non-Bonded</span>. </li> 				              <li class="li" id="nik1398707056443__li_A4DCEBF8BE214E1D8A07FD8E54269D5E"> Set the number of				  channels as per your design requirement. In this example, the number of				  channels is set to 10. 				</li> 			            </ul> 		          </li> 		          <li class="li" id="nik1398707056443__li_7258AD9E85D74CC88EE2F18B7E5ABBD8">Create a top level				  wrapper to connect the PLL IP core to  the Native PHY IP core. 				<ul class="ul" id="nik1398707056443__ul_202BC32E49AC4FF6955AE90D2B172AC5"> 				 				              <li class="li" id="nik1398707056443__li_ADA2CA10653E47AF8767709346FCC2A1">The <samp class="ph codeph">                        <samp class="ph codeph">tx_serial_clk</samp> output</samp> port of							the PLL IP core represents the high speed serial clock. </li> 				              <li class="li" id="nik1398707056443__li_8A6BE402FD5549A08EC58052AF61CCFA">The Native PHY IP core has 10 (for							this example) <samp class="ph codeph">tx_serial_clk input</samp>							ports. Each port corresponds to the input of the local CGB of the							transceiver channel. </li> 				              <li class="li" id="nik1398707056443__li_456F9B0079B5465FAAA8EAE07D44C283">As shown in the figure				  above, connect the first 6 				  <samp class="ph codeph">tx_serial_clk input</samp> to the first transceiver PLL				  instance. 				</li> 				              <li class="li" id="nik1398707056443__li_8BFB42EE356844578BA7454163677D4D">Connect the remaining				  4 				  <samp class="ph codeph">tx_serial_clk input</samp> to the second transceiver				  PLL instance. 				</li> 			            </ul>            </li> 		       </ol> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707058697">
          <h1>
          
            Implementing Multi-Channel xN Non-Bonded Configuration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707058697__section_F72AE726306B48A797670EEEE5F7FD66">			      <p class="p">Using the xN non-bonded configuration reduces the number of PLL				resources and the reference clock sources used. 		</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707058697__fig_576DBCFA914B4A138F5F9CA319171046"><span class="figcap"><span class="enumeration fig-enumeration">Figure 192.&nbsp;</span>PHY IP Core and PLL IP  Core Connection for Multi-Channel xN Non-Bonded					Configuration</span><span class="desc figdesc">In this example, the same PLL is used to drive 10 channels					across					two transceiver banks. 		  </span><div class="figbody">				        				        							         <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1407541238567.svg" type="image/svg+xml"></embed>         </div></div>			      <p class="p">            <strong class="ph b">				Steps to implement a multi-channel xN non-bonded configuration</strong>							      </p>			      <ol class="ol" id="nik1398707058697__ol_1EF2BB74819A4773AA7B4EC40931F6B2">				        <li class="li" id="nik1398707058697__li_F6A9A7A306214060AF18DD3EC92A9E09">					You can use either the ATX					PLL or fPLL for multi-channel xN non-bonded configuration.					<ul class="ul" id="nik1398707058697__ul_BDE1342FA6C74990B16707C74A89B45A">						            <li class="li" id="nik1398707058697__li_FEB632C5ABC540938426A2632CE96CD0">							Refer to							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a>							or							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a>							for detailed steps.						</li>                  <li class="li"> Because the CMU PLL							cannot drive the master CGB, only the ATX PLL or fPLL can be used for							this							example.</li>					          </ul>				        </li>				        <li class="li" id="nik1398707058697__li_0464795B6DCC41FE92EEC58CAAFE9279">					Configure the PLL IP core using					the					<span class="ph uicontrol">						IP Parameter Editor</span>. Enable							<span class="ph uicontrol">Include Master Clock Generation Block 				  </span>.										</li>				        <li class="li" id="nik1398707058697__li_37EDC704FBD0400A99EFD0F8DF8D6463">					Configure the Native PHY					IP core using the					<span class="ph uicontrol">						IP Parameter Editor					</span>					          <ul class="ul" id="nik1398707058697__ul_A31200FF6AB54DAEBB2DDCE9C6458A62">						            <li class="li" id="nik1398707058697__li_5C1209A5BD034C0B964EFB25EBC2BC7E"> Set the <span class="ph uicontrol">Native PHY IP core TX Channel bonding								mode</span> to <span class="ph uicontrol">Non-Bonded</span> . </li>						            <li class="li" id="nik1398707058697__li_A4DCEBF8BE214E1D8A07FD8E54269D5E"> Set the number of							channels as per your design requirement. In this example, the number of							channels is set to 10. 				</li>					          </ul>				        </li>				        <li class="li" id="nik1398707058697__li_7258AD9E85D74CC88EE2F18B7E5ABBD8">Create a top level							wrapper to connect the PLL IP core to the Native PHY IP core.<ul class="ul" id="nik1398707058697__ul_202BC32E49AC4FF6955AE90D2B172AC5">												            <li class="li" id="nik1398707058697__li_ADA2CA10653E47AF8767709346FCC2A1">							In this case, the PLL							IP core has							<samp class="ph codeph">mcgb_serial_clk</samp>							output port. This represents the							xN clock line.						</li>						            <li class="li" id="nik1398707058697__li_8A6BE402FD5549A08EC58052AF61CCFA">							The Native PHY IP core has							10 (for this example)							<samp class="ph codeph">tx_serial_clk input</samp>							ports. Each port corresponds							to the input of the local CGB of the transceiver channel.						</li>						            <li class="li" id="nik1398707058697__li_456F9B0079B5465FAAA8EAE07D44C283">							As shown in the figure							above, connect the							<samp class="ph codeph">mcgb_serial_clk</samp>							output port of the PLL IP core to the							10							<samp class="ph codeph">tx_serial_clk input</samp>							ports of the Native PHY IP core.						</li>					          </ul>				        </li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707058697__fig_C0B3FAE2B16F4C47BBC3FF532A130629"><span class="figcap"><span class="enumeration fig-enumeration">Figure 193.&nbsp;</span>Multi-Channel x1/xN Non-Bonded Example</span><span class="desc figdesc">The ATX PLL IP core has a					<samp xmlns="" class="ph codeph">tx_serial_clk 			 </samp>					output port. This port can optionally be used to clock the					six channels within the same transceiver bank as the PLL. These					channels are					clocked by the x1 network. The remaining four channels outside the					transceiver					bank are clocked by the xN clock network. </span><div class="figbody">				        				        							         <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707057773.svg" type="image/svg+xml"></embed>         </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707059181">
          <h1>
          
            Bonded Configurations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In a bonded configuration, both the high speed serial and low speed		parallel clocks are routed from the transmitter PLL to the transmitter channel.		In this case, the local CGB in each channel is bypassed and the parallel clocks		generated by the master CGB are used to clock the network. 	 </p> 	     <p class="p"> In bonded configurations, the transceiver clock skew between the channels is			minimized. Use			bonded			configurations			for channel bonding			to			implement protocols such as PCIe* and			XAUI.		</p> 	 </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707061265">
          <h1>
          
            Implementing x6/xN Bonding Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707061265__section_3E5122970E494C3281ACD3EFA4698E63"> 					      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707061265__fig_513E66CFF80A4427A3D368AFAA77665E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 194.&nbsp;</span>PHY IP Core and PLL IP Core Connection for x6/xN Bonding					Mode</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707061265__image_21E7995CAB7D4010BB31782DAA531C2C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707059555.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div> 					      <p class="p">				        <strong class="ph b">Steps to implement a x6/xN bonded configuration</strong>			      </p>			      <ol class="ol" id="nik1398707061265__ol_1EF2BB74819A4773AA7B4EC40931F6B2">				        <li class="li" id="nik1398707061265__li_F6A9A7A306214060AF18DD3EC92A9E09"> You can instantiate either the ATX					PLL or the fPLL for x6/xN bonded configuration. <ul class="ul" id="nik1398707061265__ul_29163192C267424E8D7D8D0AF6D9FF11">						            <li class="li" id="nik1398707061265__li_2B5058F4FC034849B77497ECB98219D4"> Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a> or <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a> for detailed steps.														Because the CMU PLL cannot drive the Master CGB, only the ATX PLL or							fPLL can be used for bonded configurations.							</li>					          </ul>				        </li>				        <li class="li" id="nik1398707061265__li_532745A90CD74F59B76408B826D28B13">					Configure the PLL IP core using					the					<span class="ph uicontrol">						IP Parameter Editor</span>. Enable							<span class="ph uicontrol">Include Master Clock Generation Block</span> and <span class="ph uicontrol">Enable bonding</span> clock output ports.				</li>				        <li class="li" id="nik1398707061265__li_37EDC704FBD0400A99EFD0F8DF8D6463"> Configure the Native PHY IP core					using the <span class="ph uicontrol"> IP Parameter Editor </span>. <ul class="ul" id="nik1398707061265__ul_A31200FF6AB54DAEBB2DDCE9C6458A62">						            <li class="li" id="nik1398707061265__li_5C1209A5BD034C0B964EFB25EBC2BC7E"> Set the <span class="ph uicontrol">Native PHY IP core TX Channel bonding								mode</span> to either <span class="ph uicontrol"> PMA								bonding</span> or <span class="ph uicontrol">PMA/PCS								bonding</span> . </li>						            <li class="li" id="nik1398707061265__li_A4DCEBF8BE214E1D8A07FD8E54269D5E"> Set the number							of channels required by your design. In this example, the number of							channels is set to 10. </li>					          </ul>				        </li>				        <li class="li" id="nik1398707061265__li_7258AD9E85D74CC88EE2F18B7E5ABBD8">					Create a top level							wrapper to connect the PLL IP core to Native PHY IP core. 				<ul class="ul" id="nik1398707061265__ul_202BC32E49AC4FF6955AE90D2B172AC5">												            <li class="li" id="nik1398707061265__li_ADA2CA10653E47AF8767709346FCC2A1">							In this case, the PLL							IP core has							<samp class="ph codeph">tx_bonding_clocks</samp>							output bus with width [5:0].						</li>						            <li class="li" id="nik1398707061265__li_BF8363C045A84AFFAA34C2AC3FDF21E9"> The Native PHY IP core has								<samp class="ph codeph">tx_bonding_clocks</samp> input bus with							width [5:0] multiplied by the number of transceiver channels (10 in this							case). For 10 channels, the bus width							is							[59:0]. <div class="note note" id="nik1398707061265__note_N100DC_N100D1_N100BC_N100B7_N1003B_N10015_N10012_N10001"><span class="notetitle">Note:</span> While connecting <samp class="ph codeph">tx_bonding_clocks</samp>, leave <samp class="ph codeph">tx_serial_clk</samp> open to avoid any <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span> software fitter								errors.</div>                  </li>						            <li class="li" id="nik1398707061265__li_6AF38C5A073344FFB2240FB41E99F220">							Connect the PLL IP core to the							PHY IP core by duplicating the output of the PLL[5:0] for the number of							channels.							For 10 channels, the Verilog syntax for the input port connection is							<samp class="ph codeph">								.tx_bonding_clocks ({10{tx_bonding_clocks_output}})</samp>							.						</li>					          </ul>				        </li>			      </ol>			      <div class="p">				        <div class="note note" id="nik1398707061265__note_N100CE_N100CB_N10014_N10011_N10001"><span class="notetitle">Note:</span>  Although the above diagram					looks similar to the 10-channel non-bonded configuration example, the clock					input ports on the transceiver channels bypass the local CGB in x6/xN bonding					configuration. This internal connection is taken care of when the <span class="ph uicontrol">Native PHY channel bonding mode</span> is set to						<span class="ph uicontrol">Bonded</span>. </div>			      </div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707061265__fig_386DB83CABE54663BC24E6BDE50C8CF9"><span class="figcap"><span class="enumeration fig-enumeration">Figure 195.&nbsp;</span>x6/xN Bonding Mode âInternal Channel Connections</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707061265__image_15E6467483FB49A59DE750762AF5CCAC" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707060433.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707044158" title="Information on xN Clock Network Span.">xN Clock Lines</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707062627">
          <h1>
          
            Implementing PLL Feedback Compensation Bonding Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">In this bonding mode, the channel span limitations of xN bonding		mode are removed. This is achieved by dividing all channels into multiple		bonding groups. 	 </span>   </div> 	     <div class="section" id="nik1398707062627__section_849AEDF0CB2941A98F2C2392FC3A7241">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707062627__fig_33D9745210F247A8B27656A716E59FC4"><span class="figcap"><span class="enumeration fig-enumeration">Figure 196.&nbsp;</span>PHY IP Core and PLL IP Core Connection for PLL Feedback					Compensation Bonding</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707062627__image_6996977C5F5C4696BC0E161804F8F61C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707061701.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p">The data rate is limited by the x6 network speed limit. A disadvantage				of using PLL feedback compensation bonding is that it consumes more PLL resources.				Each transceiver bank consumes one PLL and one master CGB. </p>			      <p class="p">In PLL feedback compensation bonding mode, the N counter (reference				clock divider) is bypassed in order to ensure that the reference clock skew is				minimized between the PLLs in the bonded group. Because the N counter is bypassed,				the PLL reference clock has a fixed value for any given data rate. </p>			      <p class="p"> The PLL <span class="ph uicontrol">IP Core Parameter					Editor</span> window displays the required data rate in the <span class="ph uicontrol">PLL reference clock frequency</span> drop down menu. </p>			      <p class="p">            <strong class="ph b">Steps to implement a PLL Feedback Compensation					Bonding Configuration </strong>         </p>			      <ol class="ol" id="nik1398707062627__ol_1EF2BB74819A4773AA7B4EC40931F6B2">				        <li class="li" id="nik1398707062627__li_F6A9A7A306214060AF18DD3EC92A9E09">Instantiate the PLL IP					core (ATX PLL or fPLL) you want to use in your design. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707012165" title="The Arria 10 transceiver ATX PLL IP core provides access to the ATX PLLs in the hardware. One instance of the PLL IP core represents one ATX PLL in the hardware.">Instantiating the ATX PLL IP Core</a> or <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a>					for detailed steps. Because the CMU PLL cannot drive the master CGB, only the					ATX PLL or fPLL can be used for feedback compensation bonding.</li>				        <li class="li" id="nik1398707062627__li_10A6CEF17FB7428A857F0EFC039C757D">Configure the PLL IP					core using the <span class="ph uicontrol"> IP Parameter Editor</span>.<ul class="ul" id="nik1398707062627__ul_EAD9CC3C9ECA453585D4D0100956E782">						            <li class="li" id="nik1398707062627__li_6D54C2A107B44CBEB4FA31639A2BABB5">If you use the							ATX PLL, set the following configuration settings: <ul class="ul" id="nik1398707062627__ul_275BC9D5038542248BDBEAFA527EB227">								                <li class="li" id="nik1398707062627__li_9E0B1A1235954E488D7311E56FC88CF1">Under									the <span class="ph uicontrol">Master Clock Generation Block										Tab</span>                           <ul class="ul" id="nik1398707062627__ul_EFCF2143103C47748C92DAB0A3F53389">										                    <li class="li" id="nik1398707062627__li_4C94EBD712574D0C9B64C1064F12202E">Enable <span class="ph uicontrol">Include Master Clock												Generation Block</span>. </li>										                    <li class="li" id="nik1398707062627__li_3790CB424D3D4DE09119BBCB0D5A0C7C">Turn ON <span class="ph uicontrol">Enable Bonding Clock												output ports</span>.</li>										                    <li class="li" id="nik1398707062627__li_B2C5713F845F499CBF0C1560A440788B">Turn ON <span class="ph uicontrol">Enable feedback												compensation bonding</span>. </li>									                  </ul>								                </li>								                <li class="li">Under the <span class="ph uicontrol">Dynamic Reconfiguration Tab</span>                           <ul class="ul" id="nik1398707062627__ul_llx_4xq_4z">										                    <li class="li">Turn ON <span class="ph uicontrol">Enable dynamic												reconfiguration</span>                              </li>									                  </ul>                        </li>							              </ul>						            </li>						            <li class="li" id="nik1398707062627__li_61905DED41AB452C873E9EAF64688226">If you use the							fPLL, set the following configuration settings: <ul class="ul" id="nik1398707062627__ul_E712E49A9DB74550AD10ED80D882C634">								                <li class="li" id="nik1398707062627__li_A5EE860532A24A4EB9F4BA4FCCAC65BA">Under									the <span class="ph uicontrol">PLL Tab</span>									                  <ul class="ul" id="nik1398707062627__ul_7B89DEB1486F4A198F1A03D0A082B7A9">										                    <li class="li" id="nik1398707062627__li_71AAC9C5CBB14F61846F0BAC0DEE22BF">Set the <span class="ph uicontrol">PLL Feedback												type</span> to <span class="ph uicontrol">feedback compensation bonding</span>. </li>									                  </ul>								                </li>								                <li class="li" id="nik1398707062627__li_841D6FF532BE4E33B5D915F319C26751">Under									the <span class="ph uicontrol">Master Clock Generation Block										Tab</span>									                  <ul class="ul" id="nik1398707062627__ul_59B8C92803704462823F5A4EAEF123D2">										                    <li class="li" id="nik1398707062627__li_2025FA30073E46A290AE12E12FD25D9B">Turn ON <span class="ph uicontrol">Enable Bonding Clock												output ports</span>. </li>									                  </ul>								                </li>								                <li class="li">Under the <span class="ph uicontrol">Dynamic Reconfiguration Tab</span>                           <ul class="ul" id="nik1398707062627__ul_brn_sxq_4z">										                    <li class="li">Turn ON <span class="ph uicontrol">Enable dynamic												reconfiguration</span>                              </li>									                  </ul>                        </li>							              </ul>						            </li>					          </ul>				        </li>				        <li class="li" id="nik1398707062627__li_37EDC704FBD0400A99EFD0F8DF8D6463">Configure the Native					PHY IP core using the <span class="ph uicontrol">IP Parameter Editor</span>					          <ul class="ul" id="nik1398707062627__ul_A31200FF6AB54DAEBB2DDCE9C6458A62">						            <li class="li" id="nik1398707062627__li_5C1209A5BD034C0B964EFB25EBC2BC7E">Set the								<span class="ph uicontrol">Native PHY IP core TX Channel bonding								mode</span> to either <span class="ph uicontrol"> PMA								bonding</span> or <span class="ph uicontrol">PMA/PCS								bonding</span>. </li>						            <li class="li">Turn ON <span class="ph uicontrol">Enable dynamic reconfiguration</span>                  </li>					          </ul>				        </li>				        <li class="li" id="nik1398707062627__li_7258AD9E85D74CC88EE2F18B7E5ABBD8">Create a top level					wrapper to connect the PLL IP cores to Native PHY IP core.<ul class="ul" id="nik1398707062627__ul_202BC32E49AC4FF6955AE90D2B172AC5">						            <li class="li" id="nik1398707062627__li_ADA2CA10653E47AF8767709346FCC2A1">In this case,							the PLL IP core has <samp class="ph codeph">tx_bonding_clocks</samp>							output bus with width [5:0]. </li>						            <li class="li" id="nik1398707062627__li_BF8363C045A84AFFAA34C2AC3FDF21E9">The Native PHY							IP core has <samp class="ph codeph">tx_bonding_clocks</samp> input bus							with width [5:0] multiplied by the number of channels in a transceiver							bank. (six channels in the transceiver bank). </li>						            <li class="li" id="nik1398707062627__li_3638D094E5EA41548BABD9AB78A220A0">Unlike the							x6/xN bonding mode, for this mode, the PLL should be instantiated							multiple times. (One PLL is required for each transceiver bank that is a							part of the bonded group.) Instantiate a PLL for each transceiver bank							used. </li>						            <li class="li" id="nik1398707062627__li_BBAD450A241A4060B4D93223EB76E599">Connect the								<samp class="ph codeph">tx_bonding_clocks</samp> output from each							PLL to (up to) six channels in the same transceiver bank. </li>						            <li class="li" id="nik1398707062627__li_6AF38C5A073344FFB2240FB41E99F220">Connect the PLL							IP core to the PHY IP core by duplicating the output of the PLL[5:0] for							the number of transceiver channels used in the bonding group. </li>					          </ul>				        </li>			      </ol>		    </div>		    <div class="section" id="nik1398707062627__section_ody_dyq_4z"><h2 class="title sectiontitle">Steps to recalibrate the PLL after power up calibration</h2>			      			      <ol class="ol" id="nik1398707062627__ol_g2x_jbg_ly">				        <li class="li">Dynamic reconfigure the PLL to change the feedback from the					master CGB to feedback from PLL.<ul class="ul" id="nik1398707062627__ul_o1y_mbg_ly">						            <li class="li">For ATX PLL, Read-Modify-Write 0x1 to offset address							0x110[2] of the ATX PLL.</li>						            <li class="li">For fPLL, Read-Modify-Write 0x1 to offset address							0x126[0] of the fPLL.</li>					          </ul>            </li>				        <li class="li">Recalibrate the PLL.</li>				        <li class="li">After recalibration completes, ensure the PLL achieves lock.					Dynamic reconfigure the PLL to change the feedback to master CGB. <ul class="ul" id="nik1398707062627__ul_v5l_wbg_ly">						            <li class="li">For ATX PLL, Read-Modify-Write 0x0 to offset address							0x110[2] of the ATX PLL.</li>						            <li class="li">For fPLL, Read-Modify-Write 0x0 to offset address							0x126[0] of the fPLL.</li>					          </ul>            </li>				        <li class="li">Recalibrate TX PMA of all the bonded channels driven by the ATX					PLL or the fPLL.</li>			      </ol>			      <div class="note note" id="nik1398707062627__note_N10148_N1001C_N10019_N10001"><span class="notetitle">Note:</span> For this 10-channel example,				two ATX PLLs are instantiated. Six channels of the <samp class="ph codeph">tx_bonding_clocks</samp> on the Native PHY IP core are connected to the first				ATX PLL and the remaining four channels are connected to the second ATX PLL's					<samp class="ph codeph">tx_bonding_clock </samp>outputs. </div>		    </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415488931807" title="When you use the ATX PLL in your application, and it requires a line rate or clock frequency change, you must recalibrate the ATX PLL after you have made the changes.">ATX PLL Recalibration</a></div><div><a class="link" href="#nik1415488945900">Fractional PLL Recalibration</a></div><div><a class="link" href="#nik1415587287471">PMA Recalibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707062939">
          <h1>
          
            Implementing PLL Cascading 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">In PLL cascading, the output of the first PLL feeds the input reference			clock to the second PLL. </p>		    <p class="p">For example, if the input reference clock has a fixed frequency, and the			desired data rate was not an integer multiple of the input reference clock, the first			PLL can be used to generate the correct reference clock frequency. This output is fed as			the input reference clock to the second PLL. The second PLL generates the clock			frequency required for the desired data rate. </p>		    <div class="p">The transceivers in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices support fPLL to			fPLL cascading. For OTN and SDI applications, there is a dedicated clock path for			cascading ATX PLL to fPLL in Arria 10 production silicon. Only maximum two PLLs are			allowed in the cascading chain.<div class="note note" id="nik1398707062939__note_N10020_N1001C_N1000F_N10001"><span class="notetitle">Note:</span> When the fPLL is used as a cascaded fPLL (downstream fPLL), a user				recalibration on the fPLL is required. Refer to "User Recalibration" section in				"Calibration" chapter for more information.</div>      </div>				    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707062939__fig_N1002A_N10012_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 197.&nbsp;</span>PLL Cascading</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1404797398249.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">			      <strong class="ph b">Steps to implement fPLL to fPLL cascading: </strong>      </p>		    <ol class="ol" id="nik1398707062939__ol_77F39ADA8D9749FBBBC834673D3BFB4B">			      <li class="li" id="nik1398707062939__li_A68389E53E834074BF853FDF80292A04">Instantiate the fPLL IP				core. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a> for detailed				steps.</li>			      <li class="li">Set the following configuration settings for the fPLL IP core in the					<span class="ph uicontrol">Parameter Editor</span>:<ul class="ul">					          <li class="li">Set the <span class="ph uicontrol">fPLL Mode</span> to							<span class="ph uicontrol">Cascade Source</span>.</li>					          <li class="li">Set the <span class="ph uicontrol">Desired output clock							frequency</span>.</li>				        </ul>         </li>			      <li class="li" id="nik1398707062939__li_8984CB3770DD4E368E991FB3E00A8C0F">Instantiate the fPLL IP				core (the second PLL in PLL cascading configuration). Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707031838" title="The fPLL IP core for Arria 10 transceivers provides access to fPLLs in hardware. One instance of the fPLL IP core represents one fPLL in the hardware.">Instantiating the fPLL IP Core</a> for detailed				steps.</li>			      <li class="li" id="nik1398707062939__li_DD2D407C993B4565BB65D9EC9CE0A399">Configure the second fPLL IP core				for the desired data rate and the reference clock frequency. Set reference clock				frequency for the second fPLL same as the output frequency of the first fPLL. </li>			      <li class="li">Connect the fPLL IP core (cascade source) to fPLL IP core				(transceiver PLL) as shown in the above figure. Ensure the following connections:<ul class="ul">					          <li class="li">The fPLL has an output port <samp class="ph codeph">hssi_pll_cascade_clk</samp>. Connect this port to the second fPLL's							<samp class="ph codeph">pll_refclk0</samp> port. </li>				        </ul>			      </li>			      <li class="li">Set the source (upstream) fPLL bandwidth to Low setting and the destination				(downstream) fPLL bandwidth to High setting.</li>			      <li class="li">If the input reference clock is available at device power-up, the first PLL				is				calibrated during the power-up calibration. The second PLL need to be recalibrated.				Refer to the <em class="ph i">User Recalibration</em> section. If the input				reference clock is not available at device power-up, then re-run the calibration for				the first PLL. After the first PLL has been calibrated, re-calibrate the second				PLL.</li>		    </ol>		    <p class="p">         <strong class="ph b">Notes:</strong>      </p>		    <ul class="ul">			      <li class="li">No special configuration is required for the Native PHY instance. </li>			      <li class="li">ATX PLL to fPLL cascading mode is added to address the OTN and SDI				jitter requirement. In this mode, ATX PLL generates a relatively high and clean				reference frequency in fractional mode. The reference is driving the fPLL, which is				running in integer mode. Overall cascaded two PLLs, synthesize a needed frequency				for a given data rate.</li>		    </ul>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415408064161">User Recalibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707064227">
          <h1>
          
            Mix and Match Example 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707064227__section_3BD26E1451FF4D148A27D493EB6E4271">			      <p class="p">In				the Arria 10 transceiver architecture,				the				separate Native PHY				IP core				and				the				PLL				IP				core scheme allows great flexibility. It is easy to share				PLLs and reconfigure data rates. The following design example illustrates PLL				sharing and both bonded and non-bonded clocking configurations. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707064227__fig_3193E71306C842C4B2BA30B3E3268C11"><span class="figcap"><span class="enumeration fig-enumeration">Figure 198.&nbsp;</span>Mix and Match Design Example</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707064227__image_9C031DD3E691499B879C92333DAC33CF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707063219.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>		    </div>		    <div class="section" id="nik1398707064227__section_ACBC67EC769D44B9B507F6E645E0CB2F"><h2 class="title sectiontitle">PLL Instances</h2>			      			      <p class="p"> In this example, two ATX PLL instances and five fPLL instances are used.				Choose an appropriate reference clock for each PLL instance. The <span class="ph uicontrol"> IP Catalog </span> lists the available PLLs. </p>			      <p class="p">Use the following data rates and configuration settings for PLL				IP cores: 		</p>			      <ul class="ul" id="nik1398707064227__ul_ADA33EEFDBFE4A0FA66E6849304FBF9C">				        <li class="li" id="nik1398707064227__li_E3FD989EFEDB48859D87A2399B4070FF">					Transceiver PLL Instance					0: ATX PLL with output clock frequency of 6.25 GHz					<ul class="ul" id="nik1398707064227__ul_C5CC00B710764DED84580E1DB4D0D754">						            <li class="li" id="nik1398707064227__li_63DAADC0C4AE4779B9CD58472821111D">Enable the Master CGB							and bonding output clocks. 				</li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_14A3361C028844DCB0BE00E4C57F9C9A"> Transceiver PLL instance 1: fPLL					with output clock frequency of 5.1625 GHz </li>				        <li class="li" id="nik1398707064227__li_C730321F65FF42DA9E7F6C64021DACAA">Transceiver PLL instance 2: fPLL					with output clock frequency of 5.1625 GHz </li>				        <li class="li" id="nik1398707064227__li_6D1075AE3B034805ABFFA65EAED27130">Transceiver PLL instance 3: fPLL					with output clock frequency of 0.625 GHz <ul class="ul" id="nik1398707064227__ul_FA68533681CC454884A4C78C375569CA">						            <li class="li" id="nik1398707064227__li_778DAEC153FA48F8A3C19BC901ED6E9A"> Select the								<span class="ph uicontrol">Use as Transceiver PLL</span>							option. </li>					          </ul>            </li>				        <li class="li" id="nik1398707064227__li_9CB77524197646359C320776548AB4FD"> Transceiver PLL instance 4: fPLL					with output clock frequency of 2.5 GHz <ul class="ul" id="nik1398707064227__ul_58416CC250044A9380A9B4C5D76B88AB">						            <li class="li" id="nik1398707064227__li_A04942C2BB4D41CFACE3CCF7BA3922B3"> Select								<span class="ph uicontrol">Enable PCIe* clock output port</span>							option. </li>						            <li class="li" id="nik1398707064227__li_03EEDA098B984360A29437B26605DFAC"> Select								<span class="ph uicontrol">Use as Transceiver PLL</span>								option.<ul class="ul" id="nik1398707064227__ul_7A713FF541B04CC7BBF93B107C5A2C88">								                <li class="li" id="nik1398707064227__li_4E9FA554BCE5452387E11409F3BBCB49">Set									Protocol Mode to PCIe Gen2. </li>							              </ul>						            </li>						            <li class="li" id="nik1398707064227__li_B6D5BAA01A894E9B89863D16D672BFD7"> Select the								<span class="ph uicontrol">Use as Core PLL</span> option <ul class="ul" id="nik1398707064227__ul_0EC2D7D21A824B78A14F910CBA794CEF">								                <li class="li" id="nik1398707064227__li_63A569EF320546ECBAE54146B9E783BD"> Set									the <span class="ph uicontrol">Desired frequency</span> to									500 MHz with a phase shift of 0 ps. </li>							              </ul>						            </li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_A31A050ADA6F494DBD4FE19A4569600E">					Transceiver PLL instance					6: ATX PLL with output clock frequency of 4 GHz					<ul class="ul" id="nik1398707064227__ul_EC41CF9B4514499B881DFDD814514940">						            <li class="li" id="nik1398707064227__li_B33A4902C6B8435FBDF3726D85DF9E2E">Enable Master CGB and							bonding output clocks. 				</li>						            <li class="li" id="nik1398707064227__li_C2CB18CD1A904D5296047A8A7F6E49EC">							Select							<span class="ph uicontrol">Enable PCIe clock switch interface</span>							option.</li>						            <li class="li" id="nik1398707064227__li_68A732DC8C0E4ADDAE90F259930D7AA0">							Set							<span class="ph uicontrol">Number of Auxiliary MCGB Clock Input ports</span>							to 1.</li>					          </ul>				        </li>			      </ul>		    </div>		    <div class="section" id="nik1398707064227__section_3F395D0123C749F6AA21D62FBAD80EB9"><h2 class="title sectiontitle">Native PHY IP Core Instances</h2>			      			      <p class="p">In this example, four Transceiver Native PHY IP core instances and four				10GBASE-KR PHY IP instances are used. Use the following data rates and configuration				settings for the PHY IPs: </p>			      <ul class="ul" id="nik1398707064227__ul_2B274884DFA646438D4E453B225B371E">				        <li class="li" id="nik1398707064227__li_C523AB7A9D2D4D5E84E738933071B1C5">					12.5 Gbps Interlaken with					a bonded group of 10 channels					<ul class="ul" id="nik1398707064227__ul_56B695948C7643E79881D35712B72C9E">						            <li class="li" id="nik1398707064227__li_1E6963D0BBE44C5786D762754FD07CA0">Set the Interlaken 10x12.5 Gbps							preset from the Arria 10 Transceiver Native PHY IP core GUI. </li>						            <li class="li" id="nik1398707064227__li_E41CE3D5AC3F4DA0AB7B2AEC539F5F39">							Refer to							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706823111">Interlaken</a>							for more							details.						</li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_38865547605E45B9836249CB00F37FC6">					Custom multi-data rate					1.25G/9.8G/10.3125 Gbps non-bonded group of four channels					<ul class="ul" id="nik1398707064227__ul_90026DA871FA48239A9718F4CAA53833">						            <li class="li" id="nik1398707064227__li_B97A09613DBD4E2284219AC11646EBB3">							Set the							<span class="ph uicontrol">Number of data channels</span>							to 4.						</li>						            <li class="li" id="nik1398707064227__li_3A3ADEBBC8864F6BAE099A58329DB745">							Set							<span class="ph uicontrol">TX channel bonding</span>							to Not Bonded.						</li>						            <li class="li" id="nik1398707064227__li_BB045B7CB0DB450785BC22C480763765">							Under the							<span class="ph uicontrol">TX PMA</span>							tab, set the							<span class="ph uicontrol">Number of TX PLL clock inputs per channel</span>							to 3.						</li>						            <li class="li" id="nik1398707064227__li_E654EB32B24E414FA6F9003A7DB54D95">							Under the							<span class="ph uicontrol">RX PMA</span>							tab, set the							<span class="ph uicontrol">Number of CDR reference clocks</span>							to 3.						</li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_C16DA76D7B7D4D9595B50BB4210FD771">					1.25 Gbps Gigabit Ethernet					with a non-bonded group of two channels					<ul class="ul" id="nik1398707064227__ul_254750335B0A4F9AA9AB3C99487AC9D1">						            <li class="li" id="nik1398707064227__li_53994F9A330D4F5C9837B36092BBD876"> Set the <span class="ph uicontrol">GIGE-1.25Gbps</span> preset from the Arria 10							Transceiver Native PHY IP core GUI. </li>						            <li class="li" id="nik1398707064227__li_D284CF8A4F944467BF5285B87CEC2BD6">							Change the							<span class="ph uicontrol">Number of data channels</span>							to 2.						</li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_89EF00B498AB42CA84B2603D3F3967D0">					PCIe Gen3 with a bonded					group of 8 channels					<ul class="ul" id="nik1398707064227__ul_152BAFFC4444400FA43F81BD40338F94">						            <li class="li" id="nik1398707064227__li_C0742CACBDA54971ACD0DA948FE9CF6D"> Set the <span class="ph uicontrol">PCIe PIPE Gen3x8 </span> preset from the Arria							10 Transceiver Native PHY IP core GUI. </li>						            <li class="li" id="nik1398707064227__li_0D9AC5268F104A3BB85A4E928F45D837"> Under <span class="ph uicontrol">TX Bonding options</span>, set the <span class="ph uicontrol">PCS TX channel bonding master</span> to channel 5. <div class="note note" id="nik1398707064227__note_N10173_N10167_N1015A_N10156_N100E4_N100D8_N1000E_N10001"><span class="notetitle">Note:</span> The PCS TX channel bonding master must be physically								placed in channel 1 or channel 4 within a transceiver bank. In this								example, the 5th channel of the bonded group is physically placed at								channel 1 in the transceiver bank. </div>						            </li>						            <li class="li" id="nik1398707064227__li_4175EC629390400B9D63D3D86740AFAF">							Refer to							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706912786">PCI Express (PIPE)</a>							for more							details.						</li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_CE458E8BB59440DB8522BE99A60CC74F">					10.3125 Gbps 10GBASE-KR					non-bonded group of 4 channels					<ul class="ul" id="nik1398707064227__ul_9CD12B90818F49C29E1F8E80FD34AA94">						            <li class="li" id="nik1398707064227__li_A687F3B320DC42178934F87E5CA0C855">Instantiate the Arria							10 1G/10GbE and 10GBASE-KR PHY IP four times, with one instance for							each							channel. 				</li>						            <li class="li" id="nik1398707064227__li_3FC0B0E112DA4F30BE5C5C2954DB48A2">							Refer to							<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706878473">10GBASE-KR PHY IP Core</a>							for more details.						</li>					          </ul>				        </li>			      </ul>		    </div>		    <div class="section" id="nik1398707064227__section_27888FF62F87443BBA64A63B455520B1"><h2 class="title sectiontitle">Connection Guidelines for PLL and Clock Networks</h2>			      			      <ul class="ul" id="nik1398707064227__ul_DDC13C5379ED4826B85F888F19FBE73C">				        <li class="li" id="nik1398707064227__li_5DA9EA64F2064DC5ACF450C5EB3368B0">					For 12.5 Gbps Interlaken					with a bonded group of 10 channels, connect the					<samp class="ph codeph">tx_bonding_clocks</samp>					to the transceiver PLL's					<samp class="ph codeph">tx_bonding_clocks</samp>					output port. Make this connection					for all 10 bonded channels. This connection uses a master CGB and the					x6 / xN					clock line to reach all the channels in the bonded group.				</li>				        <li class="li" id="nik1398707064227__li_E9E60A1880AE46DB87F0193CAC0FF603"> Connect the <samp class="ph codeph">tx_serial_clk</samp> port of the first two instances of					the 10GBASE-KR PHY IP to the <samp class="ph codeph">tx_serial_clk</samp> port					of PLL instance 1 (fPLL at 5.1625 GHz). This connection uses the x1 clock line					within the transceiver bank. </li>				        <li class="li" id="nik1398707064227__li_5DA31F4D17424E11AE16A7E4A728803E"> Connect the <samp class="ph codeph">tx_serial_clk</samp> port of the remaining two instances					of the 10GBASE-KR PHY IP to the <samp class="ph codeph">tx_serial_clk</samp>					port of the PLL instance 2 (fPLL at 5.1625 GHz). This connection uses the x1					clock line within the transceiver bank. </li>				        <li class="li" id="nik1398707064227__li_6920587391744EAB954EB28CA349662B">					Connect the three					<samp class="ph codeph">tx_serial_clk</samp>					ports for the custom multi-data rate					PHY IP as follows:					<ul class="ul" id="nik1398707064227__ul_4D3F2F135D644560AB64376540EC795C">						            <li class="li" id="nik1398707064227__li_0A5D82195AA9422B93DB8A908003F712"> Connect <samp class="ph codeph">tx_serial_clk0</samp> port to the <samp class="ph codeph">tx_serial_clk</samp> port of PLL instance 2 (fPLL at 5.1625 GHz).							This PLL instance is shared with the two 10GBASE-KR PHY IP channels and							also uses the x1 clock line within the transceiver bank. </li>					          </ul>				        </li>				        <li class="li" id="nik1398707064227__li_5E8614D4B9E84BED91DF1B5C229CF755">					Connect the 1.25 Gbps					Gigabit Ethernet non-bonded PHY IP instance to the					<samp class="ph codeph">tx_serial_clk</samp>					port of the PLL instance 5. Make this					connection twice, one for each channel. This connection uses the x1 clock					line					within the transceiver bank.				</li>				        <li class="li" id="nik1398707064227__li_B74161FD96C741F4BC2E70F7601FA4CB">					Connect the PCIe Gen3					bonded group of 8 channels as follows:					<ul class="ul" id="nik1398707064227__ul_326F71D0B8494586A7A56AE2DD3DDBC1">						            <li class="li" id="nik1398707064227__li_09C620AC12B9444F854FC150DC701533">							Connect the							<samp class="ph codeph">tx_bonding_clocks</samp>							of the PHY IP to the							<samp class="ph codeph">tx_bonding_clocks 				  </samp>							port of the Transceiver PLL Instance 6. Make this							connection for each of the 8 bonded channels.						</li>						            <li class="li" id="nik1398707064227__li_096B1A5D928747FDAF126519AF33DC17">							Connect the							<samp class="ph codeph">pipe_sw_done</samp>							of the PHY IP to the							<samp class="ph codeph">pipe_sw</samp>							port of the transceiver PLL instance 6.						</li>						            <li class="li" id="nik1398707064227__li_90F5E47F132B4544BCF157F4390EB03A">							Connect the							<samp class="ph codeph">pll_pcie_clk</samp>							port of the PLL instance 5 to the							PHY IP's							<samp class="ph codeph">pipe_hclk_in 				  </samp>							port.						</li>						            <li class="li" id="nik1398707064227__li_FAE55F375BEE4F9F990423153819140B">							Connect							<samp class="ph codeph">tx_serial_clk</samp>							port of the PLL instance 5 to the							<samp class="ph codeph">mcgb_aux_clk0</samp>							port of the PLL instance 6. This							connection is required as a part of the PCIe speed negotiation protocol.						</li>					          </ul>				        </li>			      </ul>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1423245019355">
          <h1>
          
            Timing Closure Recommendations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">       <span class="shortdesc"></span>Register mode is harder to close timing in		Arria 10 devices. <span class="keyword">Intel</span> recommends using negative edge capture on		the RX side for periphery to core transfers greater than 240 MHz. To be specific, capture on		a negative edge clock in the core and then immediately transfer to a positive edge		clock.</div>		    <div class="section" id="jba1423245019355__section_N10014_N10010_N10001">         <ul class="ul">            <li class="li"> Use PCLK clock network for frequencies up to 250 MHz. </li>            <li class="li"> Local routing is recommended for higher frequencies. </li>         </ul>		    </div>      <div class="section" id="jba1423245019355__section_N10026_N10010_N10001">          <div class="p">For core to periphery transfers on TX targeting higher frequencies (beyond 250				MHz), <span class="keyword">Intel</span> recommends using TX Fast Register mode as the				PCS FIFO mode. This is the mode with PCLK that should be used by default for most				10GbE 1588 modes and 9.8 Gbps/10.1376 Gbps CPRI mode.<ul class="ul">					          <li class="li">You can use local routing to get up to 320 MHz in Register mode for the						highest speed grade.</li>				        </ul>         </div>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="ecz1527612660796">
          <h1>
          
            PLLs and Clock Networks Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="ecz1527612660796__table_xz3_z3g_zdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d252443e88" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d252443e91" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made							the following change:<ul class="ul" id="ecz1527612660796__ul_qk4_ndq_vdb">								                <li class="li">For <cite class="cite">fPLL IP										Core</cite>, added <span class="ph uicontrol">OTN_direct</span>, <span class="ph uicontrol">SATA_Gen3</span> and <span class="ph uicontrol">HDMI</span> to the range for <span class="ph uicontrol">Protocol									Mode</span>.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_wyl_kv4_z1b">								                <li class="li">Updated the "ATX PLL-to-ATX PLL Spacing									Guidelines" section with GT channels information.</li>								                <li class="li">Added note "Sourcing reference clock from a									cascaded PLL output, global clock or core clock network will									introduce additional jitter to transmit PLL output. Refer to KDB									"How do I compensate for the jitter of PLL cascading or									non-dedicated clock path for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PLL reference clock?" for more									details."</li>								                <li class="li">Added guidance for jitter compliance for data									rates &gt;10 Gbps in the following sections:<ul class="ul" id="ecz1527612660796__ul_ad2_g2x_qbb">										                    <li class="li">"fPLL"</li>										                    <li class="li">"CMU PLL"</li>										                    <li class="li">"Input Reference Clock Sources"</li>									                  </ul>                        </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="ecz1527612660796__ul_jsz_wps_kx">								                <li class="li">New section <em class="ph i">Unused/Idle										Clock Line Requirements</em> added.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">							              <ul class="ul" id="ecz1527612660796__ul_ck2_v12_sv_joc3">								                <li class="li">Updated ATX PLL, fPLL and CMU PLL									parameters.</li>								                <li class="li">Updated ATX PLL and fPLL ports.</li>								                <li class="li">Added new parameters and ports when fPLL is									used in core mode.</li>								                <li class="li">Provided additional details for ATX PLL and									fPLL fractional mode usage in the "Delta Sigma Modulator"									section.</li>								                <li class="li">Added a new section describing "ATX PLL									multi-profile and embedded reconfiguration".</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2016.02.11</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_h1r_bj1_v5_joc14">								                <li class="li">Updated the optimal performance placement									guidelines for ATX PLL VCO frequencies. </li>								                <li class="li">Updated placement recommendations for									different protocols - OTU2e, OTU2, OC-192, 6G and 12G SDI.</li>								                <li class="li">Updated the "FPGA Fabric - Transceiver									Interface Clocking" figure.</li>								                <li class="li">Updated the maximum data rate to 25.8									Gbps.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_gw1_s5z_35_joc24">								                <li class="li">Updated the âPLL Cascadingâ figure.</li>								                <li class="li">Updated the "Dedicated Reference Clock Pins"									in the "Input Reference Clock Sources" section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_bqv_gmj_vt">								                <li class="li">Updated ATX PLL, CMU PLL and fPLL									Configuration Options, Parameters and Settings.</li>								                <li class="li">Updated ATX PLL placement in figures and									examples.</li>								                <li class="li">Clarified PLL to PLL cascade support.</li>								                <li class="li">Created TX PLL Recommendations based on									datarates.</li>								                <li class="li">Updated ATX PLL, fPLL and CMU PLL Quartus									settings.</li>								                <li class="li">Added details and figures for the fPLL driving									the fabric use cases.</li>								                <li class="li">Updated PLL Feedback and Cascading Clock									Network figure.</li>								                <li class="li">Updated steps to implement PLL cascading.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_cvv_bj2_wr">								                <li class="li">Updated ATX PLL, CMU PLL and FPLL Configuration									Options, Parameters and Settings.</li>								                <li class="li">Modified Transmit PLLs Data Rate Range in Arria									10 Devices.</li>								                <li class="li">Increased xN clock network channel span. </li>								                <li class="li">Added ATX PLL to fPLL cascading details.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="ecz1527612660796__ul_urz_1ml_xq">								                <li class="li">Added a note about PLL cascading support in									ACDS 14.1 version of Quartus II software.</li>								                <li class="li">Corrected the minimum data rate supported by									ATX PLL in Table: Transmit PLLs in Arria 10 Devices.</li>								                <li class="li">Corrected the error in <span class="ph uicontrol">PLL output frequency</span> range for									ATX PLL and CMU PLL IP cores.</li>								                <li class="li">Corrected the <span class="ph uicontrol">PLL										reference clock frequency</span> range for ATX PLL IP									core.</li>								                <li class="li">Added a note about jitter performance in <cite class="cite">Input Reference Clock Sources</cite>									section.</li>								                <li class="li">Updated the <cite class="cite">Mix and										Match Design Example</cite> figure to indicate that MCGB is									used in the example.</li>								                <li class="li">Changed the minimum data rate supported by the									PLLs to 1 Gbps.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%"> Made the following changes: <ul class="ul" id="ecz1527612660796__ul_nql_zmg_zdb">								                <li class="li"> Changed the maximum data rate for GT channels									to 25.8 Gbps. </li>								                <li class="li">Changed figure "Arria 10 PLLs and Clock									Networks" to indicate channel 0,1,3, and 5 have only the CDR									PLL.</li>								                <li class="li">Updated figure "x1 Clock Lines" to indicate									that the channel PLL of channel 1 and channel 4 can be used as									CMU PLL or as a CDR.</li>								                <li class="li">Updated <cite class="cite">ATX PLL, fPLL,										and CMU PLL</cite> section with a clarification about input									reference clock frequency stability at device power-up.</li>								                <li class="li">Updated <cite class="cite">Instantiating										ATX PLL, fPLL, and CMU PLL</cite> topics with new IP									instantiation flow.</li>								                <li class="li">Updated ATX PLL and fPLL architecture block									diagrams to show global clock or core clock as an input									reference clock.</li>								                <li class="li">Updated <cite class="cite">ATX PLL										IP</cite> section with 14.0 A10 release changes<ul class="ul" id="ecz1527612660796__ul_oql_zmg_zdb">										                    <li class="li">Added fractional mode support.</li>										                    <li class="li">Added embedded debug parameters in											table ATX PLL Dynamic Reconfiguration.</li>									                  </ul>                        </li>								                <li class="li">Updated <cite class="cite">fPLL IP</cite>									section with 14.0A10 release changes<ul class="ul" id="ecz1527612660796__ul_pql_zmg_zdb">										                    <li class="li">Removed "fPLL -Clock Switch over											Parameter and Settings" table.</li>										                    <li class="li">Updated table "fPLL Parameter and											Settings".</li>										                    <li class="li">Added embedded debug parameters in											table "fPLL - Dynamic Reconfiguration Parameters and											Settings".</li>										                    <li class="li">Removed <span class="ph uicontrol">Number of auxiliary MCGB clock input ports from												fPLL IP</span> parameters.</li>									                  </ul>                        </li>								                <li class="li">Added global clock or core clock as an input									reference clock source.</li>								                <li class="li">Added a new section for <cite class="cite">Global Clock or Core Clock as an Input Reference										Clock</cite>.</li>								                <li class="li">Updated figure "Input Reference Clock									Sources".</li>								                <li class="li">Updated <cite class="cite">Dedicated										Reference Clock Pins</cite> section "Dedicated Reference									Clock Pins".<ul class="ul" id="ecz1527612660796__ul_qql_zmg_zdb">										                    <li class="li">Added a connection to indicate that											dedicated refclk pins can drive the reference clock											network.</li>										                    <li class="li">Removed a wrong connection from the											diagram.</li>									                  </ul>                        </li>								                <li class="li">Updated <cite class="cite">xN Clock										Lines</cite> section with maximum channel span limitations									and added a exception for QPI protocols.</li>								                <li class="li">Added a new image in the <cite class="cite">FPGA Fabric-Transceiver Interface Clocking</cite>									section.</li>								                <li class="li">Added a new section for <cite class="cite">Channel Bonding</cite> describing PMA bonding, PMA and PCS									bonding in detail.</li>								                <li class="li">Removed xN Clock Network Data Rate Restrictions									table.</li>								                <li class="li">Updated chapter to indicate Arria 10									Transceivers support fPLL to fPLL, fPLL to ATX PLL, and fPLL to									CMU PLL cascading.</li>								                <li class="li">Updated <cite class="cite">Using PLLs and										Clock Networks</cite> section<ul class="ul" id="ecz1527612660796__ul_rql_zmg_zdb">										                    <li class="li">Changed MegaWizard references to IP											Catalog and Parameter Editor.</li>										                    <li class="li">Updated the valid configurations for											PLL IP and Native PHY IP per 14.0A10 release											change.</li>									                  </ul>                        </li>								                <li class="li">Removed Table "xN Clock Network Data Rate									Restrictions".</li>								                <li class="li">Updated the chapter to indicate Arria 10									transceivers support to fPLL to fPLL, fPLL to ATX PLL, and fPLL									to CMU PLL cascading.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d252443e88 " valign="top" width="70.0pt">2013.12.02 </td>						            <td align="left" class="entry" headers="d252443e91 " valign="top" width="NaN%">Initial release. </td>					          </tr>				        </tbody>			      </table></div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398706951368">
          <h1>
          
            Resetting Transceiver Channels 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">To ensure that transceiver channels are ready to transmit and			receive data, you must properly reset the transceiver PHY. <span class="keyword">Intel</span> recommends a reset sequence that ensures the physical coding sublayer (PCS) and			physical medium attachment (PMA) in each transceiver channel initialize and function			correctly.</span> You can either use the Transceiver PHY Reset Controller or create		your own reset controller.</div></div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707067572">
          <h1>
          
            When Is Reset Required? 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"> 	     <p class="p">You can reset the transmitter (TX) and receiver (RX) data paths independently or			together. The recommended reset sequence requires reset and initialization of the PLL			driving the TX or RX channels, as well as the TX and RX datapaths. A reset is required			after any of the following events: </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707067572__table_3B06719ABB804069B663EE889597FA00" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 244. &nbsp;</span>Reset Conditions</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d253346e147" valign="top" width="26.31578947368421%"> Event 			 </th> 			               <th class="entry" id="d253346e150" valign="top" width="73.68421052631578%"> Reset Requirement 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">Device power up and configuration 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset to the transceiver PHY and the associated PLLs				to a known initialize state. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">PLL reconfiguration 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset to ensure that the PLL acquires lock and also to reset the							PHY. Both the PLL and the transmitter channel must be held in reset							before performing PLL reconfiguration.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">PLL reference clock frequency change 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%"> Requires reset to the PLL to ensure PLL lock. You must also				reset the PHY. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">PLL recalibration 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset to the PLL to ensure PLL lock. You must also reset the							PHY. Both the PLL and the transmitter channel must be held in reset							before performing PLL recalibration.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">PLL lock loss or recovery 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset after a PLL acquired lock from a momentary loss				of lock. You must also reset the PHY. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">Channel dynamic reconfiguration 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires holding the channel in reset before performing a dynamic							reconfiguration that causes rate change. A PLL reset is not required							during channel reconfiguration.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">Optical module connection 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset of RX to ensure lock of incoming data. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d253346e147 " valign="top" width="26.31578947368421%">RX CDR lock mode change 			 </td> 			               <td class="entry" headers="d253346e150 " valign="top" width="73.68421052631578%">Requires reset of the RX channel any time the RX clock and				data recovery (CDR) block switches from lock-to-reference to lock-to-data RX				channel. 			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1445556573309">
          <h1>
          
            Transceiver PHY Implementation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1445556573309__section_N10011_N1000E_N10001">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1445556573309__fig_5F0B9216F8934EE09417B72E45D0B5F8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 199.&nbsp;</span>Typical Transceiver PHY Implementation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1445556573309__image_sqk_1sz_5t" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706950287.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">            <strong class="ph b">Transceiver Reset Endpoints</strong>âThe Transceiver PHY IP core				contains Transceiver Reset Endpoints (TREs)<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1445556573309__fn_TRE"><sup><span class="enumeration fn-enumeration">60</span></sup></a>            . </p>			      <p class="p">            <strong class="ph b">Transceiver Reset Sequencer</strong>âThe Quartus Prime software				detects the presence of TREs and automatically inserts only one Transceiver Reset				Sequencer (TRS)<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1445556573309__fn_TRE"><sup><span class="enumeration fn-enumeration">60</span></sup></a>. The <samp class="ph codeph">tx_analogreset</samp> and <samp class="ph codeph">rx_analogreset </samp> requests from the reset controller				(User coded or Transceiver PHY Reset Controller) is received by the TREs. The TRE				sends the reset request to the TRS for scheduling. TRS schedules all the requested				PMA resets and sends them back to TREs. You can use either Transceiver PHY Reset				Controller or your own reset controller. However, for the TRS to work correctly, the				required timing duration must be followed. See <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707069857__fig_t3f_lqk_h5">Figure 200</a>				for required timing duration.</p>			      <div class="note note" id="mta1445556573309__note_N10033_N10019_N10001"><span class="notetitle">Note:</span> 				        <ul class="ul" id="mta1445556573309__ul_rsm_51x_hv">					          <li class="li">The TRS IP is an inferred block and is not visible in the RTL. You have no						control over this block.</li>				        </ul>			      </div>			      <p class="p">            <strong class="ph b">CLKUSR connection</strong>âThe clock to the TRS must be stable				and free-running (100-125 MHz). By default, the Quartus Prime software automatically				connects the TRS clock input to the CLKUSR pin on the device. If you are using the				CLKUSR pin for your own logic (feeding it to the core), you must instantiate <samp class="ph codeph">altera_a10_xcvr_clock_module</samp>:</p>			      <pre class="pre codeblock">altera_a10_xcvr_clock_module reset_clock (.clk_in(mgmt_clk));</pre>			      <p class="p">For more information about the CLKUSR pin, refer to the <cite class="cite">Arria 10 Pin Connection Guidelines</cite>.</p>			      <div class="note note" id="mta1445556573309__note_N10031_N10017_N10012_N1000F_N10001"><span class="notetitle">Note:</span> To successfully complete the				calibration process, the reference clocks driving the PLLs (ATX PLL, fPLL, CDR/CMU				PLL) must be stable and free running at start of FPGA configuration. Otherwise,				recalibration				is				necessary.</div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/dp/arria-10/pcg-01017.pdf" target="_blank">Arria 10 Pin Connection Guidelines</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1415404156118" title="For more information about the calibration process">Calibration</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a id="mta1445556573309__fn_TRE"><sup>60</sup></a>  There is only one centralized TRS instantiated for one or more					Native PHY.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707067962">
          <h1>
          
            How Do I Reset? 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">You reset a transceiver PHY or PLL by integrating a reset		controller in your system design to initialize the PCS and PMA blocks. You can		save time by using the <span class="keyword">Intel</span>-provided Transceiver PHY Reset Controller IP		core, or you can implement your own reset controller that follows the		recommended reset sequence. You can design your own reset controller if you		require individual control of each signal for reset or need additional control		or status signals as part of the reset functionality.	 </span>   </div>		    <p class="p">You can choose from two models for resetting the transceivers, based on your			applications:</p>		    <ul class="ul" id="nik1398707067962__ul_dzq_yml_rt">			      <li class="li">Model 1âDefault model (Minimum Assertion Time Requirement)<p class="p">Choose the <span class="ph uicontrol">Arria 10 Default Settings</span>					preset for the Transceiver PHY Reset Controller IP.</p>            <p class="p">The					chapter <em class="ph i">Transceiver Reset Control in Arria 10 Devices</em> explains the					default model in detail.</p>         </li>			      <li class="li">Model 2âAcknowledgment model<p class="p">This model uses an event-driven mechanism. The					model is used for applications with strict timing requirements.</p>         </li>		    </ul>	  </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1444888889893">
          <h1>
          
            Model 1: Default Model 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707069857">
          <h1>
          
            Recommended Reset Sequence 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1398707069857__section_N10012_N1000F_N10001"><h2 class="title sectiontitle">How to Enable Model 1</h2>			      			      <p class="p"> Choose the <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707069857__fig_t3f_lqk_h5">Figure 200</a> for				the Transceiver PHY Reset Controller IP. This populates the reset duration fields				with the correct values required by the transceiver reset sequencer (TRS).</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707069857__fig_t3f_lqk_h5"><span class="figcap"><span class="enumeration fig-enumeration">Figure 200.&nbsp;</span>Arria 10 Default Settings Preset</span><div class="figbody">				        				        <img xmlns="" class="image doc-portal-img" height="NaN" id="nik1398707069857__image_zzw_lf4_vx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/czp1478279677007.png" width="NaN">			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707069857__fig_B14BFC258A104A2BA27A65837C74F400"><span class="figcap"><span class="enumeration fig-enumeration">Figure 201.&nbsp;</span>Transmitter and Receiver Reset Sequence</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707069857__image_6A4CB4460CAA45CC9E0689E7FC1E0101" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707068352.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>		    </div>	  </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707073658">
          <h1>
          
            Resetting the Transmitter During Device Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">Follow this reset sequence to reset the PLL or the analog or			digital blocks of the transmitter at any point during the device operation.		</span>Use this reset sequence to reestablish a link or after dynamic reconfiguration.		The following steps detail the transmitter reset sequence during device operation. The step		numbers correspond to the numbers in the following figure.</div> 	     <ol class="ol" id="nik1398707073658__ol_5F64EC2CA9FA400DB01B25D22D195918"> 		       <li class="li" id="nik1398707073658__li_BE6EE447145A4171BD41821E8EF88FB9">Perform the following steps:		  		  <ol class="ol" id="nik1398707073658__ol_0F8F03505E674AE28CFF1471588AFDA4" type="a"> 			            <li class="li" id="nik1398707073658__li_F953001DD0634C408980A4F55AAC6AB0"> Assert <samp class="ph codeph">tx_analogreset</samp>, <samp class="ph codeph">pll_powerdown</samp>,						and <samp class="ph codeph">tx_digitalreset</samp> while <samp class="ph codeph">pll_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp> are low. </li> 			            <li class="li" id="nik1398707073658__li_1D2FE15F802648DD81FFC1309B549BF5">Deassert <samp class="ph codeph">pll_powerdown</samp> after a minimum duration of 70 Î¼s. </li> 			            <li class="li" id="nik1398707073658__li_AF7C056EB03E484FB6727C9A51BB5003">Deassert 				<samp class="ph codeph">tx_analogreset</samp>. This step can be done at the same time or after you				deassert 				<samp class="ph codeph">pll_powerdown</samp>. 			 </li> 		          </ol> 		       </li> 		       <li class="li" id="nik1398707073658__li_29A39041C49948AAB16A74D3212A7D47">The <samp class="ph codeph">pll_locked</samp> signal goes high after the TX PLL acquires lock. Wait for a				minimum of 70 Î¼s after deasserting <samp class="ph codeph">tx_analogreset</samp> to monitor the					<samp class="ph codeph">pll_locked</samp> signal.</li> 		       <li class="li" id="nik1398707073658__li_D89BEC863A40407FA6607A7DDBE8B7C5"> Deassert <samp class="ph codeph">tx_digitalreset</samp>, after <samp class="ph codeph">pll_locked</samp>				goes high. The <samp class="ph codeph">tx_digitalreset</samp> signal must stay asserted for a				minimum <samp class="ph codeph">t<sub class="ph sub">tx_digitalreset</sub>            </samp> duration after					<samp class="ph codeph">tx_analogreset</samp> is deasserted. <div class="note note" id="nik1398707073658__note_N10072_N10066_N10019_N10016_N10001"><span class="notetitle">Note:</span>  You must reset the					PCS blocks by asserting <samp class="ph codeph">tx_digitalreset</samp>, every					time you assert <samp class="ph codeph">pll_powerdown</samp> and <samp class="ph codeph">tx_analogreset</samp>. </div>			      </li> 	     </ol> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707073658__fig_ECF889815DB24EFF8B0DC1F51446AABE"><span class="figcap"><span class="enumeration fig-enumeration">Figure 202.&nbsp;</span>Transmitter Reset Sequence During Device Operation</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707073658__image_q1y_k2q_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444939727208.svg" type="image/svg+xml"></embed>		    </div></div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707076303">
          <h1>
          
            Resetting the Receiver During Device Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">Follow this reset sequence to reset the analog or digital blocks of the receiver at any			point during the device operation. Use this reset to re-establish a link or after			dynamic reconfiguration.</p>	  </div><div class="topic reference nested1" id="mta1444940464864" lang="en-us" xml:lang="en-us">	  <h2 class="title topictitle2">Clock Data Recovery in Auto Lock Mode</h2>	  <div class="body refbody">		    <div class="section" id="mta1444940464864__section_N10011_N1000E_N10001">			      <p class="p">The step numbers correspond to the numbers in the following figure:</p>			      <ol class="ol" id="mta1444940464864__ol_5F64EC2CA9FA400DB01B25D22D195918">				        <li class="li" id="mta1444940464864__li_BE6EE447145A4171BD41821E8EF88FB9">					          <p class="p">Assert <samp class="ph codeph">rx_analogreset</samp> and							<samp class="ph codeph">rx_digitalreset</samp>. Ensure that <samp class="ph codeph">rx_cal_busy</samp> is low. You must reset the PCS by						asserting <samp class="ph codeph">rx_digitalreset</samp> every time you							assert<samp class="ph codeph"> rx_analogreset</samp>. </p>				        </li>				        <li class="li" id="mta1444940464864__li_45626D7DCA8F43B6A3E4C396460C90F1"> Deassert <samp class="ph codeph">rx_analogreset</samp> after a minimum duration of 70 Î¼s. </li>				        <li class="li" id="mta1444940464864__li_29A39041C49948AAB16A74D3212A7D47"> Ensure <samp class="ph codeph">rx_is_lockedtodata</samp> is asserted for t<sub class="ph sub">LTD</sub>					(minimum of 4 Î¼s) before deasserting <samp class="ph codeph">rx_digitalreset</samp>.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444940464864__fig_F9244AEA3A2245BEA5F8AA79D1EDC96C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 203.&nbsp;</span>Resetting the Receiver During Device Operation (Auto					Mode)</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1444940464864__image_hlj_kfp_vx" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/lel1478291546923.svg" type="image/svg+xml"></embed>				        <div xmlns="" class="note note" id="mta1444940464864__note_N10075_N10067_N10016_N10001"><span class="notetitle">Note:</span>                <samp class="ph codeph">						rx_is_lockedtodata</samp> will toggle when there is no data at the					receiver input.<samp class="ph codeph"> rx_is_lockedtoref </samp>is a don't					care when <samp class="ph codeph">rx_is_lockedtodata</samp> is asserted.				</div>			      </div></div>		    </div>	  </div></div><div class="topic concept nested1" id="nik1398707076787" lang="en-us" xml:lang="en-us">   <h2 class="title topictitle2">Clock Data Recovery in Manual Lock Mode</h2>   <div class="body conbody">		    <p class="p">Use the clock data recovery (CDR) manual lock mode to override the default CDR automatic			lock mode depending on your design requirements.</p>	  </div>    <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/ug/xcvr_user_guide.pdf" target="_blank" title="Refer to the description of the rx_digitalreset signal in the &#34;Top-Level Signals&#34; table for information about using the manual lock mode."> "<em class="ph i">Transceiver PHY Reset Controller IP Core</em>" chapter of		  the 		  <em class="ph i">Altera Transceiver PHY IP Core User Guide</em>. 		</a></div></div></div><div class="topic reference nested2" id="nik1398707077193" lang="en-us" xml:lang="en-us">   <h3 class="title topictitle3">Control Settings for CDR Manual Lock Mode</h3>      <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">Use the following control settings to set the CDR lock mode: 	 </span>   </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table noshade" frame="border" id="nik1398707077193__table_37E09556FE7E49AF973A54C9A5954A37" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 245. &nbsp;</span>Control Settings for the CDR in Manual Lock Mode</span></span></caption>                                                <thead align="left" class="thead"> 		             <tr class="row" valign="top"> 			               <th class="entry" id="d254273e969" valign="top" width="28.57142857142857%">rx_set_locktoref 			 </th> 			               <th class="entry" id="d254273e972" valign="top" width="28.57142857142857%">rx_set_locktodata 			 </th> 			               <th class="entry" id="d254273e975" valign="top" width="42.857142857142854%">CDR Lock Mode 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td align="center" class="entry" headers="d254273e969 " valign="top" width="28.57142857142857%">0 			 </td> 			               <td align="center" class="entry" headers="d254273e972 " valign="top" width="28.57142857142857%">0 			 </td> 			               <td class="entry" headers="d254273e975 " valign="top" width="42.857142857142854%">Automatic 			 </td> 		             </tr> 		             <tr class="row" valign="bottom"> 			               <td align="center" class="entry" headers="d254273e969 " valign="bottom" width="28.57142857142857%">1 			 </td> 			               <td align="center" class="entry" headers="d254273e972 " valign="bottom" width="28.57142857142857%">0 			 </td> 			               <td class="entry" headers="d254273e975 " valign="bottom" width="42.857142857142854%">Manual-RX CDR LTR 			 </td> 		             </tr> 		             <tr class="row" valign="bottom"> 			               <td align="center" class="entry" headers="d254273e969 " valign="bottom" width="28.57142857142857%">X 			 </td> 			               <td align="center" class="entry" headers="d254273e972 " valign="bottom" width="28.57142857142857%">1 			 </td> 			               <td class="entry" headers="d254273e975 " valign="bottom" width="42.857142857142854%">Manual-RX CDR LTD 			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </div><div class="topic task nested2" id="nik1398707078602" lang="en-us" xml:lang="en-us">   <h3 class="title topictitle3">Resetting the Transceiver in CDR Manual Lock Mode</h3>      <div class="body taskbody"> 	     <div class="section context" id="nik1398707078602__context_552367C1306D42BD8A6D3D37E776820B"> 		       <p class="p">The numbers in this list correspond to the numbers in the following figure,		  which guides you through the steps to put the CDR in manual lock mode. 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398707078602__steps_94F1BBE088244ABAB4F18700698A894C"><li class="li step stepexpand" id="nik1398707078602__step_FE2E8901678A4FEC95B7681C5C466FBE">            <span class="ph cmd"> Make sure that the			 calibration is complete (<samp class="ph codeph">rx_cal_busy</samp> is low) and the			 transceiver goes through the initial reset sequence. The 			 <samp class="ph codeph">rx_digitalreset</samp> and 			 <samp class="ph codeph">rx_analogreset</samp> signals should be low. The 			 <samp class="ph codeph">rx_is_lockedtoref</samp> is a don't care and can be either			 high or low. The 			 <samp class="ph codeph">rx_is_lockedtodata</samp> and 			 <samp class="ph codeph">rx_ready</samp> signals should be high, indicating that the			 transceiver is out of reset. Alternatively, you can start directly with the CDR			 in manual lock mode after the calibration is complete. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707078602__step_C7BD8C1B9A8042B8B40BAE9AF9CF3E4F">            <span class="ph cmd"> Assert the 			 <samp class="ph codeph">rx_set_locktoref</samp> signal high to switch the CDR to			 the lock-to-reference mode. The 			 <samp class="ph codeph">rx_is_lockedtodata</samp> status signal is deasserted.			 Assert the 			 <samp class="ph codeph">rx_digitalreset</samp> signal high at the same time or			 after 			 <samp class="ph codeph">rx_set_lockedtoref</samp> is asserted if you use the			 user-coded reset. When the Transceiver PHY reset controller is used, the 			 <samp class="ph codeph">rx_digitalreset</samp> is automatically asserted.</span> 		       </li><li class="li step stepexpand" id="nik1398707078602__step_6B054B9759D54913B497B2F904BEA03B">            <span class="ph cmd"> After the 			 <samp class="ph codeph">rx_digitalreset</samp> signal gets asserted, the 			 <samp class="ph codeph">rx_ready</samp> status signal is deasserted. 		  </span> 		       </li><li class="li step stepexpand" id="nik1398707078602__step_763E068FFEA7468A855EF261A5E1130B">				        <span class="ph cmd">Assert the <samp class="ph codeph">rx_set_locktodata</samp>					signal high, <samp class="ph codeph">t<sub class="ph sub">LTR_LTD_Manual</sub>               </samp> (minimum 15 Î¼s) after the CDR is locked to					reference. <samp class="ph codeph">rx_is_locktoref</samp> should be high and					stable for a minimum <samp class="ph codeph">t<sub class="ph sub">LTR_LTD_Manual</sub>               </samp> (15 Î¼s), before asserting <samp class="ph codeph">rx_set_locktodata</samp>. This is required to filter					spurious glitches on <samp class="ph codeph">rx_is_lockedtoref</samp>. The						<samp class="ph codeph">rx_is_lockedtodata</samp> status signal gets					asserted, which indicates that the CDR is now set to LTD mode. </span>				        <div class="itemgroup stepresult">The <samp class="ph codeph">rx_is_lockedtoref</samp> status signal can					be a high or low and can be ignored after asserting <samp class="ph codeph">rx_set_locktodata</samp> high after the CDR is locked to					reference.</div>			      </li><li class="li step stepexpand" id="nik1398707078602__step_9C1FB2CEA5A0430CA40AC0C021CD4458">				        <span class="ph cmd">Deassert the <samp class="ph codeph">rx_digitalreset</samp>					signal after a minimum of t<sub class="ph sub">LTD_Manual</sub> (4 Î¼s). </span>			      </li><li class="li step stepexpand" id="nik1398707078602__step_4F407D91DC504E7DBAAAD12F7993D9F3">            <span class="ph cmd">If you are using the Transceiver PHY Reset Controller, the <samp class="ph codeph">rx_ready</samp> status signal gets asserted after the						<samp class="ph codeph">rx_digitalreset</samp> signal is deasserted. This					indicates that the receiver is now ready to receive data with the CDR in manual					mode.</span> 		       </li></ol> 	     <div class="example" id="nik1398707078602__example_4E41D1355AC4431EA20D4F44DEA1471B">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707078602__fig_d11_r3q_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 204.&nbsp;</span>Reset Sequence Timing Diagram for Receiver when CDR is in					Manual Lock Mode</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707078602__image_n1j_bkq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444942548445.svg" type="image/svg+xml"></embed>			      </div></div> 	     </div>   </div> </div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1444942805836">
          <h1>
          
            Resetting the Transceiver Channel During Device Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1444942805836__section_N10011_N1000E_N10001">			      <p class="p">The numbers in this list correspond to the numbers in the following				figure.</p>			      <ol class="ol" id="mta1444942805836__ol_tyr_4pp_tt">				        <li class="li">Assert <samp class="ph codeph">tx_analogreset</samp>, <samp class="ph codeph">pll_powerdown</samp>,						<samp class="ph codeph">tx_digitalreset</samp>, <samp class="ph codeph">rx_analogreset</samp>, and						<samp class="ph codeph">rx_digitalreset</samp>. Ensure that <samp class="ph codeph">pll_cal_busy</samp>,						<samp class="ph codeph">tx_cal_busy</samp>, and <samp class="ph codeph">rx_cal_busy</samp> are low.</li>				        <li class="li">Deassert <samp class="ph codeph">pll_powerdown</samp> and						<samp class="ph codeph">tx_analogreset</samp> at the same time, after a minimum duration					of 70 Î¼s.</li>				        <li class="li">The <samp class="ph codeph">pll_locked</samp> signal goes high after the TX PLL acquires lock.					Wait for a minimum 70 Î¼s after deasserting <samp class="ph codeph">tx_analogreset</samp> to					monitor the <samp class="ph codeph">pll_locked</samp> signal.</li>				        <li class="li">Deassert <samp class="ph codeph">tx_digitalreset</samp> after <samp class="ph codeph">pll_locked</samp> goes high. The <samp class="ph codeph">tx_digitalreset</samp> signal must stay asserted for a minimum <samp class="ph codeph">t<sub class="ph sub">tx_digitalreset</sub>               </samp>					(minimum of 70 Î¼s) duration after <samp class="ph codeph">tx_analogreset</samp> is deasserted. </li>				        <li class="li">Deassert <samp class="ph codeph">rx_analogreset</samp> after deasserting						<samp class="ph codeph">tx_analogreset</samp>.</li>				        <li class="li">Ensure <samp class="ph codeph">rx_is_lockedtodata</samp> is asserted for						t<sub class="ph sub">LTD</sub> (minimum of 4 Î¼s) before deasserting <samp class="ph codeph">rx_digitalreset</samp>.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444942805836__fig_m1k_lkq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 205.&nbsp;</span>Resetting the Transceiver Channel During Device Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1444942805836__image_sj1_nkq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444939730971.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p"></p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1444943335076">
          <h1>
          
            Dynamic Reconfiguration of Channel Using the Default Model 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1444943335076__section_N10012_N1000F_N10001"><h2 class="title sectiontitle">TX Channel</h2>			      			      <p class="p">The numbers in this list correspond to the numbers in the following				figure.</p>			      <ol class="ol" id="mta1444943335076__ol_g2d_gpp_tt">				        <li class="li">Assert <samp class="ph codeph">tx_analogreset</samp>, <samp class="ph codeph">pll_powerdown</samp>, and <samp class="ph codeph">tx_digitalreset</samp>, while <samp class="ph codeph">pll_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp> are					low.</li>				        <li class="li">Perform dynamic reconfiguration after minimum 70 Î¼s of asserting <samp class="ph codeph">tx_analogreset</samp>.</li>				        <li class="li">Deassert <samp class="ph codeph">pll_powerdown</samp> after performing a dynamic						reconfiguration.<p class="p">Deassert <samp class="ph codeph">tx_analogreset</samp>. This step can						be done at the same time or after you deassert							<samp class="ph codeph">pll_powerdown</samp>.</p>            </li>				        <li class="li">The <samp class="ph codeph">pll_locked</samp> signal goes high after the TX PLL acquires lock.					Wait for minimum 70 Î¼s after deasserting <samp class="ph codeph">tx_analogreset</samp> to					monitor the <samp class="ph codeph">pll_locked</samp> signal.</li>				        <li class="li">Deassert <samp class="ph codeph">tx_digitalreset</samp> after <samp class="ph codeph">pll_locked</samp> goes high. The <samp class="ph codeph">tx_digitalreset</samp> signal must stay asserted for a minimum							<samp class="ph codeph">t<sub class="ph sub">tx_digitalreset</sub>               </samp> duration after						<samp class="ph codeph">tx_analogreset</samp> is deasserted.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444943335076__fig_i4c_5pp_tt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 206.&nbsp;</span>Dynamic Reconfiguration of Transmitter Channel During Device					Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1444943335076__image_t1b_55p_tt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1445553430757.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>		    <div class="section" id="mta1444943335076__section_N10011_N1000E_N10001"><h2 class="title sectiontitle">RX Channel</h2>			      			      <p class="p">The numbers in this list correspond to the numbers in the following				figure.</p>			      <ol class="ol" id="mta1444943335076__ol_tyr_4pp_tt">				        <li class="li">Assert <samp class="ph codeph">rx_analogreset</samp> and <samp class="ph codeph">rx_digitalreset</samp>.					Ensure that <samp class="ph codeph">rx_cal_busy</samp> is low. You must reset the PCS by					asserting <samp class="ph codeph">rx_digitalreset</samp> every time you assert						<samp class="ph codeph">rx_analogreset</samp>.</li>				        <li class="li">Perform dynamic reconfiguration after minimum 70 Î¼s of asserting						<samp class="ph codeph">rx_analogreset</samp>.</li>				        <li class="li">Deassert <samp class="ph codeph">rx_analogreset</samp> after performing dynamic					reconfiguration.</li>				        <li class="li">The <samp class="ph codeph">rx_is_lockedtodata</samp> signal goes high after the CDR acquires					lock.</li>				        <li class="li">Ensure <samp class="ph codeph">rx_is_lockedtodata</samp> is asserted for						t<sub class="ph sub">LTD</sub> (minimum of 4 Î¼s) before deasserting <samp class="ph codeph">rx_digitalreset</samp>.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444943335076__fig_o1c_qlq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 207.&nbsp;</span>Dynamic Reconfiguration of Receiver Channel During Device					Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1444943335076__image_wsn_s5p_tt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1445553433319.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1444889026739">
          <h1>
          
            Model 2: Acknowledgment Model 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">The acknowledgment model uses an event-driven mechanism. It is used for applications with      strict timing requirements. Instead of waiting for a minimum assertion time of 70 Î¼s for        <samp class="ph codeph">tx_analogreset</samp> and <samp class="ph codeph">rx_analogreset</samp>, you must wait to      receive the acknowledgment from the Transceiver Native PHY IP core to ensure successful      assertion and deassertion of the analog resets.</p>      <p class="p">To enable the acknowledgment model, enable the following ports in the      Transceiver Native PHY IP core:</p>      <ul class="ul" id="mta1444889026739__ul_jfm_vmq_rt">         <li class="li">Enable the <samp class="ph codeph">tx_analog_reset_ack</samp> port in the TX PMA<div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444889026739__fig_hqb_bnq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 208.&nbsp;</span>Enabling the tx_analog_reset_ack Port</span><div class="figbody">                              <img xmlns="" class="image doc-portal-img" id="mta1444889026739__image_qg1_gnq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444943845895.jpg">            </div></div>         </li>         <li class="li">Enable the <samp class="ph codeph">rx_analog_reset_ack</samp> port in the RX PMA<div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444889026739__fig_kcl_dnq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 209.&nbsp;</span>Enabling the rx_analog_reset_ack Port</span><div class="figbody">                              <img xmlns="" class="image doc-portal-img" id="mta1444889026739__image_kkq_gnq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444943844227.jpg">            </div></div>         </li>      </ul>      <div class="note note" id="mta1444889026739__note_N10047_N1000F_N10001"><span class="notetitle">Note:</span>          <p class="p">            <samp class="ph codeph">tx_analog_reset_ack</samp> and <samp class="ph codeph">rx_analog_reset_ack</samp> must be treated as asynchronous signals. You        must pass them through a synchronizer before sending them to control logic.</p>      </div>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1444944979860">
          <h1>
          
            Recommended Reset Sequence 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1444945189564">
          <h1>
          
            Resetting the Transmitter During Device Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1444945189564__section_N10011_N1000E_N10001">The numbers in this list correspond to			the numbers in the following figure.<ol class="ol" id="mta1444945189564__ol_em3_vnr_tt">				        <li class="li">Assert <samp class="ph codeph">tx_analogreset</samp>, <samp class="ph codeph">pll_powerdown</samp>, and <samp class="ph codeph">tx_digitalreset</samp>, while <samp class="ph codeph">pll_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp> are					low.</li>				        <li class="li">Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to					go high, to ensure successful assertion of <samp class="ph codeph">tx_analogreset</samp>. <samp class="ph codeph">tx_analogreset_ack</samp> goes high when TRS has successfully completed					the reset request for assertion.<ol class="ol" id="mta1444945189564__ol_yhs_34r_tt" type="a">						            <li class="li">Deassert <samp class="ph codeph">pll_powerdown</samp>							after t<sub class="ph sub">pll_powerdown</sub>.</li>						            <li class="li">Deassert <samp class="ph codeph">tx_analogreset</samp>. This step can be done at the same time or							after you deassert <samp class="ph codeph">pll_powerdown</samp>.</li>					          </ol>            </li>				        <li class="li">Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to					go low, to ensure successful deassertion of <samp class="ph codeph">tx_analogreset</samp>. <samp class="ph codeph">tx_analogreset_ack</samp> goes low when TRS has successfully completed					the reset request for deassertion.</li>				        <li class="li">The <samp class="ph codeph">pll_locked</samp> signal goes high					after the TX PLL acquires lock. Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to go low before monitoring the <samp class="ph codeph">pll_locked</samp> signal.</li>				        <li class="li">Deassert <samp class="ph codeph">tx_digitalreset</samp> a					minimum <samp class="ph codeph">t<sub class="ph sub">tx_digitalreset</sub>               </samp> time after <samp class="ph codeph">pll_locked</samp> goes high.</li>			      </ol>         <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444945189564__fig_hhz_qpq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 210.&nbsp;</span>Transmitter Reset Sequence During Device Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1444945189564__image_vxt_psq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444939725365.svg" type="image/svg+xml"></embed>			      </div></div>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1445639443735">
          <h1>
          
            Resetting the Receiver During Device Operation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1445639443735__section_N10011_N1000E_N10001">			      <p class="p">The numbers in this list correspond to the numbers in the following				figure.</p>			      <ol class="ol" id="mta1445639443735__ol_pp5_mtr_tt">				        <li class="li">Assert <samp class="ph codeph">rx_analogreset</samp> and <samp class="ph codeph">rx_digitalreset</samp> while <samp class="ph codeph">rx_cal_busy</samp> is low.</li>				        <li class="li">Wait for <samp class="ph codeph">rx_analogreset_ack</samp> to go high, to					ensure successful assertion of <samp class="ph codeph">rx_analogreset</samp>.						<samp class="ph codeph">rx_analogreset_ack</samp> goes high when TRS has					successfully completed the reset request for assertion.<ol class="ol" id="mta1445639443735__ol_c3p_ptr_tt" type="a">						            <li class="li">Deassert <samp class="ph codeph">rx_analogreset</samp>.</li>					          </ol>            </li>				        <li class="li">Wait for <samp class="ph codeph">rx_analogreset_ack</samp> to					go low, to ensure successful deassertion of <samp class="ph codeph">rx_analogreset</samp>.<samp class="ph codeph">						rx_analogreset_ack</samp> goes low when TRS has successfully completed the					reset request for deassertion.</li>				        <li class="li">The <samp class="ph codeph">rx_is_lockedtodata</samp> signal					goes high after the CDR acquires lock.</li>				        <li class="li">Ensure <samp class="ph codeph">rx_is_lockedtodata</samp> is asserted for						t<sub class="ph sub">LTD</sub> (minimum of 4 Î¼s) before deasserting <samp class="ph codeph">rx_digitalreset</samp>.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1445639443735__fig_krk_hgx_tt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 211.&nbsp;</span>Receiver Reset Sequence During Device Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1445639443735__image_kf4_tgx_tt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1445642120915.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1445650028095">
          <h1>
          
            Dynamic Reconfiguration of Transmitter Channel Using the Acknowledgment Model 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1445650028095__section_N10011_N1000E_N10001">			      <p class="p">The numbers in this list correspond to the numbers in the following				figure.</p>			      <ol class="ol" id="mta1445650028095__ol_em3_vnr_tt">				        <li class="li">Assert <samp class="ph codeph">tx_analogreset</samp>, <samp class="ph codeph">pll_powerdown</samp>, and <samp class="ph codeph">tx_digitalreset</samp>, while <samp class="ph codeph">pll_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp> are					low.</li>				        <li class="li">Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to					go high, to ensure successful assertion of <samp class="ph codeph">tx_analogreset</samp>. <samp class="ph codeph">tx_analogreset_ack</samp> goes high when TRS has successfully completed					the reset request for assertion.<ol class="ol" id="mta1445650028095__ol_yhs_34r_tt" type="a">						            <li class="li">Perform dynamic reconfiguration.</li>						            <li class="li">Deassert <samp class="ph codeph">pll_powerdown</samp>							after t<sub class="ph sub">pll_powerdown</sub>.</li>						            <li class="li">Deassert <samp class="ph codeph">tx_analogreset</samp>. This step can be done at the same time or							after you deassert <samp class="ph codeph">pll_powerdown</samp>.</li>					          </ol>            </li>				        <li class="li">Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to					go low, to ensure successful deassertion of <samp class="ph codeph">tx_analogreset</samp>. <samp class="ph codeph">tx_analogreset_ack</samp> goes low when TRS has successfully completed					the reset request for deassertion.</li>				        <li class="li">The <samp class="ph codeph">pll_locked</samp> signal goes high					after the TX PLL acquires lock. Wait for <samp class="ph codeph">tx_analogreset_ack</samp> to go low before monitoring the <samp class="ph codeph">pll_locked</samp> signal.</li>				        <li class="li">Deassert <samp class="ph codeph">tx_digitalreset</samp> a minimum t<sub class="ph sub">tx_digitalreset</sub> time after <samp class="ph codeph">pll_locked</samp> goes high.</li>			      </ol>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1445650028095__fig_pfj_tyx_tt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 212.&nbsp;</span>Dynamic Reconfiguration of Transmitter Channel During Device					Operation</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1445650028095__image_i33_czx_tt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1445650507648.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1444946169051">
          <h1>
          
            Dynamic Reconfiguration of Receiver Channel Using the Acknowledgment Model 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body conbody">		    <p class="p">The numbers in this list correspond to the numbers in the			"Dynamic			Reconfiguration of Receiver Channel During Device Operation"			figure			below.</p>		    <ol class="ol" id="mta1444946169051__ol_pp5_mtr_tt">			      <li class="li">Assert <samp class="ph codeph">rx_analogreset</samp> and <samp class="ph codeph">rx_digitalreset</samp> while <samp class="ph codeph">rx_cal_busy</samp> is low.<ol class="ol" id="mta1444946169051__ol_c3p_ptr_tt" type="a">					          <li class="li">To ensure successful assertion of <samp class="ph codeph">rx_analogreset</samp>, wait for <samp class="ph codeph">rx_analogreset_ack</samp> to go high. <samp class="ph codeph">rx_analogreset_ack</samp> goes high when the TRS has successfully						completed the reset request for assertion.</li>					          <li class="li">Deassert <samp class="ph codeph">rx_analogreset</samp>.</li>				        </ol>         </li>			      <li class="li">To ensure successful deassertion of <samp class="ph codeph">rx_analogreset</samp>, wait for <samp class="ph codeph">rx_analogreset_ack</samp> to go low. <samp class="ph codeph">rx_analogreset_ack</samp> goes low when the TRS has successfully completed				the reset request for deassertion.				<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_61" name="fnsrc_61"><sup>61</sup></a>            <sup class="ph sup">, </sup>            <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_62" name="fnsrc_62"><sup>62</sup></a>         </li>						      <li class="li" id="mta1444946169051__li_analogreset_low">Wait for <samp class="ph codeph">rx_analogreset_ack</samp> to go low;				then				ensure <samp class="ph codeph">rx_is_lockedtodata</samp> signal goes high after				the CDR				(automatic				lock mode)				is locked to data.</li>						      <li class="li" id="mta1444946169051__li_lockedtodata_high">After					<samp class="ph codeph">rx_is_lockedtodata</samp> goes high, wait a minimum of					t<sub class="ph sub">LTD</sub> (minimum of 4 Î¼s). Then				deassert					<samp class="ph codeph">rx_digitalreset</samp>.</li>		    </ol>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444946169051__fig_lxv_wrq_rt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 213.&nbsp;</span>Dynamic Reconfiguration of Receiver Channel During Device				Operation</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="mta1444946169051__image_sk4_msq_rt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444939721098.svg" type="image/svg+xml"></embed>		    </div></div>				    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1444946169051__fig_q2g_fjm_b2b"><span class="figcap"><span class="enumeration fig-enumeration">Figure 214.&nbsp;</span>Reset Sequence Timing Diagram for Receiver when CDR is in Manual Lock				Mode</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="mta1444946169051__image_ofh_gjm_b2b" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1444942548445.svg" type="image/svg+xml"></embed>		    </div></div>			  </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_61" name="fntarg_61"><sup>61</sup></a>  If the CDR operates in manual lock mode, step <a class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1444946169051__li_analogreset_low">3</a>					and step <a class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1444946169051__li_lockedtodata_high">4</a> are not applicable. After <samp xmlns="" class="ph codeph">rx_analogreset_ack</samp> goes low, apply the reset sequence from the					"Reset Sequence Timing Diagram for Receiver when CDR is in Manual Lock Mode"					figure below.</div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_62" name="fntarg_62"><sup>62</sup></a>  If the receiver signal					detector is enabled and the CDR operates in manual lock mode, step <a class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1444946169051__li_analogreset_low">3</a>					and step <a class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#mta1444946169051__li_lockedtodata_high">4</a> are not applicable. After <samp xmlns="" class="ph codeph">rx_analogreset_ack</samp> goes low, wait for <samp xmlns="" class="ph codeph">rx_std_signaldetect</samp> to go high. When <samp xmlns="" class="ph codeph">rx_std_signaldetect</samp> is high continuously for 1 Î¼s or more, apply					the reset sequence from the "Reset Sequence Timing Diagram for Receiver when CDR					is in Manual Lock Mode" figure below.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707079147">
          <h1>
          
            Transceiver Blocks Affected by Reset and Powerdown Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You must reset the digital PCS each time you reset the analog PMA or		PLL. However, you can reset the digital PCS block alone. 	 </p>	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707079147__table_7E3665BEE21547F2B2A80684920A54D1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 246. &nbsp;</span>Transceiver Blocks Affected by Specified Reset and Powerdown		Signals</span></span></caption>				        				        				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d256388e176" valign="top" width="16.260162601626014%">							              <p class="p"> Transceiver Block </p>						            </th>						            <th class="entry" id="d256388e182" valign="top" width="18.699186991869915%">							              <p class="p"> pll_powerdown </p>						            </th>						            <th class="entry" id="d256388e188" valign="top" width="16.260162601626014%">							              <p class="p">tx_analogreset </p>						            </th>						            <th class="entry" id="d256388e194" valign="top" width="16.260162601626014%">							              <p class="p"> tx_digitalreset </p>						            </th>						            <th class="entry" id="d256388e200" valign="top" width="16.260162601626014%">							              <p class="p">rx_analogreset </p>						            </th>						            <th class="entry" id="d256388e207" valign="top" width="16.260162601626014%">							              <p class="p"> rx_digitalreset </p>						            </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">CMU PLL </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%">Yes </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">ATX PLL </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%">Yes </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">fPLL </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%">Yes </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e176 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">CDR</td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%">&nbsp;</td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%">&nbsp;</td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">&nbsp;</td>						            <td align="center" class="entry" valign="middle" width="16.260162601626014%">Yes</td>						            <td align="center" class="entry" headers="d256388e176 " valign="middle" width="16.260162601626014%">&nbsp;</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Receiver Standard PCS </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%">Yes </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Receiver Enhanced PCS </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%">Yes </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Receiver PMA </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">Yes </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Receiver							PCIe* Gen3 PCS</td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%">&nbsp;</td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%">&nbsp;</td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">&nbsp;</td>						            <td align="center" class="entry" valign="middle" width="16.260162601626014%">&nbsp;</td>						            <td align="center" class="entry" headers="d256388e176 " valign="middle" width="16.260162601626014%">Yes</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Transmitter Standard PCS </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">Yes </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Transmitter Enhanced PCS </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">Yes </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Transmitter PMA </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%">Yes </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d256388e176 " valign="top" width="16.260162601626014%">Transmitter PCIe Gen3 PCS </td>						            <td align="center" class="entry" headers="d256388e182 " valign="middle" width="18.699186991869915%"> </td>						            <td align="center" class="entry" headers="d256388e188 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%">Yes </td>						            <td align="center" class="entry" headers="d256388e194 d256388e200 " valign="middle" width="16.260162601626014%"> </td>						            <td align="center" class="entry" headers="d256388e207 " valign="middle" width="16.260162601626014%"> </td>					          </tr>				        </tbody>			      </table></div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415408064161">User Recalibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707081227">
          <h1>
          
            Using the Transceiver PHY Reset Controller 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">Transceiver PHY Reset Controller is a configurable IP core that			resets transceivers mainly in response to PLL lock activity. You can use this IP core			rather than creating your own user-coded reset controller. </span> You can define a		custom reset sequence for the IP core. You can also modify the IP cores's generated clear		text Verilog HDL file to implement custom reset logic. </div> 	     <p class="p"> The Transceiver PHY Reset Controller handles all transceiver reset		sequencing and supports the following options: 	 </p> 	     <ul class="ul" id="nik1398707081227__ul_85C40B9D990A4F1595CACF2027D3B1A9"> 		       <li class="li" id="nik1398707081227__li_AEB8A4C0D61E48B3A5C2759DF12CA12C">Separate or shared reset		  controls per channel in response to PLL lock activity 		</li> 		       <li class="li" id="nik1398707081227__li_0209720E159D4A24A64364F398885454">Separate controls for the TX		  and RX channels and PLLs 		</li> 		       <li class="li" id="nik1398707081227__li_96DEC946DDB74C04902D47BB5760397B">Synchronization of the reset		  inputs 		</li> 		       <li class="li" id="nik1398707081227__li_674C2AAC6F9F4389ABDC8D32299EAC9B">Hysteresis for PLL locked		  status inputs 		</li> 		       <li class="li" id="nik1398707081227__li_EB7696EF032E4E41A4A25ECC9EBCEA37">Configurable reset timing 		</li> 		       <li class="li" id="nik1398707081227__li_C5328997BEAB42B9BC4333C8740FF5D1">Automatic or manual reset		  recovery mode in response to loss of PLL lock 		</li> 	     </ul> 	     <p class="p">You should create your own reset controller if the Transceiver PHY Reset		Controller IP does not meet your requirements, especially when you require		independent transceiver channel reset. The following figure illustrates the		typical use of the Transceiver PHY Reset Controller in a design that includes a		transceiver PHY instance and the transmit PLL.	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707081227__fig_8C52D727A12748759829C79E5B1C575D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 215.&nbsp;</span>Transceiver PHY Reset Controller System Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707081227__image_9D465BD1D7BD4B2ABE985947BFFF6D9A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707080224.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> The Transceiver PHY Reset Controller IP core connects to the		Transceiver PHY and the Transmit PLL. The Transceiver PHY Reset Controller IP		core receives status from the Transceiver PHY and the Transmit PLL. Based on		the status signals or the reset input, it generates TX and RX reset signals to		the Transceiver PHY and TX PLL.	 </p> 	     <p class="p">The 		<samp class="ph codeph">tx_ready</samp> signal indicates whether the TX PMA exits the		reset state, and if the TX PCS is ready to transmit data. The 		<samp class="ph codeph">rx_ready</samp> signal indicates whether the RX PMA exits the		reset state, and if the RX PCS is ready to receive data. You must monitor these		signals to determine when the transmitter and receiver are out of the reset		sequence. 	 </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707081602">
          <h1>
          
            Parameterizing the Transceiver PHY Reset Controller IP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><p class="shortdesc">This section lists steps to configure the Transceiver PHY Reset	 Controller IP Core in the IP Catalog. 	 You can customize the following Transceiver PHY Reset Controller parameters for	 different modes of operation by clicking 	 <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>.  </p> 	     <div class="section context" id="nik1398707081602__context_C6490052426E4455A83E35E5045A1401"> 		       <p class="p">To parameterize and instantiate the Transceiver PHY Reset Controller		  IP core: 		</p> 	     </div> 	     <ol class="ol steps" id="nik1398707081602__steps_DA5F63CF47E24FC3B75C9EAF94B1C281"><li class="li step" id="nik1398707081602__step_17B7FF76C6804495A71717AE0CD61C17">            <span class="ph cmd">For 			 <span class="ph uicontrol">Device Family</span>, select			 your target device from the list. 		  </span> 		       </li><li class="li step" id="nik1398707081602__step_4BEBB69ADE774E51971798DD9E5F40D7">            <span class="ph cmd">Click 			 <span class="ph menucascade"><span class="ph uicontrol">Installed IP</span> &gt; <span class="ph uicontrol">Library</span> &gt; <span class="ph uicontrol">Interface Protocols</span> &gt; <span class="ph uicontrol">Transceiver PHY</span> &gt; <span class="ph uicontrol">Transceiver PHY Reset Controller</span></span>.</span> 		       </li><li class="li step" id="nik1398707081602__step_37EAF56B5B10498BA8FB981EB0120EA3">            <span class="ph cmd">Select the options			 required for your design. For a description of these options, refer to the 			 <strong class="ph b">Transceiver PHY Reset Controller Parameters</strong>. 		  </span> 		       </li><li class="li step" id="nik1398707081602__step_386F517788FF457E8D8810EED180C803">            <span class="ph cmd">Click 			 <span class="ph uicontrol">Finish</span>. The wizard generates files			 representing your parameterized IP variation for synthesis and			 simulation.</span> 		       </li></ol>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707081960">
          <h1>
          
            Transceiver PHY Reset Controller Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The 		<span class="keyword">Quartus Prime</span>		software provides a GUI to define and instantiate a Transceiver PHY Reset		Controller to reset transceiver PHY and external PLL. 	 </span>  </div> 	     <div class="section" id="nik1398707081960__section_6D2D083A478940B287BE9D2C4B86ADF9"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707081960__table_3B06719ABB804069B663EE889597FA00" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 247. &nbsp;</span>General Options</span></span></caption>                                                            <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d258317e157" valign="top" width="33.2541567695962%"> Name 				</th> 				                 <th class="entry" id="d258317e160" valign="top" width="23.752969121140143%"> Range 				</th> 				                 <th class="entry" id="d258317e163" valign="top" width="42.99287410926366%"> Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Number of transceiver channels</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-1000</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the number of channels that connect to the				  Transceiver PHY Reset Controller IP core.				  The upper limit of the range is determined by your FPGA architecture. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Number of TX PLLs</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-1000</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the number of TX PLLs that connect to the				  Transceiver PHY Reset Controller				  IP core. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Input clock frequency</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-500 MHz</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Input clock to the Transceiver PHY Reset Controller				  IP core. The frequency of the input				  clock in MHz. The upper limit on the input clock frequency is the frequency				  achieved in timing closure. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Synchronize reset input</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller				  synchronizes the reset to the Transceiver PHY Reset Controller input clock				  before driving it to the internal reset logic. When 				  <span class="ph uicontrol">Off</span>, the reset input is not synchronized. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Use fast reset for simulation</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller				  uses reduced reset counters for simulation. 				</td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%">                        <span class="ph uicontrol">Separate interface per channel/PLL</span>                     </td>                     <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%">                        <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span>                     </td>                     <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%">When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller provides a separate reset interface for each channel and PLL.</td>                  </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" colspan="3" headers="d258317e157 d258317e160 d258317e163 " valign="top">                        <strong class="ph b">TX PLL</strong> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Enable TX PLL reset control</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller				  IP core				  enables the reset				  control of the TX PLL. When 				  <span class="ph uicontrol">Off</span>, the TX PLL reset				  control				  is disabled. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%">								                <span class="ph uicontrol">pll_powerdown duration</span>							              </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-999999999</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the duration of the PLL powerdown period in ns.				  The value is rounded up to the nearest clock cycle. The default value is 1000				  ns. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Synchronize reset input for PLL powerdown</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller				  synchronizes the PLL powerdown reset with the Transceiver PHY Reset Controller				  input clock. When 				  <span class="ph uicontrol">Off</span>, the PLL powerdown reset is not				  synchronized.				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" colspan="3" headers="d258317e157 d258317e160 d258317e163 " valign="top">                        <strong class="ph b">TX Channel 				  </strong> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Enable TX channel reset control</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, the Transceiver PHY Reset Controller				  enables the control logic and associated status signals for TX reset. When 				  <span class="ph uicontrol">Off</span>, disables TX reset control and status				  signals. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Use separate TX reset per channel</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, each TX channel has a separate reset.				  When 				  <span class="ph uicontrol">Off</span>, the Transceiver PHY Reset Controller				  uses a shared TX reset controller for all channels. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">TX digital reset mode</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">Auto</span>, 				  <span class="ph uicontrol">Manual</span>, 				  <span class="ph uicontrol">Expose Port</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the Transceiver PHY Reset Controller behavior				  when the 				  <samp class="ph codeph">pll_locked</samp> signal is deasserted. The following				  modes are available: 				  <ul class="ul" id="nik1398707081960__ul_834F16666E30414993161B6554BE0E11"> 					                      <li class="li" id="nik1398707081960__li_86E49C0F5D294B7DA963F990EC05968A">										                    <span class="ph uicontrol">Auto</span>âThe associated											<samp class="ph codeph">tx_digitalreset</samp>										controller automatically resets whenever the <samp class="ph codeph">pll_locked</samp> signal is										deasserted. <span class="keyword">Intel</span> recommends this										mode.</li> 					                      <li class="li" id="nik1398707081960__li_9D905E370C044532A4881220013FC755">                              <span class="ph uicontrol">											Manual</span>âThe										associated <samp class="ph codeph">tx_digitalreset</samp>										controller is not reset when the <samp class="ph codeph">pll_locked</samp> signal is deasserted, allowing you										to choose corrective action. </li> 					                      <li class="li" id="nik1398707081960__li_E9E104901E7D411383EDCF8279FBC2BC"> 						                        <span class="ph uicontrol">Expose Port</span>âThe 						<samp class="ph codeph">tx_manual</samp> signal is a top-level signal of						the IP core. You						can dynamically change this port to Auto or Manual. (1= Manual , 0 = Auto) 					 </li> 				                    </ul> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%">                        <span class="ph uicontrol">tx_analogreset									duration</span>                     </td>							              <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%">                        <samp class="ph codeph">1-999999999</samp>                     </td>							              <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%">								                <p class="p">Specifies the time in ns to continue to assert										<samp class="ph codeph">tx_analoglreset</samp> after the reset input and									all other gating conditions are removed. The value is rounded up									to the nearest clock cycle.</p>								                <div class="note note" id="nik1398707081960__note_N10297_N1028B_N10279_N10057_N1002F_N10026_N10021_N1001E_N10001"><span class="notetitle">Note:</span> Model 1 requires this to be set to 70 Âµs. Select the										<span class="ph uicontrol">Arria 10 Default Settings</span>									preset.</div>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">tx_digitalreset duration</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-999999999</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the time in ns to continue to assert the <samp class="ph codeph">tx_digitalreset</samp> after the reset input								and all other gating conditions are removed. The value is rounded up								to the nearest clock cycle. <div class="note note" id="nik1398707081960__note_N102C7_N102BE_N102A7_N10057_N1002F_N10026_N10021_N1001E_N10001"><span class="notetitle">Note:</span>  Model 1 requires this to be set to 70 Âµs.									Select the <span class="ph uicontrol">                              <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Default Settings</span>									preset. The default value for Model 2 is 20 ns.</div>							              </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">pll_locked input hysteresis</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">0-999999999</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the amount of hysteresis in ns to add to the <samp class="ph codeph">pll_locked</samp> status input to filter								spurious unreliable assertions of the <samp class="ph codeph">pll_locked</samp> signal. A value of 0 adds no hysteresis. A								higher value filters glitches on the <samp class="ph codeph">pll_locked</samp> signal. <span class="keyword">Intel</span>								recommends that the amount of hysteresis be longer than <samp class="ph codeph">tpll_lock_max_time</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" colspan="3" headers="d258317e157 d258317e160 d258317e163 " valign="top">                        <strong class="ph b">RX Channel 				  </strong> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Enable RX channel reset control</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%">When								enabled, the IP enables control logic and status signals for the RX								reset								signals.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">Use separate RX reset per channel</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">On</span> /<span class="ph uicontrol">Off</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> When 				  <span class="ph uicontrol">On</span>, each RX channel has a separate reset				  input. When 				  <span class="ph uicontrol">Off</span>, uses a shared RX reset controller for				  all channels. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">RX digital reset mode</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <span class="ph uicontrol">Auto</span>, 				  <span class="ph uicontrol">Manual</span>, 				  <span class="ph uicontrol">Expose Port</span> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the Transceiver PHY Reset Controller behavior				  when the PLL lock signal is deasserted. The following modes are available: 				  <ul class="ul" id="nik1398707081960__ul_A9BADA17997248F3A4B8366F37F8B3AF"> 					                      <li class="li" id="nik1398707081960__li_3CE05383AD134BB89EFC56B49E2C4FA9">										                    <span class="ph uicontrol">Auto</span>âThe										associated <samp class="ph codeph">rx_digitalreset</samp>										controller automatically resets whenever the <samp class="ph codeph">rx_is_lockedtodata</samp> signal is										deasserted. </li> 					                      <li class="li" id="nik1398707081960__li_6A0322D1D9344D9CBBD4E2A8480F3C3C">										                    <span class="ph uicontrol">Manual</span>âThe										associated <samp class="ph codeph">rx_digitalreset</samp>										controller is not reset when the <samp class="ph codeph">rx_is_lockedtodata</samp> signal is deasserted,										allowing you to choose corrective action. </li> 					                      <li class="li" id="nik1398707081960__li_0EBAF57C4E4C4F3BB34F2E23453A2DDA"> 						                        <span class="ph uicontrol">Expose Port</span>âThe 						<samp class="ph codeph">rx_manual</samp> signal is a top-level signal of						the IP core. If the core includes separate reset control for each RX channel,						each RX channel uses its respective 						<samp class="ph codeph">rx_is_lockedtodata</samp> signal for automatic						reset control; otherwise, the inputs are ANDed						to provide internal status for the shared reset controller. 					 </li> 				                    </ul> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">rx_analogreset duration</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%">                        <samp class="ph codeph">1-999999999</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the time in ns to continue to assert the <samp class="ph codeph">rx_analogreset</samp> after the reset input								and all other gating conditions are removed. The value is rounded up								to the nearest clock cycle. The default value is 40 ns. <div class="note note" id="nik1398707081960__note_N103E7_N103DE_N103C8_N10057_N1002F_N10026_N10021_N1001E_N10001"><span class="notetitle">Note:</span> Model 1 requires this to be set to 70 Âµs.									Select the <span class="ph uicontrol">                              <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Default Settings</span>									preset.</div>                     </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d258317e157 " valign="top" width="33.2541567695962%"> 				                    <span class="ph uicontrol">rx_digitalreset duration</span> 				                 </td> 				                 <td class="entry" headers="d258317e160 " valign="top" width="23.752969121140143%"> 				                    <samp class="ph codeph">1-999999999</samp> 				                 </td> 				                 <td class="entry" headers="d258317e163 " valign="top" width="42.99287410926366%"> Specifies the time in ns to continue to assert the 				  <samp class="ph codeph">rx_digitalreset</samp> after the reset input and all				  other gating conditions are removed. The value is rounded up to the nearest				  clock cycle. The default value is 4000 ns. 				</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707084311">
          <h1>
          
            Transceiver PHY Reset Controller Interfaces 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><p class="shortdesc">This section describes the top-level signals for the Transceiver	 PHY Reset Controller IP core.   </p> 	     <div class="section" id="nik1398707084311__section_3CCCB20B2AB0495F863F5B4B1DAE03B7"> 		 		       <p class="p"> The following figure illustrates the top-level signals of the Transceiver PHY				Reset Controller IP core. Many of the signals in the figure become buses if you				choose separate reset controls. The variables in the figure represent the following				parameters: </p> 		       <ul class="ul" id="nik1398707084311__ul_4A51AD9FE3834CA2946AF3E447108F54"> 		          <li class="li" id="nik1398707084311__li_1B2A3BAF13774A1AB77581CD2E11D72C">               <em class="ph i">&lt;n&gt;</em>âThe			 number of lanes 		  </li> 		          <li class="li" id="nik1398707084311__li_272E8C70CCB64E1E871CA530FEBC15E8">               <em class="ph i">&lt;p&gt;</em>âThe			 number of PLLs 		  </li> 		       </ul> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707084311__fig_B1679669F49344649100CD930ADFCDCA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 216.&nbsp;</span>Transceiver PHY Reset Controller IP Core Top-Level			 Signals</span><span class="desc figdesc">Generating the IP core creates signals and ports based on your parameter settings.</span><div class="figbody"> 		                                  <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image props_rev_mod doc-portal-img" id="nik1398707084311__image_45AEBA2B1D8B4BDA82DEE6E77543A74C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707082647.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		          <div xmlns="" class="note note" id="nik1398707084311__note_N10055_N1003E_N10017_N10014_N10001"><span class="notetitle">Note:</span> PLL control is available when you enable the 			 <span class="ph uicontrol">Expose Port</span> parameter. 		  </div> 		       </div></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707084311__table_6B472108AB1F4601981449563F99BB25" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 248. &nbsp;</span>Top-Level Signals</span></span><span class="desc tabledesc">This table describes the signals in the above figure in the order		  that they are shown in the figure. 		</span></caption>                                                                           <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d260087e215" valign="top" width="23.976023976023974%"> Signal Name 				</th> 				                 <th class="entry" id="d260087e218" valign="top" width="9.990009990009991%"> Direction 				</th> 				                 <th class="entry" id="d260087e221" valign="top" width="19.88011988011988%"> Clock Domain 				</th> 				                 <th class="entry" id="d260087e224" valign="top" width="46.15384615384615%">Description 				</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">pll_locked[<em class="ph i">&lt;p&gt;</em>-1:0] 				  </samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Provides the PLL locked status input from				  each PLL. When asserted, indicates that the TX PLL is locked. When deasserted,				  the PLL is not locked. There is one signal per PLL. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">pll_select[<em class="ph i">&lt;p*n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. Set to zero when not using multiple PLLs. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> When you select 				  <span class="ph uicontrol">Use separate TX reset per channel</span>, this				  bus provides enough inputs to specify an index for each 				  <samp class="ph codeph">pll_locked</samp> signal to listen to for each channel.				  When 				  <span class="ph uicontrol">Use separate TX reset per channel</span> is				  disabled, the<samp class="ph codeph"> pll_select</samp> signal is used for all channels. 				  <p class="p props_rev_new">n=1 when a single TX reset sequence is used for all					 channels. 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">tx_cal_busy[<em class="ph i">&lt;n&gt;</em> -1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> 				                    <p class="p">This is the calibration status signal that results from the logical OR of										<samp class="ph codeph">pll_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp> signals. The signal									goes high when either the TX PLL or Transceiver PHY initial									calibration is active. It									is									not									asserted									if you manually re-trigger the calibration IP. The signal goes									low when calibration is completed. This signal gates the TX									reset sequence. The width of this signals depends on the number									of TX channels. </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">rx_cal_busy[&lt;n&gt; -1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> This is calibration status signal from the Transceiver								PHY IP core. When asserted, the initial calibration is active. When								deasserted, calibration has completed.								This								signal gates the RX reset sequence. The width of this signals								depends on the number of RX channels. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">rx_is_lockedtodata</samp>                        <samp class="ph codeph">[<em class="ph i">&lt;n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Synchronous to CDR </td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Provides the 				  <samp class="ph codeph nb">rx_is_lockedtodata</samp> status from				  each RX CDR. When asserted, indicates that a particular RX CDR is ready to				  receive input data. If you do not choose separate controls for the RX channels,				  these inputs are ANDed together internally to provide a single status signal. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">tx_manual[<em class="ph i">&lt;n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> This optional signal places 				  <samp class="ph codeph">tx_digitalreset</samp> controller under automatic or				  manual control. When asserted, the associated 				  <samp class="ph codeph">tx_digitalreset</samp> controller logic does not				  automatically respond to deassertion of the 				  <samp class="ph codeph">pll_locked</samp> signal. However, the initial 				  <samp class="ph codeph">tx_digitalreset</samp> sequence still requires a				  one-time rising edge on 				  <samp class="ph codeph">pll_locked</samp> before proceeding. When deasserted,				  the associated 				  <samp class="ph codeph">tx_digitalreset</samp> controller automatically begins				  its reset sequence whenever the selected 				  <samp class="ph codeph">pll_locked</samp> signal is deasserted. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">rx_manual[<em class="ph i">&lt;n&gt;</em> -1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> This optional signal places 				  <samp class="ph codeph">rx_digitalreset</samp> logic controller under automatic				  or manual control. In manual mode, the 				  <samp class="ph codeph">rx_digitalreset</samp> controller does not respond to				  the assertion or deassertion of the 				  <samp class="ph codeph">rx_is_lockedtodata</samp> signal. The 				  <samp class="ph codeph">rx_digitalreset</samp> controller asserts 				  <samp class="ph codeph">rx_ready</samp> when the 				  <samp class="ph codeph">rx_is_lockedtodata</samp> signal is asserted. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">clock</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">N/A 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> A free running system clock input to the Transceiver PHY								Reset Controller from which all internal logic is driven. If a free								running clock is not available, hold reset until the system clock is								stable. </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">reset</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Input 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Asynchronous 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Asynchronous reset input to the Transceiver PHY Reset								Controller. When asserted, all configured reset outputs are								asserted. Holding the reset input signal asserted holds all other								reset outputs asserted. An option is available to synchronize with								the system clock. In synchronous mode, the reset signal needs to								stay asserted for at least (2) clock cycles by default.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">tx_digitalreset</samp>                        <samp class="ph codeph">[<em class="ph i">&lt;n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Digital reset for								TX								channels. The width of this signal depends								on the number of TX channels. This signal is asserted when any of								the following conditions is true: <ul class="ul" id="nik1398707084311__ul_E0E0B2F1EA2D466AB73ADECDFFB13B16">									                  <li class="li" id="nik1398707084311__li_C00911032FDB4613B250AFAF76C5C109">										                    <samp class="ph codeph">reset</samp> is asserted </li>									                  <li class="li" id="nik1398707084311__li_C773EAA182434F0298D59CF39F83B401">										                    <samp class="ph codeph">pll_powerdown</samp> is asserted </li>									                  <li class="li" id="nik1398707084311__li_CFEEBE2640DB4E7BA97B63C006A1B007">                              <samp class="ph codeph">pll_cal_busy</samp> is										asserted </li>									                  <li class="li" id="nik1398707084311__li_38B497F2EE9C419A82C11C2C018DB006">										                    <samp class="ph codeph">tx_cal_busy</samp> is asserted </li>									                  <li class="li" id="nik1398707084311__li_31891EE80BA1439EB0924B79DCC10282">										PLL has not reached the initial lock (<samp class="ph codeph">pll_locked</samp> deasserted) </li>									                  <li class="li" id="nik1398707084311__li_A4BC3DE195444DA1BBFAE1A13D66FBFD">										                    <samp class="ph codeph">pll_locked</samp> is deasserted										and <samp class="ph codeph">tx_manual</samp> is										deasserted </li>								                </ul> When all of these conditions are false, the reset counter								begins its countdown for deassertion of <samp class="ph codeph">tx_digitalreset</samp>.</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">tx_analogreset</samp>                        <samp class="ph codeph">[<em class="ph i">&lt;n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%">                         <p class="p">Analog reset for TX channels. The width of this signal depends on the number of									TX channels. This signal is asserted when <samp class="ph codeph">reset</samp> is asserted. </p>                        <p class="p">This signal follows <samp class="ph codeph">pll_powerdown</samp>, which is									deasserted after <samp class="ph codeph">pll_locked</samp>									goes high.</p>                     </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">tx_ready[<em class="ph i">&lt;n&gt;-</em>1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Status signal to indicate when the TX reset				  sequence is complete. This signal is deasserted while the TX reset is active.				  It is asserted a few clock cycles after the deassertion of 				  <samp class="ph codeph">tx_digitalreset</samp>. Some protocol implementations				  may require you to monitor this signal prior to sending data. The width of this				  signal depends on the number of TX channels. 				</td> 			               </tr> 			  			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">rx_digitalreset</samp>                        <samp class="ph codeph">[<em class="ph i">&lt;n&gt;</em> -1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Digital reset for RX. The width of this				  signal depends on the number of channels. This signal is asserted when any of				  the following conditions is true: 				  <ul class="ul" id="nik1398707084311__ul_01A7F93D37E6444598828850501C700D"> 					                      <li class="li" id="nik1398707084311__li_29AE363CC5024D42873A995BEC11012A"> 						                        <samp class="ph codeph">reset</samp> is asserted 					 </li> 					                      <li class="li" id="nik1398707084311__li_588903AFBFC64A3EBBA8E583345E2A60"> 						                        <samp class="ph codeph">rx_analogreset</samp> is asserted 					 </li> 					                      <li class="li" id="nik1398707084311__li_7FA045E5FB6742C2947C95583FDC645B"> 						                        <samp class="ph codeph">rx_cal_busy</samp> is asserted 					 </li> 					                      <li class="li" id="nik1398707084311__li_4903149400B7469186BA56D90C7C1328"> 						                        <samp class="ph codeph">rx_is_lockedtodata</samp> is deasserted and 						<samp class="ph codeph">rx_manual</samp> is deasserted 					 </li> 				                    </ul> When all of these conditions are false, the reset counter				  begins its countdown for deassertion of 				  <samp class="ph codeph">rx_digitalreset</samp>. 				</td> 			               </tr>                  <tr class="row">                     <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%">                        <samp class="ph codeph">rx_analogreset </samp>                        <samp class="ph codeph">[<em class="ph i">&lt;n&gt;</em>-1:0]</samp>                     </td>                     <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%">Output</td>                     <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%">Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td>                     <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%">                        <p class="p">Analog reset for RX. When asserted, resets the RX CDR and the RX PMA  blocks of the transceiver PHY. This signal is asserted when any of				  the following conditions is true:</p>                        <ul class="ul" id="nik1398707084311__ul_0A7F93D37E6444598828850501C700D"> 					                      <li class="li" id="nik1398707084311__li_2AE363CC5024D42873A995BEC11012A"> 						                        <samp class="ph codeph">reset</samp> is asserted 					 </li> 					  					                      <li class="li" id="nik1398707084311__li_7A045E5FB6742C2947C95583FDC645B"> 						                        <samp class="ph codeph">rx_cal_busy</samp> is asserted 					 </li> 					  				                    </ul>                        <p class="p">The width of this				  signal depends on the number of channels. </p>                     </td>                  </tr>                  <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%"> 				                    <samp class="ph codeph">rx_ready[<em class="ph i">&lt;n&gt;</em>-1:0]</samp> 				                 </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Status signal to indicate when the RX reset				  sequence is complete. This signal is deasserted while the RX reset is active.				  It is asserted a few clock cycles after the deassertion of 				  <samp class="ph codeph">rx_digitalreset</samp>. Some protocol implementations				  may require you to monitor this signal prior to sending data. The width of this				  signal depends on the number of RX channels. 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d260087e215 " valign="top" width="23.976023976023974%">								                <samp class="ph codeph">pll_powerdown[<em class="ph i">&lt;p&gt;</em>-1:0]</samp>							              </td> 				                 <td class="entry" headers="d260087e218 " valign="top" width="9.990009990009991%"> Output 				</td> 				                 <td class="entry" headers="d260087e221 " valign="top" width="19.88011988011988%"> Synchronous to the Transceiver PHY Reset Controller input				  clock. 				</td> 				                 <td class="entry" headers="d260087e224 " valign="top" width="46.15384615384615%"> Asserted to power down a transceiver PLL				  circuit. When asserted, the selected TX PLL is reset. 				</td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>		    <div class="section" id="nik1398707084311__section_N1043C_N10014_N10001"><h2 class="title sectiontitle">Usage Examples for <samp class="ph codeph">pll_select</samp>         </h2>			      			      <div class="p">				        <ul class="ul" id="nik1398707084311__ul_zgb_kw3_ws">					          <li class="li">If a single channel can switch between three TX PLLs, the							<samp class="ph codeph">pll_select</samp> signal indicates which one of the selected						three TX PLL's <samp class="ph codeph">pll_locked</samp> signal is used to communicate the						PLL lock status to the TX reset sequence. In this case, to select the 3-bits						wide <samp class="ph codeph">pll_locked</samp> port, the <samp class="ph codeph">pll_select</samp> port						is 2-bits wide.</li>					          <li class="li">If three channels are instantiated with three TX PLLs and with a separate						TX reset sequence per channel, the <samp class="ph codeph">pll_select</samp> field is 6-bits wide (2-bits per channel). In this						case, <samp class="ph codeph">pll_select [1:0]</samp> represents channel						0, <samp class="ph codeph">pll_select[3:2]</samp> represents channel 1,						and <samp class="ph codeph">pll_select[5:4]</samp> represents channel 2.						For each channel, a separate <samp class="ph codeph">pll_locked</samp>						signal indicates the PLL lock status.</li>					          <li class="li">If three channels are instantiated with three TX PLLs and with a single TX						reset sequence for all three channels, then <samp class="ph codeph">pll_select</samp>						field is 2-bits wide. In this case, the same <samp class="ph codeph">pll_locked</samp>						signal indicates the PLL lock status for all three channels.</li>					          <li class="li">If one channel is instantiated with one TX PLL, <samp class="ph codeph">pll_select</samp>						field is 1-bit wide. Connect <samp class="ph codeph">pll_select</samp> to logic 0.</li>					          <li class="li">If three channels are instantiated with only one TX PLL and with a separate						TX reset sequence per channel, the <samp class="ph codeph">pll_select</samp> field is						3-bits wide. In this case, <samp class="ph codeph">pll_select</samp> should be set to 0						since there is only one TX PLL available.</li>				        </ul>			      </div>		    </div> 	    </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707084795">
          <h1>
          
            Transceiver PHY Reset Controller Resource Utilization 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">This section describes the estimated device resource utilization for two			configurations of the transceiver PHY reset controller. The exact resource count varies			by Quartus Prime version number, as well as by optimization options. </span>   </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707084795__table_DFA5C829AF98485BB10F52ACFF8DD460" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 249. &nbsp;</span> Reset Controller Resource Utilization</span></span></caption> 		           		           		           		          <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d261991e172" valign="top"> 				                 <p class="p">Configuration 				</p> 			               </th> 			               <th class="entry" id="d261991e178" valign="top"> 				                 <p class="p">Combination ALUTs 				</p> 			               </th> 			               <th class="entry" id="d261991e184" valign="top"> 				                 <p class="p">Logic Registers 				</p> 			               </th> 		             </tr> 		          </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d261991e172 " valign="top"> 				                 <p class="p">Single transceiver channel 				</p> 			               </td> 			               <td class="entry" headers="d261991e178 " valign="top"> 				                 <p class="p"> approximately 50 				</p> 			               </td> 			               <td class="entry" headers="d261991e184 " valign="top"> 				                 <p class="p"> approximately 50 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d261991e172 " valign="top"> 				                 <p class="p">Four transceiver channels, shared TX reset, separate RX resets 				</p> 			               </td> 			               <td class="entry" headers="d261991e178 " valign="top"> 				                 <p class="p"> approximately 100 				</p> 			               </td> 			               <td class="entry" headers="d261991e184 " valign="top"> 				                 <p class="p"> approximately 150 				</p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707085263">
          <h1>
          
            Using a User-Coded Reset Controller 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">You can design your own user-coded reset controller instead of			using Transceiver PHY Reset Controller. </span> Your user-coded reset controller		must provide the following functionality for the recommended reset sequence: </div> 	     <ul class="ul" id="nik1398707085263__ul_4C41066348044797B69B4B1E31D5C240"> 		       <li class="li" id="nik1398707085263__li_409F073474414590A2905FB8A81A8025">A clock signal input for		  your reset logic 		</li> 		       <li class="li" id="nik1398707085263__li_33879B2193E44C96AF6CC25A3095610A">Holds the transceiver		  channels in reset by asserting the appropriate reset control signals 		</li> 		       <li class="li" id="nik1398707085263__li_472E9F0E808046BC83F2D8B5487C1B0A">Checks the PLL status (for		  example, checks the status of 		  <samp class="ph codeph">pll_locked</samp> and<samp class="ph codeph"> pll_cal_busy</samp>) 		</li> 	     </ul> 	     <div class="note note" id="nik1398707085263__note_N1003D_N10019_N10001"><span class="notetitle">Note:</span> You must ensure a stable reference clock is			present at the PLL transmitter before releasing <samp class="ph codeph">pll_powerdown</samp>. </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707086984">
          <h1>
          
            User-Coded Reset Controller Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">Refer to the signals in the following figure and table for		implementation of a user-coded reset controller. 	 </span>   </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707086984__fig_91D7B044667047E7B1174B8FA4502195"><span class="figcap"><span class="enumeration fig-enumeration">Figure 217.&nbsp;</span>User-Coded Reset Controller, Transceiver PHY, and TX PLL		  Interaction</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707086984__image_6D099225684E436F823FAE9D846979D6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707085965.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707086984__table_8A78E40049E749A499CCE3A90154FC26" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 250. &nbsp;</span>User-coded Reset Controller, Transceiver PHY, and TX PLL Signals		</span></span></caption> 		           		           		           		          <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d262273e180" valign="top" width="25.477707006369428%"> 				                 <p class="p"> 				                    <strong class="ph b">Signal Name</strong> 				                 </p> 			               </th> 			               <th class="entry" id="d262273e189" valign="top" width="12.738853503184714%"> 				                 <p class="p"> Direction 				</p> 			               </th> 			               <th class="entry" id="d262273e195" valign="top" width="61.78343949044586%"> 				                 <p class="p"> 				                    <strong class="ph b">Description</strong> 				                 </p> 			               </th> 		             </tr> 		          </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%">							              <samp class="ph codeph">pll_powerdown </samp>						            </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Resets the TX PLL when asserted high.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">tx_analogreset 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Resets the TX PMA when asserted high.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">tx_digitalreset 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Resets the TX PCS when asserted high.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">rx_analogreset 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Resets the RX PMA when asserted high.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">rx_digitalreset 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Output 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Resets the RX PCS when asserted high.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">clock 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">Clock signal for the user-coded reset controller. You can use				  the system clock without synchronizing it to the PHY parallel clock. The upper				  limit on the input clock frequency is the frequency achieved in timing closure.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">pll_cal_busy 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates the PLL is being calibrated. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">pll_locked 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates that the TX PLL is locked to the				  ref clock.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">tx_cal_busy 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates that TX calibration is active.				  If you have multiple PLLs, you can OR their 				  <samp class="ph codeph">pll_cal_busy</samp> signals together.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">rx_is_lockedtodata 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates that the RX CDR is in the				  lock-to-data (LTD) mode.				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">rx_cal_busy 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates that RX calibration is active. 				</p> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d262273e180 " valign="top" width="25.477707006369428%"> 				                 <samp class="ph codeph">rx_is_lockedtoref 				</samp> 			               </td> 			               <td class="entry" headers="d262273e189 " valign="top" width="12.738853503184714%"> 				                 <p class="p">Input 				</p> 			               </td> 			               <td class="entry" headers="d262273e195 " valign="top" width="61.78343949044586%"> 				                 <p class="p">A high on this signal indicates that the RX CDR is in the				  lock-to-reference (LTR) mode. This signal may toggle or be deasserted when the				  CDR is in LTD mode.				</p> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707088896">
          <h1>
          
            Combining Status or PLL Lock Signals 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> You can combine multiple PHY status signals before feeding into		the reset controller as shown below. 	 </span>   </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707088896__fig_29A4BAF415B3431795ED303A43063816"><span class="figcap"><span class="enumeration fig-enumeration">Figure 218.&nbsp;</span>Combining Multiple PHY Status Signals </span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707088896__image_0D0592DE87854E2DA1F2B84E963157F5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707087327.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       <div xmlns="" class="note note" id="nik1398707088896__note_N1002E_N1001C_N10019_N10001"><span class="notetitle">Note:</span> This configuration also applies to the 		  <samp class="ph codeph">rx_cal_busy</samp> signals. 		</div> 	     </div></div> 	     <p class="p">When using multiple PLLs, you can logical AND the 		<samp class="ph codeph">pll_locked</samp> signals feeding the reset controller.		Similarly, you can logical OR the 		<samp class="ph codeph">pll_cal_busy</samp> signals to the reset controller 		<samp class="ph codeph">tx_cal_busy</samp> port as shown below. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707088896__fig_FC7B3FE5D76C447ABD55BEB9FF2AB618"><span class="figcap"><span class="enumeration fig-enumeration">Figure 219.&nbsp;</span>Multiple PLL Configuration</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707088896__image_99AEDF90445E45ABA5DF31DE01ADA1C3" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707088064.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">Resetting different channels separately requires multiple reset		controllers. For example, a group of channels configured for Interlaken		requires a separate reset controller from another group of channels that are		configured for optical communication. 	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707090135">
          <h1>
          
            Timing Constraints for Bonded PCS and PMA Channels 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div class="section" id="nik1398707090135__section_48B4BC23E498434D83D654ECC78A15C3"> 		       <div class="p">For designs that use TX <span class="ph uicontrol">PMA and PCS					Bonding</span>, the digital reset signal (<samp class="ph codeph">tx_digitalreset</samp>) to all TX channels within a bonded group must meet a				maximum skew tolerance imposed by physical routing. This skew tolerance is one-half				the TX parallel clock cycle (<samp class="ph codeph">tx_clkout</samp>). This				requirement is not necessary for TX <span class="ph uicontrol">PMA					Bonding</span> or for RX PCS channels. <div class="note note" id="nik1398707090135__note_N1002F_N10017_N10012_N1000F_N10001"><span class="notetitle">Note:</span> If the design is not able to					meet the maximum skew tolerance requirement with a positive margin, <span class="keyword">               Intel<sup>Â®</sup>            </span> recommends reassigning the					channels locations that are not adjacent to the PCIe Hard IP block.</div>            <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707090135__fig_DA1C422710CC443ABA2C9399B55CED10"><span class="figcap"><span class="enumeration fig-enumeration">Figure 220.&nbsp;</span>Physical Routing Delay Skew in Bonded Channels</span><div class="figbody">					          					          <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707090135__image_E4F292BDE31048CE9125583EC1D7DD11" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707089349.svg" type="image/svg+xml"></embed></div><br xmlns="">				        </div></div>			      </div> 		       <p class="p">You must provide a Synopsys Design Constraint (SDC) for the reset signals to				guarantee that your design meets timing requirements. The Quartus Prime software				generates an <span class="ph filepath">.sdc</span> file when you generate the				Transceiver Native PHY IP core. </p>         <p class="p">This <span class="ph filepath">.sdc</span>				contains				basic false paths				for				most asynchronous signals, including resets. In the case of bonded designs, this				file contains examples for maximum skew on bonded designs. This <span class="ph filepath">.sdc</span> file contains an example <samp class="ph codeph">false_path</samp> and an example <samp class="ph codeph">max_skew</samp>				constraint for the <samp class="ph codeph">tx_digitalreset</samp> signals.</p>			      <p class="p">All modified IP constraints from a generated <span class="ph filepath">.sdc</span> file must be moved to the projectâs main <span class="ph filepath">.sdc</span> file, because changes				are				lost if the IP is regenerated.</p>         <p class="p">This skew is present whether you tie all 		  <samp class="ph codeph">tx_digitalresets</samp> together, or you control them		  separately. If your design includes the Transceiver PHY Reset Controller IP		  core, you can substitute your instance and interface names for the generic		  names shown in the example. 		</p> 	     </div> 	     <div class="example" id="nik1398707090135__example_9232DCF22020497B9119B863A8819A84"><h2 class="title sectiontitle">SDC Constraint for TX Digital Reset When Bonded Clocks Are		  Used</h2> 		        		       <pre class="pre codeblock">set_max_skew -from *<var class="keyword varname">&lt;IP_INSTANCE_NAME&gt;</var> *tx_digitalreset*r_reset -to *pld_pcs_interface* <var class="keyword varname">&lt;1/2 coreclk period in ps&gt;</var></pre> 	     </div> 	     <div class="section" id="nik1398707090135__section_DE86C78324E5478AA712D1D37DB7B63A"> 		       <p class="p">In the above example, you must make the following substitutions: 		</p> 		       <ul class="ul" id="nik1398707090135__ul_174ECA46B2814EB6B54858C3A2F2B639"> 		          <li class="li" id="nik1398707090135__li_E69C392E1CC74F82963C35C1583F851E">               <var class="keyword varname">&lt;IP_INSTANCE_NAME&gt;</var>âsubstitute			 the name of your reset controller IP instance or PHY IP instance 		  </li> 		          <li class="li" id="nik1398707090135__li_33B3A97E1C254D52BDD7DA815A616A2D">               <var class="keyword varname">&lt;Â½ coreclk				period in ps&gt;</var>âsubstitute half of the clock period of your design			 in picoseconds 		  </li> 		       </ul> 		       <p class="p">If your design has custom reset logic, replace the 		  <samp class="ph codeph">*<em class="ph i">&lt;IP_INSTANCE_NAME&gt;</em>*tx_digitalreset*r_reset</samp>		  with the source register for the TX PCS reset signal, 		  <samp class="ph codeph">tx_digitalreset</samp>. 		</p> 		       <p class="p">For more information about the <samp class="ph codeph">set_max_skew</samp>				constraint, refer to the<cite class="cite"> SDC and <span class="keyword">Timing Analyzer</span> API Reference Manual</cite>. </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/manual/mnl_sdctmq.pdf" target="_blank">SDC and <span class="keyword">Timing Analyzer</span> API Reference				Manual </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="bxn1527613882792">
          <h1>
          
            Resetting Transceiver Channels Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="bxn1527613882792__table_cwq_llg_zdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d263531e120" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d263531e123" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made							the following changes:<ul class="ul" id="bxn1527613882792__ul_nd2_blm_b2b">								                <li class="li">Clarified the <cite class="cite">Dynamic										Reconfiguration of Receiver Channel Using the Acknowledgment										Model</cite> instructions for when the CDR is in manual lock									mode.</li>								                <li class="li">Updated the description for the "Enable RX channel reset									control" parameter.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="bxn1527613882792__ul_fwb_1z3_tbb">								                <li class="li">Added a note "If the design is not able to meet									the maximum skew tolerance requirement with a positive margin,										<span class="keyword">               Intel<sup>Â®</sup>            </span>									recommends reassigning the channels locations that are not									adjacent to the PCIe Hard IP block."</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made the following changes<ul class="ul" id="bxn1527613882792__ul_ttx_25f_sv_joc9">								                <li class="li">Added port "user reset" in "Typical									Transceiver PHY Implementation" diagram.</li>								                <li class="li">Added note number 50.</li>								                <li class="li">Updated "Transceiver and Receiver Reset									Sequence" diagram.</li>								                <li class="li">Added a note "Area in gray is don't care zone"									in every diagram that has gray area in it.</li>								                <li class="li">Changes "tLTD" to "trx_digitalreset" in all									the diagrams.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="bxn1527613882792__ul_sdn_drk_h5_joc21">								                <li class="li">Added description to the "Recommended Reset									Sequence" section.</li>								                <li class="li">Added the "Arria 10 Default Settings Preset"									figure.</li>								                <li class="li">Changed the signals and added a note in the									"Typical Transceiver PHY Implementation" figure.</li>								                <li class="li">Added a parameter to the "General Options"									table.</li>								                <li class="li">Updated the "Reset Sequence Timing Diagram for									Receiver when CDR is in Manual Lock Mode" figure.</li>								                <li class="li">Updated the steps in the "Resetting the									Transceiver in CDR Manual Lock Mode" section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="bxn1527613882792__ul_npc_qrj_vt">								                <li class="li">Updated the "Reset Conditions" table.</li>								                <li class="li">Created the "Transceiver PHY Implementation"									section.</li>								                <li class="li">Updated the "Typical Transceiver PHY									Implementation" figure and moved it to the "Transceiver PHY									Implementation" section.</li>								                <li class="li">Added the "Model 1: Default Model" and "Model									2: Acknowledgment Model" sections to the "How Do I Reset?"									section.</li>								                <li class="li">Updated the "Altera Transceiver PHY Reset									Controller System Diagram" in the "Using the Altera Transceiver									PHY Reset Controller" section.</li>								                <li class="li">Added "Usage Examples for pll_select" to the									"Transceiver PHY Reset Controller Interfaces" section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="bxn1527613882792__ul_qvz_1ml_xq">								                <li class="li">Updated the "Transmitter Reset Sequence After									Power-Up" and "Transmitter Reset Sequence During Device									Operation" figures.</li>								                <li class="li">Improved formatting in the "Transceiver PHY									Reset Controller IP Core Top-Level Signals" figure.</li>								                <li class="li">Updated the description of the <span class="ph uicontrol">reset</span>, <span class="ph uicontrol">tx_analogreset</span>, and <span class="ph uicontrol">rx_analogreset</span> parameters in									the "Top-Level Signals" table.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%"> Made the following changes:<ul class="ul" id="bxn1527613882792__ul_zvn_1ng_zdb">								                <li class="li">Updated the "Transmitter Reset Sequence After									Power-Up" and "Receiver Reset Sequence Following Power-Up"									figures.</li>								                <li class="li">Updated the "Resetting the Receiver During									Device Operation" procedure and associated figure.</li>								                <li class="li">Updated the "Reset Sequence Timing Diagram for									Transceiver when CDR is in Manual Lock Mode" figure.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d263531e120 " valign="top" width="70.0pt">2013.12.02 </td>						            <td align="left" class="entry" headers="d263531e123 " valign="top" width="NaN%">Initial release. </td>					          </tr>				        </tbody>			      </table></div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398707091164">
          <h1>
          
            Arria 10 Transceiver PHY Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">   </div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707091585">
          <h1>
          
            Arria 10 PMA Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">The Physical Medium Attachment (PMA) acts as the analog front		end for the 		<span class="keyword">Arria 10</span>		transceivers. 	 </span>   </div> 	     <p class="p"> The PMA receives and transmits high-speed serial data depending on the		transceiver channel configuration. All serial data transmitted and received		passes through the PMA. 	 </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707093104">
          <h1>
          
            Transmitter 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The transmitter takes the parallel data and serializes it to create a		high-speed serial data stream. The transmitter portion of the PMA is composed		of the transmitter serializer and the transmitter buffer. The serializer clock		is provided from the transmitter PLL.	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707093104__fig_9C1C35F8D5074A07B99C184D129BBDF9"><span class="figcap"><span class="enumeration fig-enumeration">Figure 221.&nbsp;</span>Transmitter PMA Block Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707093104__image_434D625F4D3F42BF933D1C6224D1DE9B" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707091929.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707094325">
          <h1>
          
            Serializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> 	 </span>   </div> 	     <p class="p"> The serializer converts the incoming low-speed parallel data from the		transceiver PCS or FPGA fabric to high-speed serial data and sends the data to		the transmitter buffer. 	 </p> 	     <p class="p">The channel serializer supports the following serialization factors: 8,		10, 16, 20, 32, 40, and 64. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707094325__fig_795372423CDE48A68B1ABA7FB0257297"><span class="figcap"><span class="enumeration fig-enumeration">Figure 222.&nbsp;</span>Serializer Block</span><span class="desc figdesc">The serializer block sends out the least significant bit (LSB) of		  the input data first.		</span><div class="figbody"> 		        		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707094325__image_249D35EADE1146F28B39930B0034609F" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707093447.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707095767">
          <h1>
          
            Transmitter Buffer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The transmitter buffer includes the following circuitry: 	 </p> 	     <ul class="ul" id="nik1398707095767__ul_89E201E42DFC4C84BE43E6ADF1449CC0"> 		       <li class="li">High Speed Differential I/O</li>         <li class="li" id="nik1398707095767__li_A00506A7EFBC482EB3C98D76779EC933">Programmable differential		  output voltage (V<sub class="ph sub">OD</sub>) 		  <ul class="ul" id="nik1398707095767__ul_98D54A1263DC49B89E293097908C68FF">			            <li class="li" id="nik1398707095767__li_4E897D1801C044278CBE205A9457EA13">Main tap			 </li>		          </ul>		       </li> 		       <li class="li" id="nik1398707095767__li_86FF561326E5431B8C3406674F858359">Programmable four-tap		  pre-emphasis circuitry 		  <ul class="ul" id="nik1398707095767__ul_3F25F90AD7854C43A4E2BA9324B21446">			            <li class="li" id="nik1398707095767__li_B42D87E0340F48CD8170D2A8F01DD198">Two pre-cursor taps			 </li>			            <li class="li" id="nik1398707095767__li_BA8F97C4AE1A47EEA54EF98EC89F2B38">Two post-cursor taps			 </li>		          </ul>		       </li> 		       <li class="li">Power distribution network (PDN) induced inter-symbol interference (ISI) compensation</li>         <li class="li" id="nik1398707095767__li_27376BA7B08244B2AEC6B33E893076EC"> Internal termination		  circuitry 		</li> 		       <li class="li" id="nik1398707095767__li_CB5D70863C914611AE4EFB6947AEBAE8">Receiver detect capability		  to support PCI Express* and Quick Path Interconnect (QPI) configurations 		</li> 	     </ul> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707095767__fig_A317413CDA9D480689D1C3CE5B6455D2"><span class="figcap"><span class="enumeration fig-enumeration">Figure 223.&nbsp;</span>Transmitter Buffer</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707095767__image_737F4A04605E486798B66FC95139A78A" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707094871.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="jba1415479548479">
          <h1>
          
            High Speed Differential I/O 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">      <p class="p"> To improve performance, the Arria 10 transmitter uses a new architecture in      the output bufferâHigh Speed Differential I/O. You should select "High Speed Differential I/O"      for I/O standard of Arria 10 transmitter pin in Quartus Prime Assignment Editor or QSF      file.</p>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707096880">
          <h1>
          
            Programmable Output Differential Voltage 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> You can program the differential output voltage			(output swing)			to handle different channel losses and receiver requirements.			There are			31			differential V<sub class="ph sub">OD</sub> settings up to			VCCT			power supply level. The step size is			1/30			of the VCCT power supply level. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707096880__fig_C0DCF7A2C14944168B23BDFCA0E2EBA8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 224.&nbsp;</span>V<sub xmlns="" class="ph sub">OD</sub> (Differential) Signal Level</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707096880__image_1DC588BDF6C34FFCB3F5D9DD81D81E75" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707096111.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div>    <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798389794">XCVR_A10_RX_TERM_SEL</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">For more information, refer to Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707099259">
          <h1>
          
            Programmable Pre-Emphasis 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> Pre-emphasis can maximize the eye at the far-end receiver. 	 </span> The programmable pre-emphasis module in each transmit buffer	 amplifies high frequencies in the transmit data signal, to compensate for	 attenuation in the transmission media.   </div> 	     <p class="p">The pre-tap pre-emphasizes the bit before the transition and de-emphasizes		the remaining bits. A different polarity on pre-tap does the opposite. 	 </p> 	  	  	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707099259__table_D2B985FD2BDF4ED581DEDAEAB4ACA652" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 251. &nbsp;</span>Pre-Emphasis Taps</span></span><span class="desc tabledesc">All four pre-emphasis taps provide inversion control, shown by		negative values. 	 </span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d264476e189" valign="top" width="NaN%">Pre-Emphasis Tap </th>						            <th class="entry" id="d264476e192" valign="top" width="NaN%">Number of Settings </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d264476e189 " valign="top" width="NaN%">Second pre-tap </td>						            <td align="center" class="entry" headers="d264476e192 " valign="top" width="NaN%">15 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d264476e189 " valign="top" width="NaN%">First pre-tap </td>						            <td align="center" class="entry" headers="d264476e192 " valign="top" width="NaN%">33 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d264476e189 " valign="top" width="NaN%">First post-tap </td>						            <td align="center" class="entry" headers="d264476e192 " valign="top" width="NaN%">51 </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d264476e189 " valign="top" width="NaN%">Second post-tap </td>						            <td align="center" class="entry" headers="d264476e192 " valign="top" width="NaN%">25 </td>					          </tr>				        </tbody>			      </table></div> 	     <p class="p">You can set pre-emphasis taps			through the			Quartus Assignment Editor, the Avalon-MM registers, and the QSF			settings. </p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">For more information, refer to Arria 10 Pre-Emphasis and				Output Swing Settings</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="jba1415490269178">
          <h1>
          
            Power Distribution Network (PDN) induced Inter-Symbol Interference (ISI) compensation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">      <p class="p">Arria 10 Transmitter driver includes a compensation circuitry to reduce PDN      induced ISI jitter. You can enable this compensation circuitry to reduce jitter through QSF      setting, Quartus Assignment Editor or Avalon-MM interface. The power consumption      increases      when you enable the compensation.</p>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707099602">
          <h1>
          
            Programmable Transmitter On-Chip Termination (OCT) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> Transmitter buffers include programmable on-chip differential termination of			85Î©, 100Î©, or OFF.			You can set the			OCT value through the Quartus Assignment Editor and the Avalon-MM			registers.</p>   </div>    <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">Arria 10 Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707100899">
          <h1>
          
            Receiver 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">The receiver deserializes the high-speed serial data, creates a		parallel data stream for either the receiver PCS or the FPGA fabric, and		recovers the clock information from the received data. 	 </span>   </div> 	     <p class="p"> The receiver portion of the PMA is comprised of the receiver buffer,		the clock data recovery (CDR) unit, and the deserializer. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707100899__fig_9583F19BF12C4E7B931EE158F206354D"><span class="figcap"><span class="enumeration fig-enumeration">Figure 225.&nbsp;</span>Receiver PMA Block Diagram</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398707100899__image_D375730CE07548F399C0DFC339DAACA0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707099914.svg" type="image/svg+xml"></embed> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707102217">
          <h1>
          
            Receiver Buffer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	     <div class="shortdesc"> The receiver input buffer receives serial data from 		<samp class="ph codeph">rx_serial_data</samp> and feeds the serial data to the clock		data recovery (CDR) unit and deserializer. 	 </div> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="fig_406B4C329FAC471088BC99047D6E96A9"><span class="figcap">Receiver Buffer</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="image_DF9E352A48484DCC81B631019D5B6D80" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707101329.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">The receiver buffer supports the following features: 	 </p> 	     <ul class="ul" id="ul_9137F3AB4F2D46B49739502707CD782E"> 		       <li class="li" id="li_F9955C8209384ECE977E80D7E60AE8EE">Programmable common mode		  voltage (V<sub class="ph sub">CM</sub>) 		</li> 		       <li class="li" id="li_5813DAC40D7B48FFB358BD8D9A18C7CD">Programmable differential		  On-Chip Termination (OCT) 		</li> 		       <li class="li" id="li_D73484D7C8B74AC48FD0A7209C48D532">Signal Detector 		</li> 		       <li class="li" id="li_3D3879B5B4464F87B3F3C618C9A402DD">Continuous Time Linear		  Equalization (CTLE) 		</li> 		       <li class="li" id="li_00243CE521CE45F4BC751D1AA0DBFB87"> Variable Gain Amplifiers		  (VGA) 		</li>		       <li class="li" id="li_FEC808B561724FAB83648775DC8452F1">Adaptive Parametric Tuning		  Engine		</li>		       <li class="li" id="li_F022FB5E0CFA41AC8170F79CD704DD90">Decision Feedback		  Equalization (DFE)		</li> 	     </ul>   </div></div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707102580">
          <h1>
          
            Programmable Common Mode Voltage (VCM) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="abstract"> 	     <div class="shortdesc"> The receiver buffer has on-chip biasing circuitry to establish		the required V<sub class="ph sub">CM</sub> at the receiver input. 	 </div>       <p class="p"> The 		<span class="keyword">               Quartus<sup>Â®</sup> Prime</span>		software automatically chooses the optimal setting for RX V<sub class="ph sub">CM</sub>. 	 </p>      <div class="note note" id="note_N10032_N10014_N10001"><span class="notetitle">Note:</span> 			      <p class="p">On-chip biasing circuitry is available only if you select OCT. If you select external				termination, you must implement off-chip biasing circuitry to establish the V<sub class="ph sub">CM</sub> at the receiver input buffer. </p>			      <p class="p">Manual V<sub class="ph sub">CM</sub> adjustment is not supported and is only adjusted by				calibrations.</p>		    </div>   </div>    </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707102970">
          <h1>
          
            Programmable Differential On-Chip Termination (OCT) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> Receiver buffers include programmable on-chip differential termination		of 85Î©, 100Î©, or OFF. 	 </p> 	     <p class="p"> You can disable OCT and use external termination. If you select external			termination, the receiver common mode is tri-stated. Common mode is based on the			external termination connection. You			also			need to implement off-chip biasing circuitry to establish the V<sub class="ph sub">CM</sub> at the receiver buffer. </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707103407">
          <h1>
          
            Signal Detector 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> You can enable the optional signal threshold detection circuitry. If		enabled, this option senses whether the signal level present at the receiver		input buffer is above the signal detect threshold voltage that you specified in		the assignment editor.</p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707104770">
          <h1>
          
            Continuous Time Linear Equalization (CTLE) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The CTLE boosts the signal that is attenuated due to channel		characteristics. Each receiver buffer has independently programmable		equalization circuits. These equalization circuits amplify the high-frequency component of the incoming		signal by compensating for the low-pass characteristics of the physical medium.		The CTLE can support both DC and AC gain. 	 </p> 	     <p class="p"> DC gain circuitry provides an equal amplification to the incoming signal across			the low			frequency spectrum. AC gain circuitry provides amplification to the			high-frequency spectrum gain of the incoming signal. </p> 	  	  	     <p class="p">			      <span class="keyword">               Arria<sup>Â®</sup> 10 </span>			transceivers			support dual mode			CTLE.		</p> 	  	  	  	  	    </div>    <div class="topic concept nested1" id="jba1399391979801" lang="en-us" xml:lang="en-us">  <h2 class="title topictitle2">High Gain Mode</h2>    <div class="body conbody">      <p class="p">High gain mode			supports			data rate up to 17.4 Gbps. This mode provides both AC and DC gain.			There are two bandwidth settings available for this mode. </p>      <ul class="ul">         <li class="li">Full BandwidthâThis mode has a peaking frequency of 6.25 GHz offering AC gain				at				17 dB.</li>         <li class="li">Medium BandwidthâThis mode has a peaking frequency of 3.125 GHz offering AC gain				at				21 dB.</li>      </ul>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="jba1399391979801__fig_2507F962FE2949848C407DDA966C7113"><span class="figcap"><span class="enumeration fig-enumeration">Figure 226.&nbsp;</span>CTLE DC and AC Gain Conceptualization</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="jba1399391979801__image_9298E0C622054ABE9ED6114769A7CFB5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707103890.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>      <div class="note note" id="jba1399391979801__note_N10037_N10011_N10001"><span class="notetitle">Note:</span> Final equalization curves will be available in the 		<span class="keyword">               Arria<sup>Â®</sup> 10 </span>		device datasheet. 	 </div>   </div></div><div class="topic concept nested1" id="jba1399392720906" lang="en-us" xml:lang="en-us">  <h2 class="title topictitle2">High Data Rate Mode</h2>    <div class="body conbody">		    <p class="p">High Data Rate Mode is a low power mode that supports data rates up to 25.8			Gbps. It is the default mode if none of the modes are selected in the Quartus Assignment			Editor or Quartus Settings File (.qsf). This mode provides an alternative path for high			gain mode. High Data Rate Mode can be used to compensate for the loss similar to CEI 28G			VSR. High data rate mode supports four bandwidth modes: Full, three-fourths, one-half,			and one-fourth bandwidth modes. Full bandwidth mode can provide AC peaking at			approximately 8 dB at a peaking frequency of 14 GHz. High data rate mode can be operated			in three-fourths, one-half, and one-fourth bandwidth with 9 GHz, 5 GHz, and 2.5 GHz			peaking frequencies. In high data rate mode, AC gain values and DC gain values cannot be			controlled individually as done in high gain mode. The recommended AC gain values in			high data rate mode include the appropriate setting of DC gain to get the required			peaking at respective peaking frequencies.</p>		    <p class="p">CTLE can only be supported in manual			mode with the			exception of PCIe Gen3, which supports triggered mode. CTLE mode and			CTLE gain can be set through Quartus Assignment Editor or Quartus Settings File and			Avalon MM registers.</p>			  </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#pra1458247543933">CTLE Settings in Triggered Adaptation Mode</a></div><div><a class="link" href="#jba1398967229771">PHY IP Core for PCIe (PIPE) Link Equalization for Gen3 Data Rate</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet 		</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">Arria 10 Register Map</a></div></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707105238">
          <h1>
          
            Variable Gain Amplifier (VGA) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">         <span class="keyword">               Arria<sup>Â®</sup> 10 </span> channels have a variable			gain amplifier to optimize the signal amplitude prior to the CDR sampling. VGA can only			be operated in manual mode. VGA gain can be selected through Quartus Assignment Editor			or Quartus Setting File (qsf) or the Avalon MM			register. You must			set VGA manually for all combinations of CTLE and DFE modes.</p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707105238__fig_N1001D_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 227.&nbsp;</span> VGA Frequency Response for Different Gain Settings</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1399415029041.svg" type="image/svg+xml"></embed>		    </div></div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707109192">
          <h1>
          
            Decision Feedback Equalization (DFE) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> DFE amplifies the high frequency components of a signal without amplifying the			noise content. It compensates for inter-symbol interference (ISI). DFE minimizes			post-cursor ISI by adding or subtracting weighted versions of the previously received			bits from the current bit. DFE works in synchronization with the TX pre-emphasis and			downstream RX CTLE. This enables the RX CDR to receive the correct data that was			transmitted through a lossy and noisy backplane. </p> 	     <p class="p"> The DFE advantage over CTLE is improved Signal to Noise Ratio (SNR). DFE			amplifies the power of the high frequency components without amplifying the noise power. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707109192__fig_DB72D774AFC44D70B273BF1F980FF3EA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 228.&nbsp;</span>Signal ISI</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707109192__image_1F3820089AF240148947CB50342F99BA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707105628.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> The DFE circuit stores delayed versions of the data. The stored bit is		multiplied by a coefficient and then summed with the incoming signal. The		polarity of each coefficient is programmable. 	 </p> 	     <p class="p"> The DFE architecture supports eleven fixed taps. </p> 	  	     <p class="p"> The eleven fixed taps translate to the DFE capable of removing the ISI from			the next 11 bits, beginning from the current bit. </p> 	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707109192__fig_B51AE007C9134FCEB1A2EC3451148A36"><span class="figcap"><span class="enumeration fig-enumeration">Figure 229.&nbsp;</span>Channel Pulse Response</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707109192__image_10C6EC0EC9814D76AA76A8AEDDC5A22D" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707107314.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <div class="note note" id="nik1398707109192__note_N100B9_N1000F_N10001"><span class="notetitle">Note:</span> The pulse at the output of the channel shows a long decaying tail. 		Frequency-dependent losses and quality		degradation affects other signals.</div> 	  	    		    <div class="p">         <strong class="ph b">Supported modes for DFE:</strong>         <ul class="ul" id="nik1398707109192__ul_umh_44n_tr">				        <li class="li">Disabled Mode: <ul class="ul" id="nik1398707109192__ul_f5h_r4n_tr">						            <li class="li">DFE disabled mode is similar to DFE manual mode, except all DFE tap values							in this mode are set to zero. DFE tap values can be set in Assignment							Editor/.qsf or using Avalon MM interface. </li>					          </ul>            </li>				        <li class="li">Manual Mode: <ul class="ul" id="nik1398707109192__ul_vgp_kpn_tr">						            <li class="li">In this mode, manual DFE tap values can be set in							Assignment Editor/.qsf or using Avalon MM interface. </li>					          </ul>				        </li>				        <li class="li">Adaptation					Enabled					Mode: <ul class="ul" id="nik1398707109192__ul_qhy_lpn_tr">						            <li class="li">In this adaptation mode, DFE tap values are controlled							by the Adaptive Parametric Tuning Engine. This mode uses the converged							DFE tap values given by the Adaptive Parametric Tuning Engine.</li>					          </ul>            </li>			      </ul>      </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="jba1427748612555">
          <h1>
          
            How to Enable CTLE and DFE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body taskbody">		    <div class="section context" id="jba1427748612555__context_N10013_N10010_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1427748612555__table_N10017_N10013_N10010_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 252. &nbsp;</span>Summary of Receiver Equalization Modes</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d265537e179" valign="top" width="NaN%">Receiver Equalization</th>							              <th class="entry" id="d265537e182" valign="top" width="NaN%">Modes</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d265537e179 " valign="top" width="NaN%">CTLE adaptation mode</td>							              <td class="entry" headers="d265537e182 " valign="top" width="NaN%"> Manual, Triggered (use the								triggered mode for PCIe* Gen3 only)</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d265537e179 " valign="top" width="NaN%">DFE adaptation mode</td>							              <td class="entry" headers="d265537e182 " valign="top" width="NaN%">Adaptation enabled, Manual,								Disabled</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d265537e179 " valign="top" width="NaN%">Number of fixed DFE taps</td>							              <td class="entry" headers="d265537e182 " valign="top" width="NaN%">3, 7, 11</td>						            </tr>					          </tbody>				        </table></div>			      <div class="p">Follow these steps to trigger DFE adaptation:<ol class="ol" id="jba1427748612555__ol_cb1_ktm_dz">					          <li class="li">Request user access to the internal configuration bus by writing						0x0						to offset address 0x0[7:0].</li>					          <li class="li">Monitor and wait for <samp class="ph codeph">avmm_waitrequest</samp> to be deasserted						(logic low) if "Separate <samp class="ph codeph">reconfig_waitrequest</samp> from PreCISE"						option is disabled. Otherwise, monitor and wait for register bit 0x281						bit[2] to go low if "Separate <samp class="ph codeph">reconfig_waitrequest</samp> from						PreCISE" and "Enable control and status registers" option is enabled.</li>					          <li class="li">Select adaptation control by Read-Modify-Write 0x1 to bit[4] of address						0x149.</li>					          <li class="li">Enable adaptation trigger by Read-Modify-Write 0x1 to bit[6] of address						0x100.</li>					          <li class="li">Release the internal configuration bus to PreSICE by writing 0x1 to offset						address 0x0[7:0].</li>					          <li class="li">Repeat step 2.</li>					          <li class="li"> Monitor DFE adaptation completion by checking register bit 0x100 bit[6] to						go low. This confirms DFE trigger adaptation routine is complete.</li>				        </ol>         </div>		    </div>			  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div></div></div><div class="topic concept nested1" id="jba1427917893625" lang="en-us" xml:lang="en-us">  <h2 class="title topictitle2">Configuration Methods</h2>    <div class="body conbody">      <p class="p">Configure the modes using one of the following methods:</p>      <p class="p">         <strong class="ph b">Method 1 - Using Arria 10 Transceiver Native PHY IP Core  </strong>      </p>      <ol class="ol">         <li class="li">Select the CTLE/DFE mode in the RX PMA tab of the PHY IP Core</li>         <li class="li">Compile the design </li>         <li class="li">Choose one the following:<ul class="ul">               <li class="li">If CTLE or DFE is in Manual mode, set the CTLE gain value or DFE taps            using one of the following ways:<ol class="ol" type="a">                     <li class="li">Assignment Editor/.qsf- Recompile the design to make these values                  effective.<p class="p">Refer to <em class="ph i">Analog Parameter                    Settings</em> for more details about <em class="ph i">Receiver Equalization                    Settings</em>.</p>                     </li>                     <li class="li">Avalon-MM (AVMM) Interface - Value written through AVMM interface                take precedence over values defined in Assignment Editor. Use this method to                dynamically set values and hence avoid re-compilation. <p class="p">Refer to                    <em class="ph i">Arria 10 Transceiver Register Map</em> for more details on                  AVMM interface and to perform dynamic read/write.</p>                     </li>                  </ol>               </li>                      </ul>         </li>      </ol>      <p class="p">         <strong class="ph b">Method 2 - Using AVMM Interface  </strong>      </p>      <ol class="ol">         <li class="li">Any changes you make using AVMM interface take precedence over what was        configured in Native PHY IP GUI and/or Assignment Editor.<ol class="ol" type="a">               <li class="li">For CTLE and DFE in Manual mode, set the CTLE gain value or DFE Taps            using the reconfiguration interface. The values are written dynamically and do not            require design re-compilation.<p class="p">Refer to <em class="ph i">Arria 10                Register Map</em> for details on the specific registers that set the CTLE gain              values/DFE taps.</p>               </li>               <li class="li">For dynamically changing DFE and CTLE Adaptation modes, refer to <em class="ph i">CTLE Settings in Triggered Adaptation Mode</em>, <em class="ph i">Arria 10 Register Map</em> and <em class="ph i">Arria 10              DFE              Adaptation Tool</em> for the list of adaptation registers. Use the            reconfiguration interface to change the register settings.</li>            </ol>            <div class="note note" id="jba1427917893625__note_N1007A_N1006C_N1006A_N10010_N10001"><span class="notetitle">Note:</span> You must set VGA          manually for all combinations of CTLE mode and DFE modes.          </div>         </li>      </ol>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://pra1458247543933.xml" target="_blank">CTLE Settings in Triggered Adaptation Mode</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_registermap.xlsx" target="_blank" title="Arria 10 DFE Adaptation Tool is a separate tab in the Arria 10 Register Map.">Arria 10 Register Map</a></div></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707112926">
          <h1>
          
            Clock Data Recovery (CDR) Unit 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PMA of each channel includes a channel PLL that you can configure as a			receiver clock data recovery (CDR) for the receiver. You can also configure the channel			PLL of			channels			1 and 4 as a clock multiplier unit (CMU) PLL for the transmitter in the same bank. </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707112926__fig_F4301DB940E64A36AD28869770D1633E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 230.&nbsp;</span>Channel PLL Configured as CDR </span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398707112926__image_0D6830BD708A413DACD57EB3184E2C72" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707111892.svg" type="image/svg+xml"></embed> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707113348">
          <h1>
          
            Lock-to-Reference Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In LTR mode, the phase frequency detector (PFD) in the CDR tracks the		receiver input reference clock. The PFD controls the charge pump that tunes the		VCO in the CDR. The 		<samp class="ph codeph">rx_is_lockedtoref</samp> status signal is asserted active high		to indicate that the CDR has locked to the phase and frequency of the receiver		input reference clock. 	 </p> 	     <div class="note note"><span class="notetitle">Note:</span> The phase detector (PD) is inactive in LTR mode. 	 </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707113738">
          <h1>
          
            Lock-to-Data Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">	     <p class="p">During normal operation, the CDR must be in LTD mode to recover the		clock from the incoming serial data. In LTD mode, the PD in the CDR tracks the		incoming serial data at the receiver input. Depending on the phase difference		between the incoming data and the CDR output clock, the PD controls the CDR		charge pump that tunes the VCO. 	 </p>	     <div class="note note"><span class="notetitle">Note:</span> The PFD is inactive in LTD mode. The 		<samp class="ph codeph">rx_is_lockedtoref</samp> status signal toggles randomly and is		not significant in LTD mode. 	 </div>	     <p class="p">After switching to LTD mode, the 		<samp class="ph codeph">rx_is_lockedtodata</samp> status signal is asserted. The actual		lock time depends on the transition density of the incoming data and the parts		per million (ppm) difference between the receiver input reference clock and the		upstream transmitter reference clock. The 		<samp class="ph codeph">rx_is_lockedtodata</samp> signal toggles until the CDR sees		valid data; therefore, you should hold receiver PCS logic in reset		(<samp class="ph codeph">rx_digitalreset</samp>) for a minimum of 4 Âµs after 		<samp class="ph codeph">rx_is_lockedtodata</samp> remains continuously asserted. 	 </p>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707114050">
          <h1>
          
            CDR Lock Modes 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You can configure the CDR in either automatic lock mode or manual lock		mode. By default, the 		<span class="keyword">               Quartus<sup>Â®</sup> Prime</span>		software configures the CDR in automatic lock mode. 	 </p>   </div> <div class="topic concept nested1" id="nik1398707114455" lang="en-us" xml:lang="en-us">   <h2 class="title topictitle2"> Automatic Lock Mode</h2>   <div class="body conbody"> 	     <p class="p">In automatic lock mode, the CDR initially locks to the input reference		clock (LTR mode). After the CDR locks to the input reference clock, the CDR		locks to the incoming serial data (LTD&nbsp;mode) when the following conditions are		met: 	 </p> 	     <ul class="ul" id="nik1398707114455__ul_9DC316BBA22942FA9B3311210C14DDDB"> 		       <li class="li" id="nik1398707114455__li_DEEE2E79DAE545C5A2B36FA88BBD1F00">The signal threshold		  detection circuitry indicates the presence of valid signal levels at the		  receiver input buffer when 		  <samp class="ph codeph">rx_std_signaldetect</samp> is enabled.</li> 		       <li class="li" id="nik1398707114455__li_3EFE092565974FF592812C45E34ACB1B">The CDR output clock is		  within the configured ppm frequency threshold setting with respect to the input		  reference clock (frequency locked). 		</li> 		       <li class="li" id="nik1398707114455__li_E26A783406054D5BBEB960FE4FE84342">The CDR output clock and the		  input reference clock are phase matched within approximately 0.08&nbsp;unit interval		  (UI) (phase locked). 		</li> 	     </ul> 	     <p class="p">If the CDR does not stay locked to data because of frequency drift or		severe amplitude attenuation, the CDR switches back to LTR mode. 	 </p>   </div> </div><div class="topic concept nested1" id="nik1398707114861" lang="en-us" xml:lang="en-us">  <h2 class="title topictitle2">Manual Lock Mode</h2>  <div class="body conbody">	     <p class="p">The PPM detector and phase relationship detector reaction times can be		too long for some applications that require faster CDR lock time. You can		manually control the CDR to reduce its lock time using two optional input ports		(<samp class="ph codeph">rx_set_locktoref</samp> and 		<samp class="ph codeph">rx_set_locktodata</samp>). 	 </p>	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707114861__table_47B99031906444EF89B0037E41B0AC02" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 253. &nbsp;</span>Relationship Between Optional Input Ports and the CDR Lock		Mode</span></span></caption>                                                <thead align="left" class="thead">		             <tr class="row">			               <th class="entry" id="d266121e565" valign="top" width="NaN%">                     <samp class="ph codeph">rx_set_locktoref</samp> 			               </th>			               <th class="entry" id="d266121e571" valign="top" width="NaN%">                     <samp class="ph codeph">rx_set_locktodata</samp> 			               </th>			               <th class="entry" id="d266121e577" valign="top" width="NaN%">CDR Lock Mode 			 </th>		             </tr>            </thead>		          <tbody class="tbody">		             <tr class="row">			               <td align="center" class="entry" headers="d266121e565 " valign="top" width="NaN%">0 			 </td>			               <td align="center" class="entry" headers="d266121e571 " valign="top" width="NaN%">0 			 </td>			               <td class="entry" headers="d266121e577 " valign="top" width="NaN%">Automatic 			 </td>		             </tr>		             <tr class="row">			               <td align="center" class="entry" headers="d266121e565 " valign="top" width="NaN%">1 			 </td>			               <td align="center" class="entry" headers="d266121e571 " valign="top" width="NaN%">0 			 </td>			               <td class="entry" headers="d266121e577 " valign="top" width="NaN%">Manual-RX CDR LTR 			 </td>		             </tr>		             <tr class="row">			               <td align="center" class="entry" headers="d266121e565 " valign="top" width="NaN%">X 			 </td>			               <td align="center" class="entry" headers="d266121e571 " valign="top" width="NaN%">1 			 </td>			               <td class="entry" headers="d266121e577 " valign="top" width="NaN%">Manual-RX CDR LTD 			 </td>		             </tr>		          </tbody>	        </table></div>  </div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707116145">
          <h1>
          
            Deserializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">The deserializer block clocks in serial input data from the			receiver buffer using the high-speed serial recovered clock and deserializes the data			using the low-speed parallel recovered clock. </span> The deserializer forwards the		deserialized data to the receiver PCS or FPGA		fabric, and sends out		the LSB of the input data first. </div> 	     <p class="p">The deserializer supports the following deserialization factors: 8, 10,		16, 20, 32, 40, and 64. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707116145__fig_EC21298F5B694FA39F0F9FB3D67A2C8B"><span class="figcap"><span class="enumeration fig-enumeration">Figure 231.&nbsp;</span>Deserializer Block Diagram</span><div class="figbody">			      						      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707116145__image_D8DC571E3F8B4CDD9B50C7CAFB00B2D5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707115251.svg" type="image/svg+xml"></embed></div><br xmlns="">		    </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707118496">
          <h1>
          
            Loopback 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PMA supports serial, diagnostic, and reverse loopback paths. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707118496__fig_3A00D09208444CA4BF92BC7C92796E3A"><span class="figcap"><span class="enumeration fig-enumeration">Figure 232.&nbsp;</span>Serial Loopback Path</span><span class="desc figdesc">The serial loopback path sets the CDR to recover the data from				the				serializer while data from receiver serial input pin is ignored by				the				CDR. The transmitter buffer sends data normally.				Adjusting the				TX VOD, TX pre-emphasis, and RX CTLE settings does not have an effect on the serial				data that goes through the serial loopback path. Adjusting the RX VGA and RX DFE				settings has an effect on the serial data that goes through the serial loopback				path.</span><div class="figbody"> 		        		        	        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707116582.svg" type="image/svg+xml"></embed>      </div></div> 	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707118496__fig_N10048_N1000F_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 233.&nbsp;</span>Reverse Serial Loopback Path/Pre CDR</span><span class="desc figdesc">The reverse serial loopback path sets the transmitter buffer to				transmit data fed directly from the VGA output. Adjusting the				RX				CTLE, and RX VGA settings has an effect on the serial data that goes through the				diagnostic loopback path.</span><div class="figbody">			      						      						      <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1400710565406.svg" type="image/svg+xml"></embed>		    </div></div>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707118496__fig_ABFD2E0580484234B015931C43CB002C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 234.&nbsp;</span>Reverse Serial Loopback Path/Post CDR</span><span class="desc figdesc">The reverse serial loopback path sets the transmitter buffer to transmit				data fed directly from the CDR recovered data.				Adjusting the				RX CTLE, RX VGA, and RX DFE settings has an effect on the serial data that goes				through the reverse loopback path. Adjusting TX VOD and TX pre-emphasis has an				effect on the transmitter serial differential output				data.</span><div class="figbody"> 		        		        	        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707117555.svg" type="image/svg+xml"></embed>      </div></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707121262">
          <h1>
          
            Arria 10 Enhanced PCS Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">You can use the Enhanced PCS to implement multiple protocols that		operate at around 10 Gbps or higher line rates. 	 </p> 	     <p class="p">The Enhanced PCS provides the following functions: 	 </p> 	     <ul class="ul" id="nik1398707121262__ul_13C21075C97F4468ABEA49F1866FF93B"> 		       <li class="li" id="nik1398707121262__li_175ECBB2216D48E0A91B71267DB646F9">Performs functions common to most				serial data industry standards, such as word alignment, block synchronization,				encoding/decoding, and framing, before data is sent or received off-chip through the				PMA </li> 		       <li class="li" id="nik1398707121262__li_0124324399DF403EAD91FB0BEEAB9030">Handles data transfer to and		  from the FPGA fabric 		</li> 		       <li class="li" id="nik1398707121262__li_914C6FDD16CA4D31908758A3FFE2E045">Internally handles data		  transfer to and from the PMA 		</li> 		       <li class="li" id="nik1398707121262__li_515403543F574121AD9EA26E8A38AD2E">Provides frequency		  compensation 		</li> 		       <li class="li" id="nik1398707121262__li_C48B1D5B14DB464C96227D69C3E91ED7">Performs channel bonding for		  multi-channel low skew applications 		</li> 	     </ul> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707121262__fig_D02242EEAD6A4A9AB067E4CF68809FB1"><span class="figcap"><span class="enumeration fig-enumeration">Figure 235.&nbsp;</span>Enhanced PCS Datapath Diagram</span><div class="figbody"> 		                <embed xmlns="" class="image doc-portal-img" id="nik1398707121262__image_ED529705103B49DCA7850F773288DA76" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707119994.svg" type="image/svg+xml"></embed> 	     </div></div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706797771">Implementing Protocols in Arria 10 Transceivers</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707121620">
          <h1>
          
            Transmitter Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707122026">
          <h1>
          
            Enhanced PCS TX FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The Enhanced PCS TX FIFO provides an interface between the transmitter		channel PCS and the FPGA fabric. The TX FIFO can operate for phase compensation		between the channel PCS and FPGA fabric. You can also use the TX FIFO as an		elastic buffer to control the input data flow, using 		<samp class="ph codeph">tx_enh_data_valid</samp>. The TX FIFO also allows channel		bonding. The TX FIFO has a width of 73 bits and a depth of 16 words. 	 </p> 	     <p class="p">You can set the TX FIFO partially full and empty thresholds through the			Transceiver and PLL Address Map. Refer to the <cite class="cite">Reconfiguration				Interface and Dynamic Reconfiguration</cite> chapter for more details. </p> 	     <p class="p">The TX FIFO supports the following operating modes: 	 </p> 	     <ul class="ul" id="nik1398707122026__ul_965A67F78AF146C6965925018B037236"> 		       <li class="li" id="nik1398707122026__li_13C832E0F1D0463A856CC5F9945DEF13">Phase Compensation mode 		</li> 		       <li class="li" id="nik1398707122026__li_F8A7F365892B4D3793DCF4D285CEBA30">Register mode 		</li> 		       <li class="li" id="nik1398707122026__li_AAF7C556C44C454F9DF4638B3541EB95">Interlaken mode 		</li> 		       <li class="li" id="nik1398707122026__li_11BAE58F91EA412D8ABE3239B2DA4F03">Basic mode 		</li> 	     </ul>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707122369">
          <h1>
          
            Phase Compensation Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707122369__section_3E55C0D8BBAE40649FE754893E79BB05"> 		       <p class="p">In Phase Compensation mode, the TX				Core				FIFO decouples phase variations between					<samp class="ph codeph">tx_coreclkin</samp>				and <samp class="ph codeph">PCS_clkout_x2(tx)</samp>. In this mode, read and				write of the TX				Core				FIFO can be driven by clocks from asynchronous clock sources but				must be same frequency. You can use <samp class="ph codeph">tx_coreclkin</samp>				(FPGA fabric clock) or <samp class="ph codeph">tx_clkout1</samp>				(TX parallel								clock) to clock the write side of the TX				Core				FIFO.</p>			      <div class="note note" id="nik1398707122369__note_N10026_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Phase Compensation mode, TX parallel data is valid for every low speed clock				cycle, and <samp class="ph codeph">tx_enh_data_valid</samp> signal should be tied with				1'b1.</div> 		       <div class="note note" id="nik1398707122369__note_N10042_N10011_N1000E_N10001"><span class="notetitle">Note:</span> Phase Compensation can also be used in				double				rate transfer mode, where the FPGA fabric data width is doubled to				allow the FPGA fabric clock to run at half rate. The				double				rate transfer mode is set in the Native PHY IP Parameter Editor.				Refer to the "Transmitter Data Path Interface Clocking" and "Receiver Data Path				Interface Clocking" sections in the <cite class="cite">PLLs and Clock					Networks</cite> chapter for details about the clock frequencies, when using FIFO				single and				double				rate transfer mode. </div> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707049182">Transmitter Data Path Interface Clocking</a></div><div><a class="link" href="#nik1398707051534">Receiver Data Path Interface Clocking</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707122744">
          <h1>
          
            Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">The Register Mode bypasses the FIFO functionality to eliminate the FIFO latency			uncertainty for applications with stringent latency requirements. This is accomplished			by tying the read clock of the FIFO with its write clock.</p> 	     <p class="p">In Register mode, <samp class="ph codeph">tx_parallel_data</samp> (data),				<samp class="ph codeph">tx_control</samp> (indicates whether <samp class="ph codeph">tx_parallel_data</samp> is a data or control word), and <samp class="ph codeph">tx_enh_data_valid</samp> (data valid) are registered at the FIFO output.			</p> 	        <div class="note note" id="nik1398707122744__note_N10038_N1000F_N10001"><span class="notetitle">Note:</span>          <span class="keyword">Intel</span> recommends that you implement a soft FIFO in the FPGA fabric with a minimum of 32			words under the following conditions:<ul class="ul" id="nik1398707122744__ul_a2y_3kr_ky">				        <li class="li">When the Enhanced PCS TX FIFO is set to register mode.</li>				        <li class="li">When using the recovered clock to drive the core logic.</li>				        <li class="li">When there is no soft FIFO being generated along with the IP					Catalog.</li>			      </ul>      </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707123071">
          <h1>
          
            Interlaken Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707123071__section_70201ED40F544B3D8AB58E1DA58D7505"> 		       <p class="p">In Interlaken mode, the TX				Core				FIFO operates as an elastic buffer. In this mode, you have				additional signals to control the data flow into the FIFO. Therefore, the FIFO write				clock frequency does not have to be the same as the read clock frequency. You				control the writing to the TX				Core				FIFO with <samp class="ph codeph">tx_fifo_wr_en</samp>				by monitoring the FIFO flags. The goal is to prevent the FIFO from becoming full or				empty. On the read side, read enable is controlled by the Interlaken frame				generator. </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707123461">
          <h1>
          
            Basic Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707123461__section_780E5CC12F004DAB8A1B7394E831845D"> 		       <p class="p">In Basic mode, the TX				Core				FIFO operates as an elastic buffer, where buffer depths can vary.				This mode allows driving write and read side of TX				Core				FIFO with different clock frequencies. Monitor the FIFO flag to				control write and read operations. For TX				Core				FIFO, assert <samp class="ph codeph">tx_fifo_wr_en</samp>				with <samp class="ph codeph">tx_fifo_pempty</samp> signal going low.</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707124853">
          <h1>
          
            Interlaken Frame Generator 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707124853__section_0766A05AB4D447CC95468123A39E8085"> 		       <p class="p">The Interlaken frame generator block takes the data from the TX FIFO		  and encapsulates the payload and burst/idle control words from the FPGA fabric		  with the framing layerâs control words (synchronization word, scrambler state		  word, skip word, and diagnostic word) to form a metaframe. The Native PHY IP 		  Parameter Editor allows you to set the metaframe length		  from five 8-byte words to a maximum value of 8192 (64Kbyte words). 		</p> 		       <p class="p">Use the same value on frame generator metaframe length for the transmitter and				receiver.</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707124853__fig_856224CBA9F54FE691D99F98E89415DC"><span class="figcap"><span class="enumeration fig-enumeration">Figure 236.&nbsp;</span>Interlaken Frame Generator</span><span class="desc figdesc">The Interlaken frame generator implements the Interlaken			 protocol. 		  </span><div class="figbody"> 		           		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707124853__image_1E60580C594446E5A64354C7B8033D06" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707123836.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707126386">
          <h1>
          
            Interlaken CRC-32 Generator 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707126386__section_DCF4A9EE6720441394F848228FBC5F7E"> 		       <p class="p">The Interlaken CRC-32 generator block receives data from the		  Interlaken frame generator and calculates the cyclic redundancy check (CRC)		  code for each block of data. This CRC code value is stored in the CRC32 field		  of the diagnostic word. CRC-32 provides a diagnostic tool for each lane. This		  helps to trace the errors on the interface back to an individual lane. 		</p> 		       <p class="p">The CRC-32 calculation covers most of the metaframe, including the		  diagnostic word, except the following: 		</p> 		       <ul class="ul" id="nik1398707126386__ul_B9CF7F4841AC4C38A2DD7B6C60C1D74E"> 		          <li class="li" id="nik1398707126386__li_0FE081EA44AE4F0F844A67C0973CB522">Bits [66:64] of each word 		  </li> 		          <li class="li" id="nik1398707126386__li_2F5ED78135444B77ACA34ECB7EE7482E">58-bit scrambler state			 within the scrambler state word 		  </li> 		          <li class="li" id="nik1398707126386__li_97485253E0E441DB85DCFA097D16A294">32-bit CRC-32 field within			 the diagnostic word 		  </li> 		       </ul> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707126386__fig_85E09A44DD2345F29142DEAF9E3FCA44"><span class="figcap"><span class="enumeration fig-enumeration">Figure 237.&nbsp;</span>Interlaken CRC-32 Generator</span><span class="desc figdesc">The Interlaken CRC-32 generator implements the Interlaken			 protocol.		  </span><div class="figbody"> 		           		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707126386__image_DC9A8B58F95746E38130DBC5C064FA7C" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707125492.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707127605">
          <h1>
          
            64B/66B Encoder and Transmitter State Machine (TX SM) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707127605__section_8AC683B8BE404F0882C4816CC4F147F4"> 		       <p class="p">The 64B/66B encoder is used to achieve DC-balance and sufficient data		  transitions for clock recovery. It encodes 64-bit XGMII data and 8-bit XGMII		  control into 10GBASE-R 66-bit control or data blocks in accordance with Clause		  49 of the IEEE802.3-2008 specification.		</p>		       <p class="p">The 66-bit encoded data contains two overhead sync header bits that		  the receiver PCS uses for block synchronization and bit-error rate (BER)		  monitoring. The sync header is 01 for data blocks and 10 for control blocks.		  Sync headers are not scrambled and are used for block synchronization. (The		  sync headers 00 and 11 are not used, and generate an error if seen.) The		  remainder of the block contains the payload. The payload is scrambled and the		  sync header bypasses the scrambler.		</p>		       <p class="p">The encoder block also has a state machine (TX SM) designed in		  accordance with the 		  <span class="ph nb">IEEE802.3-2008</span> specification. The TX SM		  ensures valid packet construction on data sent from the MAC layer. It also		  performs functions such as transmitting local faults under reset, as well as		  transmitting error codes when the 10GBASE-R PCS rules are violated.		</p> 		       <div class="note note" id="nik1398707127605__note_N1002C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The 64B/66B encoder is available to implement the 10GBASE-R		  protocol.		</div>		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707127605__fig_F21EBFDD5ABE46F9B1BDFF87371B40DA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 238.&nbsp;</span> 		             <strong xmlns="" class="ph b">Example Data Pattern for 64B/66B Encoding</strong>            </span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707127605__image_E225A8055EC847CFB990C96EFC62FEF6" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707126714.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>		    <div class="section" id="nik1398707127605__section_N1004C_N1000F_N10001"><h2 class="title sectiontitle">64B/66B Encoder Reset Condition</h2>			      			      <p class="p">The <samp class="ph codeph">tx_digitalreset</samp> signal resets the 64B/66B				encoder. During the reset condition, the 64B/66B encoder does not output any signal				in contrast with the 8B/10B encoder.</p>		    </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707127885">
          <h1>
          
            Pattern Generators 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707127885__section_6CCA465326F94D938715F35B4A914532">						      <div class="p">The Arria 10 transceivers contain hardened generators and checkers to				provide a simple and easy way to verify and characterize high speed links. Hardening				the pattern generators and checkers save FPGA core logic resources. The following				pattern generator blocks are supported in Arria 10:<ul class="ul">					          <li class="li">Pseudo Random Binary Sequence (PRBS) </li>					          <li class="li">Pseudo Random Pattern (PRP)</li>				        </ul>            <div class="note note" id="nik1398707127885__note_N10028_N1001A_N10014_N10011_N10001"><span class="notetitle">Note:</span> The pattern					generators and checkers are supported for non-bonded channels only.</div>			      </div>			      <p class="p">The pattern generators or checkers are enabled by writing to the respective register				bits of the Transceiver. Refer to the <em class="ph i">Reconfiguration Interface					and Dynamic Reconfiguration</em> chapter for configuration details. </p>					    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707130067">
          <h1>
          
            PRBS Pattern Generator (Shared between Enhanced PCS and Standard PCS) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707130067__section_N10016_N10012_N10001">         <p class="p">You can use Arria 10 pseudo-random bit sequence PRBS generator to simulate				traffic without developing or fully implementing any upper layer of a protocol				stack. The PRBS generator in Arria 10 devices is a shared hardened block between the				Standard and Enhanced datapaths through the PCS instead of being two unique				instances: one for Standard PCS and one for the Enhanced PCS. There is only one set				of control signals and registers for using this feature. The data lines from the				various PCSes and shared PRBS, are muxed before they are sent to the PMA. When the				PRBS generator is enabled, the data on the PRBS data lines is selected to be sent to				the PMA. At any instant, either the data from the PCS or the data generated from the				PRBS generator, is sent to the PMA.</p>			      <p class="p">The PRBS generator can be configured for two widths of the PCS-PMA interface:				10 bits and 64 bits. PRBS9 is available in 10-bit and 64-bit PCS-PMA widths. All				other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS generator				patterns can only be used when PCS-PMA interface width is configured to 10 bits or				64 bits. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707130067__table_v2r_lns_sr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 254. &nbsp;</span>Supported PRBS Patterns</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d267440e214" valign="top" width="33.33333333333333%">PRBS Pattern</th>							              <th class="entry" id="d267440e217" valign="top" width="33.33333333333333%">10 bit PCS-PMA width</th>							              <th class="entry" id="d267440e220" valign="top" width="33.33333333333333%">                        <strong class="ph b">64 bit PCS-PMA								width</strong>                     </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d267440e214 " valign="top" width="33.33333333333333%"> PRBS7: x<sup class="ph sup">7</sup> + x<sup class="ph sup">6</sup> + 1 </td>							              <td class="entry" headers="d267440e217 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d267440e220 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d267440e214 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS9: x<sup class="ph sup">9</sup> + x<sup class="ph sup">5</sup> + 1 </p>							              </td>							              <td class="entry" headers="d267440e217 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>							              <td class="entry" headers="d267440e220 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d267440e214 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS15: x<sup class="ph sup">15</sup> + x<sup class="ph sup">14</sup> + 1 </p>							              </td>							              <td class="entry" headers="d267440e217 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d267440e220 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d267440e214 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS23: x<sup class="ph sup">23</sup> + x<sup class="ph sup">18</sup> + 1 </p>							              </td>							              <td class="entry" headers="d267440e217 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d267440e220 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d267440e214 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS31: x<sup class="ph sup">31</sup> + x<sup class="ph sup">28</sup> + 1 </p>							              </td>							              <td class="entry" headers="d267440e217 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d267440e220 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">PRBS test patterns may be considered equivalent to "noise". Use these patterns				to test the transceiver link with a noisy signal by placing the transceiver in				loopback mode. </p>			      <p class="p">Use PRBS7 and PRBS9 to test transceiver links with linear impairments, and				with 8B/10B. </p>			      <p class="p">Use PRBS15 for jitter evaluation. </p>			      <p class="p">Use PRBS23 or PRBS31 for jitter evaluation (data-dependent jitter) of				non-8B/10B links, such as SDH/SONET/OTN jitter testers. Most 40G, 100G, and 10G				applications use PRBS31 for link evaluation. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707130067__fig_56FB60AE297C4270A3F0D0CED7ADD338"><span class="figcap"><span class="enumeration fig-enumeration">Figure 239.&nbsp;</span>PRBS Generator for Serial Implementation of PRBS9					Pattern</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707130067__image_967390DCB3BE4C3C8C4C5530D9B82E9B" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707128151.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <div class="note note" id="nik1398707130067__note_N100AC_N10012_N1000F_N10001"><span class="notetitle">Note:</span> 				        <p class="p">All supported PRBS generators are similar to the PRBS9 generator.</p>				        <p class="p">Refer to the <em class="ph i">Reconfiguration Interface and Dynamic						Reconfiguration</em> chapter for configuration details.</p>			      </div>      </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707130551">
          <h1>
          
            Pseudo-Random Pattern Generator 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707130551__section_ED7DE6C2E66D4E13A2D0531621CE5E87"> 		       <p class="p">The pseudo-random pattern (PRP) generator is specifically designed for the				10GBASE-R and 1588 protocols. The PRP generator block operates in conjunction with				the scrambler to generate pseudo-random patterns for the TX and RX tests in the 10G				Ethernet mode. You can use the Arria 10 Pseudo Random Pattern (PRP) generator in the				scrambler to generate random data pattern and seed that the scrambler can use. The				PRP mode is a test mode of the scrambler. Two seeds are available to seed the				scrambler: all 0s or two local fault-ordered sets. The seed				is				used in the scrambler to produce the pattern. PRP is only available when the				scrambler is enabled.</p> 		       <p class="p">Refer to the <em class="ph i">Reconfiguration Interface and Dynamic Reconfiguration</em>				chapter for configuration details. </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707132837">
          <h1>
          
            Scrambler 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707132837__section_03C012A7EF074ADF9E482B3DE05F7F31"> 		       <p class="p">The scrambler randomizes data to create transitions to DC-balance the		  signal and help CDR circuits. The scrambler uses a x<sup class="ph sup">58</sup> +		  x<sup class="ph sup">39</sup> +1 polynomial and supports both synchronous scrambling used for		  Interlaken and asynchronous (also called self-synchronized) scrambling used for		  the 10GBASE-R protocol. 		</p> 		       <p class="p">The asynchronous (self-synchronizing) mode does not require an		  initialization seed. Except for the two sync header bits in each 66-bit data		  block, the entire 64-bit payload is scrambled by feeding it into a linear		  feedback shift register (LFSR) continuously to generate scrambled data while		  the sync-header bits bypass the scrambler. The initial seed is set to all 1s.		  You can change the seed for the 10GBASE-R protocol using the Native PHY IP		  Parameter Editor. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707132837__fig_1D84C215198747BF8D87914E534DE746"><span class="figcap"><span class="enumeration fig-enumeration">Figure 240.&nbsp;</span>Asynchronous Scrambler in Serial Implementation</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707132837__image_D8BF97F0A7A14AD6AE9AF93ECAB1CE30" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707130941.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <p class="p">In synchronous mode, the scrambler is initially reset to different		  programmable seeds on each lane. The scrambler then runs by itself. Its current		  state is XORâd with the data to generate scrambled data. A data checker in the		  scrambler monitors the data to determine if it should be scrambled or not. If a		  synchronization word is found, it is transmitted without scrambling. If a		  Scrambler State Word is detected, the current scramble state is written into		  the 58-bit scramble state field in the Scrambler State Word and sent over the		  link. The receiver uses this scramble state to synchronize the descrambler. The		  seed is automatically set for Interlaken protocol. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707132837__fig_CB98A4447F3D4C03950AC640D412857C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 241.&nbsp;</span>Synchronous Scrambler Showing Different Programmable			 Seeds</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707132837__image_31FBBD17B27F44BF9D898C8E998146EF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707131881.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707133290">
          <h1>
          
            Interlaken Disparity Generator 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707133290__section_109BA95258A446C69A8018525F29F8BF"> 		       <p class="p">The Interlaken disparity generator block is in accordance with the		  Interlaken protocol specification and provides a DC-balanced data output. 		</p> 		       <p class="p">The Interlaken protocol solves the unbounded baseline wander, or DC		  imbalance, of the 64B/66B coding scheme used in 10Gb Ethernet by inverting the		  transmitted data. The disparity generator monitors the transmitted data and		  makes sure that the running disparity always stays within a Â±96-bit bound. It		  adds the 67th bit (bit 66) to signal the receiver whether the data is inverted		  or not. 		</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707133290__table_C35E91240AEC4140ADE0CDA24B7364F7" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 255. &nbsp;</span> Inversion Bit Definition</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d268098e191" valign="top" width="16.666666666666664%"> 				                    <p class="p"> Bit 66 				  </p> 				                 </th> 				                 <th class="entry" id="d268098e197" valign="top" width="83.33333333333334%"> 				                    <p class="p"> Interpretation 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d268098e191 " valign="top" width="16.666666666666664%"> 				                    <p class="p">0 				  </p> 				                 </td> 				                 <td class="entry" headers="d268098e197 " valign="top" width="83.33333333333334%"> 				                    <p class="p">Bits [63:0] are not inverted; the receiver processes this word					 without modification 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d268098e191 " valign="top" width="16.666666666666664%"> 				                    <p class="p">1 				  </p> 				                 </td> 				                 <td class="entry" headers="d268098e197 " valign="top" width="83.33333333333334%"> 				                    <p class="p">Bits [63:0] are inverted; the receiver inverts the bits before					 processing this word 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note"><span class="notetitle">Note:</span> The Interlaken disparity generator is available to implement the		  Interlaken protocol. 		</div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707135798">
          <h1>
          
            TX Gearbox, TX Bitslip and Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707135798__section_534A3AFC391A4E509C458BD22D43AFAA"> 		       <p class="p">The TX gearbox adapts the PCS data width to the smaller bus width of the PCS-PMA				interface (Gearbox Reduction). It supports different ratios (FPGA fabric-PCS				Interface Width: PCS-PMA Interface Width) such as 66:32, 66:40, 64:32, 40:40, 32:32,				64:64, 67:64, and 66:64. The gearbox mux selects a group of consecutive bits from				the input data bus depending on the gearbox ratio and the data valid control				signals. </p> 		       <p class="p">The TX gearbox also has a bit slipping feature to adjust the data skew		  between channels. The TX parallel data is slipped on the rising edge of 		  <samp class="ph codeph">tx_enh_bitslip</samp> before it is passed to the PMA. The		  maximum number of the supported bitslips is PCS data width-1 and the slip		  direction is from MSB to LSB and from current to previous word. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707135798__fig_BA99A4B1784142688671454970B0C4B5"><span class="figcap"><span class="enumeration fig-enumeration">Figure 242.&nbsp;</span>TX Bitslip</span><span class="desc figdesc">               <samp xmlns="" class="ph codeph">tx_enh_bitslip</samp> = 2 and PCS width of gearbox is			 67 		  </span><div class="figbody"> 		           		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707135798__image_30CC25655E594229AA7EDEC5D2EBABE7" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707134557.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 		       <p class="p">You can use transmitter data polarity inversion to invert the polarity		  of every bit of the input data word to the serializer in the transmitter path.		  The inversion has the same effect as swapping the positive and negative signals		  of the differential TX buffer. This is useful if these signals are reversed on		  the board or backplane layout. Enable polarity inversion through the Native PHY		  IP Parameter Editor. 		</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707137035">
          <h1>
          
            KR FEC Blocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707137035__section_A20598E75CE4408B9556AA52E9D1F72A"> 		       <p class="p">The KR FEC blocks in the Enhanced PCS are designed in accordance with		  the 10G-KRFEC and 40G-KRFEC of the IEEE 802.3 specification. The KR FEC		  implements the Forward Error Correction (FEC) sublayer, a sublayer between the		  PCS and PMA sublayers. 		</p> 		       <p class="p"> Most data transmission systems, such as Ethernet, have minimum		  requirements for the bit error rate (BER). However, due to channel distortion		  or noise in the channel, the required BER may not be achievable. In these		  cases, adding a forward error control correction can improve the BER		  performance of the system. 		</p> 		       <p class="p">The FEC sublayer is optional and can be bypassed. When used, it can		  provide additional margin to allow for variations in manufacturing and		  environmental conditions. FEC can achieve the following objectives: 		</p> 		       <ul class="ul" id="nik1398707137035__ul_B28D0A36275E480CA479D356C85C8CA8"> 		          <li class="li" id="nik1398707137035__li_B9786B83DD1E4E069C80C8140623201B">Support a forward error correction					mechanism for the 10GBASE-R/KR and 40GBASE-R/KR protocols. </li> 		          <li class="li" id="nik1398707137035__li_1F33A62C16264F1BAA8FF708E8E936E2">Support the full duplex mode of					operation of the Ethernet MAC. </li> 		          <li class="li" id="nik1398707137035__li_BB904C6AF2B34DB0A1A4DBCA8EC357DB">Support the PCS, PMA, and Physical					Medium Dependent (PMD) sublayers defined for the 10GBASE-R/KR and 40GBASE-R/KR					protocols. </li>				        <li class="li">Support up to the maximum transceiver data rate on any protocol that is					64/66-bit encoded.</li> 		       </ul> 		       <p class="p">With KR FEC, the BER performance of the system can be improved. 		</p> 	     </div> 	     <div class="section" id="nik1398707137035__section_B55C4594DC4B4B94AF1A069753E5D3D3"><h2 class="title sectiontitle">Transcode Encoder</h2> 		        		       <p class="p">The KR forward error correction (KR FEC) transcode encoder block		  performs the 64B/66B to 65-bit transcoder function by generating the transcode		  bit. The transcode bit is generated from a combination of 66 bits after the		  64B/66B encoder which consists of a 2-bit synchronization header (S0 and S1)		  and a 64-bit payload (D0, D1,â¦, D63). To ensure a DC-balanced pattern, the		  transcode word is generated by performing an XOR function on the second		  synchronization bit S1 and payload bit D8. The transcode bit becomes the LSB of		  the 65-bit pattern output of the transcode encoder. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707137035__fig_530265956DEA42E8913E066F6DB21916"><span class="figcap"><span class="enumeration fig-enumeration">Figure 243.&nbsp;</span>Transcode Encoder</span><div class="figbody"> 		                      <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707137035__image_8003AF417751498886813E1B37969514" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707136250.svg" type="image/svg+xml"></embed></div><br xmlns=""> 		       </div></div> 	     </div> 	     <div class="section" id="nik1398707137035__section_E4D7D955F46F40B681A3E634849A58B7"><h2 class="title sectiontitle">KR FEC Encoder</h2> 		        		       <p class="p">FEC (2112,2080) is an FEC code specified in Clause 74 of the IEEE		  802.3 specification. The code is a shortened cyclic code (2112, 2080). For each		  block of 2080 message bits, another 32 parity checks are generated by the		  encoder to form a total of 2112 bits. The generator polynomial is: 		</p> 		       <p class="p"> g(x) = x<sup class="ph sup">32</sup> + x<sup class="ph sup">23</sup> + x<sup class="ph sup">21</sup> +		  x<sup class="ph sup">11</sup> + x<sup class="ph sup">2</sup> +1 		</p> 	     </div> 	     <div class="section" id="nik1398707137035__section_22E27CCDAF34418ABEF8FA529CEFFC98"><h2 class="title sectiontitle">KR FEC Scrambler</h2> 		        		       <p class="p">The KR FEC scrambler block performs scrambling based on the generation		  polynomial x<sup class="ph sup">58</sup> + x<sup class="ph sup">39</sup> +1, which is necessary for		  establishing FEC block synchronization in the receiver and to ensure DC		  balance. 		</p> 	     </div> 	     <div class="section" id="nik1398707137035__section_C4AEC7D7833E41CE931582B357E0D0F2"><h2 class="title sectiontitle">KR FEC TX Gearbox</h2> 		        		       <p class="p">The KR FEC TX gearbox converts 65-bit input words to 64-bit output		  words to interface the 		  <span class="ph nb">KR FEC</span> encoder with the PMA. This gearbox is		  different from the TX gearbox used in the Enhanced PCS. The KR FEC TX gearbox		  aligns with the FEC block. Because the encoder output (also the scrambler		  output) has its unique word size pattern, the gearbox is specially designed to		  handle that pattern. 		</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707137301">
          <h1>
          
            Receiver Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707138459">
          <h1>
          
            RX Gearbox, RX Bitslip, and Polarity Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707138459__section_BF0B9E8093F743B38D44891828222C67">			      <p class="p">The RX gearbox adapts the PMA data width to the larger bus width of				the PCS channel (Gearbox Expansion). It supports different ratios (PCS-PMA interface				width : FPGA fabricâPCS interface width) such as 32:66, 40:66, 32:67, 32:64, 40:40,				32:32, 64:64, 67:64, and 66:64 and a bit slipping feature. </p>			      <p class="p">RX bitslip is engaged when the RX block synchronizer or <samp class="ph codeph">rx_bitslip</samp> is enabled to shift the word boundary. On the				rising edge of the bitslip signal of the RX block synchronizer or <samp class="ph codeph">rx_bitslip</samp> from the FPGA fabric, the word boundary is				shifted by one serial bit or 1UI. Each bit slip removes the earliest received bit				from the received data. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707138459__fig_BE64DD6A6B47456FBB76F13AB978BE24"><span class="figcap"><span class="enumeration fig-enumeration">Figure 244.&nbsp;</span>RX Bitslip</span><span class="desc figdesc">               <samp xmlns="" class="ph codeph">rx_bitslip</samp> is toggled two					times, which shifts the <samp xmlns="" class="ph codeph">rx_parallel_data</samp>					boundary two bits. </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707138459__image_C5D0CBD767FE4936A0AD67B0AC7464DD" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707137566.svg" type="image/svg+xml" width="624"></embed>			      </div></div>			      <p class="p">The receiver gearbox can invert the polarity of the incoming data.				This is useful if the receiver signals are reversed on the board or backplane				layout. Enable polarity inversion through the Native PHY IP Parameter Editor. </p>			      <p class="p">Data valid generation logic is essential for gearbox operation. Each				block of data is accompanied by <samp class="ph codeph">rx_enh_data_valid</samp>				data valid signal which âqualifiesâ the block as valid or not. The data valid				toggling pattern is dependent on the data width conversion ratio. For example, if				the ratio is 66:40, the data valid signal is high in 20 out of 33 cycles or				approximately 2 out of 3 cycles and the pattern repeats every 33 <samp class="ph codeph">rx_clkout</samp> RX low-speed parallel clock cycles.</p>						      <div class="note note" id="nik1398707138459__note_N10068_N10012_N1000F_N10001"><span class="notetitle">Note:</span> If a design is slipping more bits than the PCS/PMA width, the Enhanced RX PCS FIFO				could overflow. To clear the overflow, assert				<samp class="ph codeph">rx_digitalreset</samp>.</div>					    </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707138833">
          <h1>
          
            Block Synchronizer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707138833__section_BE0386A4D6464F3E861DDB122F978511"> 		       <p class="p">The block synchronizer determines the block boundary of a 66-bit word		  in the case of the 10GBASE-R protocol or a 67-bit word in the case of the		  Interlaken protocol. The incoming data stream is slipped one bit at a time		  until a valid synchronization header (bits 65 and 66) is detected in the		  received data stream. After the predefined number of synchronization headers		  (as required by the protocol specification) is detected, the block synchronizer		  asserts 		  <samp class="ph codeph">rx_enh_blk_lock</samp> (block lock status signal) to other		  receiver PCS blocks down the receiver datapath and to the FPGA fabric. 		</p> 		       <div class="note note"><span class="notetitle">Note:</span> The block synchronizer is designed in accordance with Interlaken		  Protocol specification (as described in Figure 13 of Interlaken Protocol		  Definition v1.2) and 10GBASE-R protocol specification (as described in IEEE		  802.3-2008 clause-49). 		</div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707139239">
          <h1>
          
            Interlaken Disparity Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707139239__section_7787BDFBE2D24BA2A745165D7981AA2D"> 		       <p class="p">The Interlaken disparity checker examines the received inversion bit		  inserted by the far end disparity generator, to determine whether to reverse		  the inversion process of the Interlaken disparity generation. 		</p> 		       <div class="note note"><span class="notetitle">Note:</span> The Interlaken disparity checker is available to implement the		  Interlaken protocol. 		</div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707139551">
          <h1>
          
            Descrambler 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707139551__section_9DAE978C8E0248E6810835FE7480CF92"> 		       <p class="p">The descrambler block descrambles received data to regenerate		  unscrambled data using the x<sup class="ph sup">58</sup> + x<sup class="ph sup">39</sup> +1 polynomial. Like		  the scrambler, it operates in asynchronous mode or synchronous mode. 		</p> 	     </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707132837">Scrambler</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707140113">
          <h1>
          
            Interlaken Frame Synchronizer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707140113__section_F7C176233F724D6C97F38A6BEC63C856"> 		       <p class="p">The Interlaken frame synchronizer delineates the metaframe boundaries		  and searches for each of the framing layer control words: Synchronization,		  Scrambler State, Skip, and Diagnostic. When four consecutive synchronization		  words have been identified, the frame synchronizer achieves the frame locked		  state. Subsequent metaframes are then checked for valid synchronization and		  scrambler state words. If four consecutive invalid synchronization words or		  three consecutive mismatched scrambler state words are received, the frame		  synchronizer loses frame lock. In addition, the frame synchronizer provides 		  <samp class="ph codeph">rx_enh_frame_lock</samp> (receiver metaframe lock status) to		  the FPGA fabric. 		</p> 		       <div class="note note"><span class="notetitle">Note:</span> The Interlaken frame synchronizer is available to implement the		  Interlaken protocol. 		</div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707140487">
          <h1>
          
            64B/66B Decoder and Receiver State Machine (RX SM) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707140487__section_BA8125D6C05941C7A2DE3C71BA62EE5B"> 		       <p class="p">The 64B/66B decoder reverses the 64B/66B encoding process. The decoder		  block also contains a state machine (RX SM) designed in accordance with the		  IEEE802.3-2008 specification. The RX SM checks for a valid packet structure in		  the data sent from the remote side. It also performs functions such as sending		  local faults to the Media Access Control (MAC)/Reconciliation Sublayer (RS)		  under reset and substituting error codes when the 10GBASE-R and 10GBASE-KR PCS		  rules are violated. 		</p> 		       <div class="note note" id="nik1398707140487__note_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The 64B/66B decoder is available to implement the 10GBASE-R		  protocol.		</div> 	     </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707141740">
          <h1>
          
            PRBS Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707141740__section_N10016_N10012_N10001">			      <p class="p">You can use <span class="keyword">Arria 10</span> pseudo-random bit stream (PRBS)				checker to easily characterize high-speed links without developing or fully				implementing any upper layer of a protocol stack. The PRBS checker in <span class="keyword">Arria 10</span> devices is a shared hardened block between the Standard				and Enhanced datapaths. Hence, there is only one set of control signals and				registers for this feature.</p>			      <p class="p">You can use the PRBS checker block to verify the pattern generated by the PRBS				generator. The PRBS checker can be configured for two widths of the PCS-PMA				interface: 10 bits and 64 bits. PRBS9 is available in both 10-bit and 64-bit PCS-PMA				widths. All other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS				checker patterns can only be used when the PCS-PMA interface width is configured to				10 bits or 64 bits. </p>      </div>      <div class="section" id="nik1398707141740__section_5B44979E37F14B5EAF5839191DF9CC94">			      <p class="p">The pseudo-random bit stream (PRBS) block verifies the pattern				generated by the PRBS generator. The verifier supports the 64-bit PCS-PMA interface.				PRBS7				supports 64-bit width only.				PRBS9				supports 10-bit PMA data width to allow testing at a lower data rate. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707141740__table_v2r_lns_sr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 256. &nbsp;</span>Supported PRBS Patterns</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d268963e205" valign="top" width="33.33333333333333%">PRBS Pattern</th>							              <th class="entry" id="d268963e208" valign="top" width="33.33333333333333%">10 bit PCS-PMA width</th>							              <th class="entry" id="d268963e211" valign="top" width="33.33333333333333%">                        <strong class="ph b">64 bit PCS-PMA width</strong>                     </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d268963e205 " valign="top" width="33.33333333333333%"> PRBS7: x<sup class="ph sup">7</sup> + x<sup class="ph sup">6</sup> + 1 </td>							              <td class="entry" headers="d268963e208 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d268963e211 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d268963e205 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS9: x<sup class="ph sup">9</sup> + x<sup class="ph sup">5</sup> +									1 </p>							              </td>							              <td class="entry" headers="d268963e208 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>							              <td class="entry" headers="d268963e211 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d268963e205 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS15: x<sup class="ph sup">15</sup> + x<sup class="ph sup">14</sup> + 1 </p>							              </td>							              <td class="entry" headers="d268963e208 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d268963e211 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d268963e205 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS23: x<sup class="ph sup">23</sup> + x<sup class="ph sup">18</sup> + 1 </p>							              </td>							              <td class="entry" headers="d268963e208 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d268963e211 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d268963e205 " valign="top" width="33.33333333333333%">								                <p class="p">PRBS31: x<sup class="ph sup">31</sup> + x<sup class="ph sup">28</sup> + 1 </p>							              </td>							              <td class="entry" headers="d268963e208 " valign="top" width="33.33333333333333%">&nbsp;</td>							              <td class="entry" headers="d268963e211 " valign="top" width="33.33333333333333%">								                <p class="p">Yes</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707141740__fig_E1D6D11B9DA84BBB867B0A7B2D0C659C"><span class="figcap"><span class="enumeration fig-enumeration">Figure 245.&nbsp;</span>PRBS9 Verify Serial Implementation</span><div class="figbody">				        				        <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707141740__image_07B9925FFE08458BB2ABCCC80DEB3557" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707140877.svg" type="image/svg+xml"></embed></div><br xmlns="">			      </div></div>			      <p class="p">The PRBS checker has the following control and status signals				available to the FPGA fabric: </p>			      <ul class="ul" id="nik1398707141740__ul_D304C18142C04CB2973D9E8C037B5D58">				        <li class="li" id="nik1398707141740__li_EA216F55161C4909AD717AF64F6C5318">               <samp class="ph codeph">rx_prbs_done</samp>âIndicates the PRBS sequence has completed one full					cycle. It stays high until you reset it with <samp class="ph codeph">rx_prbs_err_clr</samp>. </li>				        <li class="li" id="nik1398707141740__li_B0607A9AB4DE49E7BF339C179B6593CD">               <samp class="ph codeph">rx_prbs_err</samp>âGoes high if an error occurs. This signal is					pulse-extended to allow you to capture it in the RX FPGA CLK domain. </li>				        <li class="li" id="nik1398707141740__li_2BAF7664481B417EA0128B0E6628196D">               <samp class="ph codeph">rx_prbs_err_clr</samp>âUsed to reset the <samp class="ph codeph">rx_prbs_err</samp> signal. </li>			      </ul>			      <p class="p">Enable the PRBS checker control and status ports through the Native PHY IP				Parameter Editor in the Quartus Prime software.</p>		    </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707142867">
          <h1>
          
            Pseudo Random Pattern Verifier 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707142867__section_EED5BD0F9BE74D31A526F00D03748DE2">									      <p class="p">The Pseudo Random Pattern (PRP) verifier is available for 10GBASE-R				and 10GBASE-R 1588 protocol modes. The PRP verifier block operates in conjunction				with the descrambler. The PRP verifier monitors the output of the descrambler when				block synchronization is achieved. </p>			      <p class="p">The <samp class="ph codeph">rx_prbs_err</samp> error signal is shared				between the PRBS checker and the PRP verifier.</p>			      <p class="p">The PRP verifier: </p>			      <ul class="ul" id="nik1398707142867__ul_67482270B76C48669B04C8EB28E9BE0D">				        <li class="li" id="nik1398707142867__li_E878DA90331548008BA931C69D342389">Searches for a test					pattern (two local faults, or all 0s) or its inverse </li>				        <li class="li" id="nik1398707142867__li_17F0F6880B3C49B485F3EBA451D4550E">Tracks the number of					mismatches with a 16-bit error counter </li>			      </ul>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707142867__fig_977CC690D616401BA3400D33546411B5"><span class="figcap"><span class="enumeration fig-enumeration">Figure 246.&nbsp;</span>PRP Verifier</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707142867__image_805B1043086740C0B85DE4369CB00289" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707142099.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">Refer to the <em class="ph i">Reconfiguration Interface and Dynamic					Reconfiguration</em> chapter for configuration details.</p>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707143117">
          <h1>
          
            10GBASE-R Bit-Error Rate (BER) Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707143117__section_A997F929BB2E48F7A4D6AFF9FB339EF2"> 		       <p class="p">The 10GBASE-R BER checker block is designed in accordance with the		  10GBASE-R protocol specification as described in IEEE 802.3-2008 clause-49.		  After block lock synchronization is achieved, the BER checker starts to count		  the number of invalid synchronization headers within a 125-Î¼s period. If more		  than 16 invalid synchronization headers are observed in a 125-Î¼s period, the		  BER checker provides the status signal 		  <samp class="ph codeph">rx_enh_highber</samp> to the FPGA fabric, indicating a high		  bit error rate condition.		</p>		       <p class="p">When the optional control input 		  <samp class="ph codeph">rx_enh_highber_clr_cnt</samp> is asserted, the internal		  counter for the number of times the BER state machine has entered the		  "BER_BAD_SH" state is cleared.		</p>		       <p class="p">When the optional control input 		  <samp class="ph codeph">rx_enh_clr_errblk_count</samp> is asserted, the internal		  counter for the number of times the RX state machine has entered the "RX_E"		  state for the 10GBASE-R protocol is cleared. In modes where the FEC block in		  enabled, the assertion of this signal resets the status counters within the RX		  FEC block.		</p> 		       <div class="note note" id="nik1398707143117__note_N10035_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The 10GBASE-R BER checker is available to implement the 10GBASE-R		  protocol. 		</div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707143429">
          <h1>
          
            Interlaken CRC-32 Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707143429__section_EFB87BF577274795A5B36836385B26D5"> 		       <p class="p">The Interlaken CRC-32 checker verifies that the data transmitted has		  not been corrupted between the transmit PCS and the receive PCS. The CRC-32		  checker calculates the 32-bit CRC for the received data and compares it against		  the CRC value that is transmitted within the diagnostic word. 		  <samp class="ph codeph">rx_enh_crc32_err</samp> (CRC error signal) is sent to the		  FPGA fabric. 		</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707143756">
          <h1>
          
            Enhanced PCS RX FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707143756__section_16189902C0E547149EC1F50F98FF3D9F"> 		       <p class="p">The Enhanced PCS RX FIFO is designed to compensate for the				phase, clock,				or phase and clock				difference				between the receiver channel PCS and the FPGA fabric. It can operate as a				phase-compensation, clock-compensation, elastic buffer, or a deskew FIFO in				Interlaken mode. The RX FIFO has a width of 74 bits and a depth of 32 words for all				protocols. </p> 		       <p class="p">The RX FIFO supports the following modes: 		</p> 		       <ul class="ul" id="nik1398707143756__ul_0BCDCABA8F3B4025ADE16D63282E4402"> 		          <li class="li" id="nik1398707143756__li_EDA206D1ED754C77A703609763E4CE92">Phase Compensation mode 		  </li> 		          <li class="li" id="nik1398707143756__li_ABE9ACE42A3A4364B0BD600C20E88257">Register mode 		  </li> 		          <li class="li" id="nik1398707143756__li_386EC7DD31AF43839F1A1D9E974337EE">Interlaken mode (deskew			 FIFO)		  </li> 		          <li class="li" id="nik1398707143756__li_8F126BE70A5E410A90B2F919026A5872">10GBASE-R mode (clock			 compensation FIFO)		  </li> 		          <li class="li" id="nik1398707143756__li_19B5C0CA908248728D970769DD353B47">Basic mode (elastic buffer			 FIFO)		  </li> 		       </ul> 	     </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707144146">
          <h1>
          
            Phase Compensation Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707144146__section_5EAAE81B144B4406868F3EF87BE966C2"> 		       <p class="p"> The RX FIFO compensates for the phase difference between the read		  clock and write clocks. 		  <samp class="ph codeph">rx_clkout</samp> (RX parallel low-speed clock) clocks the		  write side of the RX FIFO. 		  <samp class="ph codeph">rx_coreclkin</samp> (FPGA fabric clock) or 		  <samp class="ph codeph">rx_clkout</samp> clocks the read side of the RX FIFO. 		</p> 		       <p class="p">When phase compensation is used in double-width mode, the FPGA data		  width is doubled to allow the FPGA fabric clock to run at half rate, similar to		  the TX FIFO phase compensation in double-width mode. 		</p>			      <p class="p">Depth of RX FIFO is constant in this mode, therefore RX FIFO flag status can be				ignored. You can tie <samp class="ph codeph">tx_enh_data_valid</samp> with one.</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707144567">
          <h1>
          
            Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <p class="p">The Register Mode bypasses the FIFO functionality to eliminate the FIFO latency			uncertainty for applications with stringent latency requirements. This is accomplished			by tying the read clock of the FIFO with its write clock.</p> 	     <p class="p">In Register mode, <samp class="ph codeph">rx_parallel_data</samp> (data),				<samp class="ph codeph">rx_control</samp> indicates whether <samp class="ph codeph">rx_parallel_data</samp> is a data or control word, and <samp class="ph codeph">rx_enh_data_valid</samp> (data valid) are registered at the FIFO output. The RX			FIFO in register mode has one register stage or one parallel clock latency. </p>       <div class="note note" id="nik1398707144567__note_N1002C_N1000F_N10001"><span class="notetitle">Note:</span>          <span class="keyword">Intel</span> recommends			that you implement a soft FIFO in the FPGA fabric with minimum of 32 words under the			following conditions:<ul class="ul">				        <li class="li">When the Enhanced PCS RX FIFO is set to register mode.</li>				        <li class="li"> When using the recovered clock to drive the core logics.</li>				        <li class="li">When there is no soft FIFO being generated along with the IP					Catalog.</li>			      </ul>      </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707145835">
          <h1>
          
            Interlaken Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707145835__section_513EBC8A0AB24261A8C7C3289FB514CE"> 		       <p class="p">In Interlaken mode, the RX FIFO operates as an Interlaken deskew FIFO.		  To implement the deskew process, implement an FSM that controls the FIFO		  operation based on available FPGA input and output flags. 		</p> 		       <p class="p">For example, after frame lock is achieved, data is written after the		  first alignment word (SYNC word) is found on that channel. As a result, 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> (FIFO partially empty flag ) of		  that channel goes low. You must monitor the 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> and 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> flags of all channels. If 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> flags from all channels deassert		  before any 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> flag asserts, which implies		  alignment word has been found on all lanes of the link, you start reading from		  all the FIFOs by asserting 		  <samp class="ph codeph">rx_enh_fifo_rd_en</samp>. Otherwise, if a 		  <samp class="ph codeph">rx_enh_fifo_pfull</samp> flag from any channel goes high		  before a 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> flag deassertion on all channels,		  you must reset the FIFO by toggling the 		  <samp class="ph codeph">rx_enh_fifo_align_clr</samp> signal and repeating the		  process. 		</p> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707145835__fig_31A98B545CD8444C9EE1A168F5DD58A1"><span class="figcap"><span class="enumeration fig-enumeration">Figure 247.&nbsp;</span>RX FIFO as Interlaken Deskew FIFO</span><div class="figbody"> 		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707145835__image_5CB73C7927124C61B648BB9502570961" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707144942.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707146303">
          <h1>
          
            10GBASE-R Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707146303__section_FEA2AB2C6BAB4285965150789D172CFA"> 		       <p class="p">In 10GBASE-R mode, the RX FIFO operates as a clock compensation FIFO. When the				block synchronizer achieves block lock, data is sent through the FIFO.				Idle				ordered				sets				(OS) are deleted and Idles are inserted to compensate for the clock difference				between the RX low speed parallel clock and the FPGA fabric clock (Â±100 ppm for a				maximum packet length of 64,000 bytes). </p> 	     </div>   </div><div class="topic reference nested1" id="nik1398707146709" lang="en-us" xml:lang="en-us">	  <h2 class="title topictitle2"> Idle OS Deletion</h2>	  <div class="body refbody">		    <div class="section" id="nik1398707146709__section_A62675C699014AE790B08216D7C03C70">			      <p class="p">Deletion of Idles occurs in groups of four OS (when there are two				consecutive OS) until the <samp class="ph codeph">rx_enh_fifo_pfull</samp> flag				deasserts. Every wordâconsisting of a lower word (LW) and an upper word (UW)âis				checked for whether it can be deleted by looking at both the current and previous				words. </p>			      <p class="p">For example, the current LW can be deleted if it is Idle and the				previous UW is not a Terminate. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707146709__table_407DF254438A4930B56E43D15A822404" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 257. &nbsp;</span> Conditions Under Which a Word Can be Deleted</span></span><span class="desc tabledesc">In this table X=donât care, T=Terminate, I=Idle, and OS=order					set. </span></caption>					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d270043e447" valign="top" width="14.285714285714285%">Deletable </th>							              <th class="entry" id="d270043e450" valign="top" width="14.285714285714285%">Case </th>							              <th class="entry" id="d270043e453" valign="top" width="14.285714285714285%">Word </th>							              <th class="entry" id="d270043e456" valign="top" width="14.285714285714285%">Previous </th>							              <th class="entry" id="d270043e459" valign="top" width="14.285714285714285%">Current </th>							              <th class="entry" colspan="2" id="d270043e463" valign="top">Output </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d270043e447 " rowspan="4" valign="top" width="14.285714285714285%">Lower Word </td>							              <td align="center" class="entry" headers="d270043e450 " rowspan="2" valign="top" width="14.285714285714285%">1 </td>							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">UW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">!T </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">!T </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">LW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">I </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e450 " rowspan="2" valign="top" width="14.285714285714285%">2 </td>							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">UW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">OS </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">OS </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">LW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">OS </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e447 " rowspan="4" valign="top" width="14.285714285714285%">Upper Word </td>							              <td align="center" class="entry" headers="d270043e450 " rowspan="2" valign="top" width="14.285714285714285%">1 </td>							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">UW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">I </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">LW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">!T </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">!T </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e450 " rowspan="2" valign="top" width="14.285714285714285%">2 </td>							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">UW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">OS </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d270043e453 " valign="top" width="14.285714285714285%">LW </td>							              <td align="center" class="entry" headers="d270043e456 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e459 " valign="top" width="14.285714285714285%">OS </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">X </td>							              <td align="center" class="entry" headers="d270043e463 " valign="top" width="14.285714285714285%">OS </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">If only one word is deleted, data shifting is necessary because the				datapath is two words wide. After two words have been deleted, the FIFO stops				writing for one cycle and a synchronous flag (<samp class="ph codeph">rx_control[8]</samp>) appears on the next block of 8-byte data. There is also				an asynchronous status signal <samp class="ph codeph">rx_enh_fifo_del</samp>,				which does not go through the FIFO. </p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707146709__fig_FC0655326C5B442E8A9B43823F87103F"><span class="figcap"><span class="enumeration fig-enumeration">Figure 248.&nbsp;</span> IDLE Word Deletion</span><span class="desc figdesc">This figure shows the deletion of IDLE words from the receiver					data stream. </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707146709__image_41FBA8F74D5D44DB9240ADCC5266F6B0" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706874367.svg" type="image/svg+xml"></embed>			      </div></div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707146709__fig_DD613AB3C4054108960C83314D2BC563"><span class="figcap"><span class="enumeration fig-enumeration">Figure 249.&nbsp;</span> OS Word Deletion</span><span class="desc figdesc">This figure shows the deletion of Ordered set words in the					receiver data stream. </span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707146709__image_AD9066CA8F4F43E0806C69CFC24CDF82" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706875168.svg" type="image/svg+xml" width="624"></embed>			      </div></div>		    </div>	  </div></div><div class="topic reference nested1" id="nik1398707147223" lang="en-us" xml:lang="en-us">   <h2 class="title topictitle2"> Idle Insertion</h2>   <div class="body refbody"> 	     <div class="section" id="nik1398707147223__section_6F52A55D99B946D6B756D7CFCA77F6F7"> 		       <p class="p"> Idle insertion occurs in groups of 8 Idles when the 		  <samp class="ph codeph">rx_enh_fifo_pempty</samp> flag is deasserted. Idles can be		  inserted following Idles or OS. Idles are inserted in groups of 8 bytes. Data		  shifting is not necessary. There is a synchronous status 		  <samp class="ph codeph">rx_enh_fifo_insert</samp> signal that is attached to the		  8-byte Idles being inserted. 		</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707147223__table_407DF254438A4930B56E43D15A822404" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 258. &nbsp;</span>Cases Where Two Idle Words are Inserted</span></span><span class="desc tabledesc">In this table X=donât care, S=start, OS=order set, I-DS=idle in		  data stream, and I-In=idle inserted. In cases 3 and 4, the Idles are inserted		  between the LW and UW. 		</span></caption> 		              		              		              		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d270043e930" valign="top" width="20%">Case 				</th> 				                 <th class="entry" id="d270043e933" valign="top" width="20%">Word 				</th> 				                 <th class="entry" id="d270043e936" valign="top" width="20%">Input 				</th> 				                 <th class="entry" colspan="2" id="d270043e939" valign="top">Output 				</th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e930 " rowspan="2" valign="top" width="20%">1 				</td> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">UW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">I-DS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-DS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">LW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">X 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">X 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e930 " rowspan="2" valign="top" width="20%">2 				</td> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">UW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">OS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">OS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">LW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">X 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">X 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e930 " rowspan="2" valign="top" width="20%">3 				</td> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">UW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">S 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">S 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">LW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">I-DS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-DS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e930 " rowspan="2" valign="top" width="20%">4 				</td> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">UW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">S 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">S 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d270043e933 " valign="top" width="20%">LW 				</td> 				                 <td align="center" class="entry" headers="d270043e936 " valign="top" width="20%">OS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">OS 				</td> 				                 <td align="center" class="entry" headers="d270043e939 " valign="top" width="20%">I-In 				</td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707147223__fig_FF9B0327BF5045B787E6CE587976C067"><span class="figcap"><span class="enumeration fig-enumeration">Figure 250.&nbsp;</span>IDLE Word Insertion</span><span class="desc figdesc">This figure shows the insertion of IDLE words in the receiver			 data stream. 		  </span><div class="figbody"> 		           		                      <embed xmlns="" class="image doc-portal-img" id="nik1398707147223__image_3825877D314A4EFDA7032AB2B904C4DF" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706873551.svg" type="image/svg+xml"></embed> 		       </div></div> 	     </div>   </div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707147567">
          <h1>
          
            Basic Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707147567__section_BAB75578B9D74003B1225C4C27DBE9B1"> 		       <p class="p">In Basic mode, the RX FIFO operates as an elastic buffer, where buffer depths				can vary. This mode allows driving write and read side of RX FIFO with different				clock frequencies. Monitor the FIFO flag to control write and read operations. For				RX FIFO, assert <samp class="ph codeph">rx_enh_read_en</samp> signal with <samp class="ph codeph">rx_fifo_pfull</samp> signal going low. </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707148861">
          <h1>
          
            RX KR FEC Blocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1398707148861__section_20CCD688FBD14D67B54859AEB9D1BE64"><h2 class="title sectiontitle">KR FEC Block Synchronization</h2> 		        		       <p class="p">You can obtain FEC block delineation for the RX KR FEC by locking onto correctly				received FEC blocks with the KR FEC block synchronization. You can also use the KR				FEC up to the maximum transceiver data rate on any protocol that is 64/66-bit				encoded. </p> 		       <div class="note note" id="nik1398707148861__note_N10021_N10012_N1000F_N10001"><span class="notetitle">Note:</span> The KR FEC block synchronization is available to implement the		  10GBASE-KR protocol. 		</div> 	     </div> 	     <div class="section" id="nik1398707148861__section_44BEC164C3BB44B080D89E5576823B06"><h2 class="title sectiontitle">KR FEC Descrambler</h2> 		        		       <p class="p">The KR FEC descrambler block descrambles received data to regenerate		  unscrambled data using the x<sup class="ph sup">58</sup> + x<sup class="ph sup">39</sup> +1 polynomial.		  Before the block boundary in the KR FEC sync block is detected, the data at the		  input of the descrambler is sent directly to the KR FEC decoder. When the		  boundary is detected, the aligned word from the KR FEC sync block is		  descrambled with the Pseudo Noise (PN) sequence and then sent to the KR FEC		  decoder. 		</p> 	     </div> 	     <div class="section" id="nik1398707148861__section_CB22C7A774184B98BE5DA5E07AB31B86"><h2 class="title sectiontitle">KR FEC Decoder</h2> 		        		       <p class="p">The KR FEC decoder block performs the FEC (2112, 2080) decoding		  function by analyzing the received 32 65-bit blocks for errors. It can correct		  burst errors of 11 bits or less per FEC block. 		</p> 	     </div> 	     <div class="section" id="nik1398707148861__section_32DFEAC8077A4BA1A62CF764DCC1E39C"><h2 class="title sectiontitle">KR FEC RX Gearbox</h2> 		        		       <p class="p">The KR FEC RX gearbox block adapts the PMA data width to the larger		  bus width of the PCS channel. It supports a 64:65 ratio. 		</p> 	     </div> 	     <div class="section" id="nik1398707148861__section_F184A7B3D40C419FB8F6C33A07819181"><h2 class="title sectiontitle">Transcode Decoder</h2> 		        		       <p class="p">The transcode decoder block performs the 65-bit to 64B/66B		  reconstruction function by regenerating the 64B/66B synchronization header. 		</p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398706947370">
          <h1>
          
            Arria 10 Standard PCS Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The standard PCS can operate at a data rate of up to			10.8			Gbps. Protocols such as PCI Express*, CPRI 4.2+, GigE, IEEE 1588 are supported in Hard			PCS while the other protocols can be implemented using Basic/Custom (Standard PCS)			transceiver configuration rules.</p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398706947370__fig_7525F5BD867746B9A3F74B7B03FF37B7"><span class="figcap"><span class="enumeration fig-enumeration">Figure 251.&nbsp;</span>Standard PCS Datapath Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398706947370__image_6F94E4B1492A45EAA1F1492C14C9BF35" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398706945790.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707149938">
          <h1>
          
            Transmitter Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">	 </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707151367">
          <h1>
          
            TX FIFO (Shared with Enhanced PCS and PCIe Gen3 PCS) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The TX FIFO interfaces between the transmitter PCS and the FPGA		fabric and ensures reliable transfer of data and status signals. 	 </span> It compensates for the phase difference between the FPGA	 fabric clock and 	 <samp class="ph codeph">tx_clkout</samp> (the low-speed parallel clock). The TX FIFO	 has a depth of 8 and operates in low latency mode, register mode, and fast register mode.   </div> 	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707151367__fig_88A781E2949441198574B2B984B345CA"><span class="figcap"><span class="enumeration fig-enumeration">Figure 252.&nbsp;</span>TX FIFO Block Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707151367__image_11F98EDF8D0E47A0BFBEFA5523600582" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707152630.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>      <p class="p">You can control the write port using <samp class="ph codeph">tx_clkout</samp> or				<samp class="ph codeph">tx_coreclkin</samp>. Use the <samp class="ph codeph">tx_clkout</samp> signal for a single channel and <samp class="ph codeph">tx_coreclkin</samp> when using multiple channels. The TX FIFO is shared with PCIe			Gen3 and Enhanced PCS data paths. </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707151835">
          <h1>
          
            TX FIFO Low Latency Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The low latency mode incurs two to three cycles of latency (latency		uncertainty) when connecting it with the FPGA fabric. The FIFO empty and the		FIFO full threshold values are made closer so that the depth of the FIFO		decreases, which in turn decreases the latency. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707152225">
          <h1>
          
            TX FIFO Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The register mode bypasses the FIFO functionality to eliminate the FIFO		latency uncertainty for applications with stringent latency requirements. This		is accomplished by tying the read clock of the FIFO with its write clock. The		register mode incurs only one clock cycle of latency when interfacing to the		FPGA fabric. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="jba1417630702496">
          <h1>
          
            TX FIFO Fast Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">      <p class="p">This      mode allows a higher maximum frequency (f<sub class="ph sub">MAX</sub>) between the FPGA      fabric and the TX PCS by enabling the optional fast register interface with additional      latency.</p>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707154322">
          <h1>
          
            Byte Serializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> In certain applications, the FPGA fabric cannot operate at the same clock rate			as the transmitter channel (PCS) because the transmitter channel is capable of operating			at higher clock rates compared to the FPGA fabric. The byte serializer allows the			transmitter channel to operate at higher data rates while keeping the FPGA fabric			interface clock rate below its maximum limit. This is accomplished by increasing the			channel width two or four times (FPGA fabric-to-PCS interface width) and dividing the			clock (tx_clkout) rate by 2 or 4. The byte serializer can be disabled, or operate in			Serialize x2 or Serialize x4 modes. </p> 	        <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707154322__fig_N10018_N1000E_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 253.&nbsp;</span>Byte Serializer Block Diagram</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707150375.svg" type="image/svg+xml"></embed>      </div></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1398706797771">Implementing Protocols in Arria 10 Transceivers</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707155227">
          <h1>
          
            Bonded Byte Serializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The bonded byte serializer is available in 		<span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices,		and is used in applications such as PIPE, CPRI, and custom applications where		multiple channels are grouped together. The bonded byte serializer is		implemented by bonding all the control signals to prevent skew induction		between channels during byte serialization. In this configuration, one of the		channels acts as master and the remaining channels act as slaves. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707155617">
          <h1>
          
            Byte Serializer Disabled Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> In disabled mode, the byte serializer is bypassed. The data from the TX		FIFO is directly transmitted to the 8B/10B encoder, TX Bitslip, or Serializer,		depending on whether or not the 8B/10B encoder and TX Bitslip are enabled.		Disabled mode is used in low speed applications such as GigE, where the FPGA		fabric and the TX standard PCS can operate at the same clock rate. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707156022">
          <h1>
          
            Byte Serializer Serialize x2 Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The serialize x2 mode is used in high-speed applications such as the		PCIe* Gen1 or Gen2 protocol implementation, where the FPGA fabric cannot operate		as fast as the TX PCS. 	 </p> 	     <p class="p"> In serialize x2 mode, the byte serializer serializes 16-bit, 20-bit		(when 8B/10B encoder is not enabled), 32-bit, and 40-bit (when 8B/10B encoder is		not enabled) input data into 8-bit, 10-bit, 16-bit, and 20-bit data,		respectively. As the parallel data width from the TX FIFO is halved, the clock		rate is doubled. 	 </p> 	     <p class="p"> After byte serialization, the byte serializer forwards the least		significant word first followed by the most significant word. For example, if		the FPGA fabric-to-PCS Interface width is 32, the byte serializer forwards 		<samp class="ph codeph">tx_parallel_data[15:0]</samp> first, followed by 		<samp class="ph codeph">tx_parallel_data[31:16]</samp>. 	 </p>  </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706912786" title="For more information about using the Serialize x2 mode in the PCIe protocol.">PCI Express (PIPE)</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707156428">
          <h1>
          
            Byte Serializer Serialize x4 Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The serialize x4 mode is used in high-speed applications such as the		PCIe* Gen3 protocol mode, where the FPGA fabric cannot operate as fast as the TX		PCS. 	 </p> 	     <p class="p"> In serialize x4 mode, the byte serializer serializes 32-bit data into		8-bit data. As the parallel data width from the TX FIFO is divided four times,		the clock rate is quadrupled. 	 </p> 	     <p class="p"> After byte serialization, the byte serializer forwards the least		significant word first followed by the most significant word. For example, if		the FPGA fabric-to-PCS Interface width is 32, the byte serializer forwards 		<samp class="ph codeph">tx_parallel_data[7:0]</samp> first, followed by 		<samp class="ph codeph">tx_parallel_data[15:8]</samp>, 		<samp class="ph codeph">tx_parallel_data[23:16]</samp> and 		<samp class="ph codeph">tx_parallel_data[31:24]</samp>.	 </p>  </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706912786" title="For more information about using the Serialize x4 mode in the PCIe protocol.">PCI Express (PIPE)</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707157712">
          <h1>
          
            8B/10B Encoder 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The 8B/10B encoder takes in 8-bit data and 1-bit control as input and		converts them into a 10-bit output. The 8B/10B encoder automatically performs		running disparity check for the 10-bit output. Additionally, the 8B/10B encoder		can control the running disparity manually using the 		<samp class="ph codeph">tx_forcedisp</samp> and 		<samp class="ph codeph">tx_dispval</samp> ports. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707157712__fig_E8DCC84836AD4BBBB1620EAD110008A3"><span class="figcap"><span class="enumeration fig-enumeration">Figure 254.&nbsp;</span>8B/10B Encoder Block Diagrams</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707157712__image_1F109DF023F14547987802461ADB3ABC" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707156834.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> When the PCS-PMA interface width is 10 bits, one 8B/10B encoder is used		to convert the 8-bit data into a 10-bit output. When the PCS-PMA interface		width is 20 bits, two cascaded 8B/10B encoders are used to convert the 16-bit		data into a 20-bit output. The first eight bits (LSByte) is encoded by		the first 8B/10B encoder and the next eight bits (MSByte) is encoded by the		second 8B/10B encoder. The running disparity of the LSByte is calculated first		and passed on to the second encoder to calculate the running disparity of the		MSByte. 	 </p> 	     <div class="note note" id="nik1398707157712__note_N1003D_N1000F_N10001"><span class="notetitle">Note:</span>  You cannot enable the 8B/10B encoder when the PCS-PMA interface		width is 8 bits or 16 bits. 	 </div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707158963">
          <h1>
          
            8B/10B Encoder Control Code Encoding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707158963__fig_DF4150571CDB428C865DD4707414EF91"><span class="figcap"><span class="enumeration fig-enumeration">Figure 255.&nbsp;</span>Control Code Encoding Diagram</span><div class="figbody"> 		        		       <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707158963__image_C7B2CA7238414945863785F4E1C8C545" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707158071.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p">The <samp class="ph codeph">tx_datak</samp> signal indicates whether the 8-bit			data being sent at the <samp class="ph codeph">tx_parallel_data</samp> port should be a			control word or a data word. When <samp class="ph codeph">tx_datak</samp> is high, the			8-bit data is encoded as a control word (Kx.y). When <samp class="ph codeph">tx_datak</samp> is low, the 8-bit data is encoded as a data word (Dx.y).			Depending upon the PCS-PMA interface width, the width of <samp class="ph codeph">tx_datak</samp> is either 1 bit or 2 bits. When the PCS-PMA interface width is 10			bits, <samp class="ph codeph">tx_datak</samp> is a 1-bit word. When the PCS-PMA			interface width is 20 bits, <samp class="ph codeph">tx_datak</samp> is a 2-bit word.			The LSB of <samp class="ph codeph">tx_datak</samp> corresponds to the LSByte of the			input data sent to the 8B/10B encoder and the MSB corresponds to the MSByte of the input			data sent to the 8B/10B encoder. </p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/stx2gx/stxiigx_sii52004.pdf" target="_blank">Refer to 		  <span class="ph">               <cite class="cite">Specifications &amp; Additional Information</cite>            </span> for		  more information about 8B/10B encoder codes. 		</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707159400">
          <h1>
          
            8B/10B Encoder Reset Condition 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The 		<samp class="ph codeph">tx_digitalreset</samp> signal resets the 8B/10B encoder. During the		reset condition, the 8B/10B encoder outputs K28.5 continuously until 		<samp class="ph codeph">tx_digitalreset</samp> goes low.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707159805">
          <h1>
          
            8B/10B Encoder Idle Character Replacement Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The idle character replacement feature is used in protocols such as		Gigabit Ethernet, which requires the running disparity to be maintained during		idle sequences. During these idle sequences, the running disparity has to be		maintained such that the first byte of the next packet always starts when the		running disparity of the current packet is negative. 	 </p> 	     <p class="p"> When an ordered set, which consists of two code-groups, is received by the			8B/10B encoder, the second code group			is			converted into /I1/ or /I2 so that the final running disparity of the data code-group is			negative. The first code group is /K28.5/ and the second code group is a data code-group			other than /D21.5/ or /D2.2/. The ordered set /I1/ (/K28.5/D5.6/) is used to flip the			running disparity and /I2/ (/K28.5/D16.2/) is used to preserve the running disparity. </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707160211">
          <h1>
          
            8B/10B Encoder Current Running Disparity Control Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The 8B/10B encoder performs a running disparity check on the 10-bit		output data. The running disparity can also be controlled using 		<samp class="ph codeph">tx_forcedisp</samp> and 		<samp class="ph codeph">tx_dispval</samp>. When the PCS-PMA interface width is 10 bits,				<samp class="ph codeph">tx_forcedisp</samp> and 		<samp class="ph codeph">tx_dispval</samp> are one bit each. When the PCS-PMA interface		width is 20 bits, 		<samp class="ph codeph">tx_forcedisp</samp> and 		<samp class="ph codeph">tx_dispval</samp> are two bits each. The LSB of 		<samp class="ph codeph">tx_forcedisp</samp> and 		<samp class="ph codeph">tx_dispval</samp> corresponds to the LSByte of the input data		and the MSB corresponds to the MSByte of the input data. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707160617">
          <h1>
          
            8B/10B Encoder Bit Reversal Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707160617__fig_pmw_kr1_kt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 256.&nbsp;</span>8B/10B Encoder Bit Reversal Feature</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707160617__image_bj2_sv1_kt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1442592806370.svg" type="image/svg+xml"></embed>		    </div></div> 	     <p class="p"> The bit reversal feature reverses the order of the bits of the input		data. Bit reversal is performed at the output of the 8B/10B Encoder and is		available even when the 8B/10B Encoder is disabled. For example, if the input		data is 20-bits wide, bit reversal switches bit [0] with bit [19], bit [1] with		bit [18] and so on. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707161038">
          <h1>
          
            8B/10B Encoder Byte Reversal Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707161038__fig_knx_d51_kt"><span class="figcap"><span class="enumeration fig-enumeration">Figure 257.&nbsp;</span>8B/10B Encoder Byte Reversal Feature</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707161038__image_n4n_yv1_kt" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1442593278194.svg" type="image/svg+xml"></embed>		    </div></div> 	     <p class="p"> The byte reversal feature is available only when the PCS-PMA interface width is			16 bits or 20 bits. Byte reversal is performed at the output of the 8B/10B Encoder and			is available even when the 8B/10B Encoder is disabled. This feature swaps the LSByte			with the MSByte. For example, when the PCS-PMA interface width is 16-bits, [7:0] bits			(LSByte) gets swapped with [15:8] bits (MSByte). </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707161381">
          <h1>
          
            Polarity Inversion Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The polarity inversion feature is used in situations where the positive and the			negative signals of a serial differential link are erroneously swapped during board			layout. You can control this feature through <samp class="ph codeph">tx_polinv				port</samp>, by enabling the				<span class="ph uicontrol">Enable				TX Polarity			Inversion</span>			option under the Standard PCS tab of the Native PHY IP Core. The polarity inversion			feature inverts the value of each bit of the input data. For example, if the input data			is 00101001, then the data gets changed to 11010110 after polarity inversion. </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707161787">
          <h1>
          
            Pseudo-Random Binary Sequence (PRBS) Generator 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <div class="note note" id="nik1398707161787__note_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Refer to the PRBS Generator section in the			Enhanced PCS Architecture chapter.</div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707121262">Arria 10 Enhanced PCS Architecture</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707162582">
          <h1>
          
            TX Bit Slip 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The TX bit slip allows the word boundary to be controlled by 		<samp class="ph codeph">tx_std_bitslipboundarysel</samp>. The TX bit slip feature is		used in applications, such as CPRI, which has a data rate greater than 6 Gbps.		The maximum number of the supported bit slips is PCS data width-1 and the slip		direction is from MSB to LSB and from current to previous word.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707163003">
          <h1>
          
            Receiver Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">	 </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707164465">
          <h1>
          
            Word Aligner 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The word aligner receives the serial data from the PMA and realigns the		serial data to have the correct word boundary according to the word alignment		pattern configured. This word alignment pattern can be 7, 8, 10, 16, 20, 32 and		40 bits in length. 	 </p> 	     <p class="p">Depending on your PCS-PMA interface width, the word aligner can be		configured in one of the following modes: 	 </p> 	     <ul class="ul" id="nik1398707164465__ul_1448DDDB704A4E54B1548EDEF633C64E"> 		       <li class="li" id="nik1398707164465__li_F6ACA5126AF34FB3ADDE98203471CFB6"> Bit slip 		</li> 		       <li class="li" id="nik1398707164465__li_B2C292DB85BE4AEBB85802C7929F141F"> Manual alignment 		</li> 		       <li class="li" id="nik1398707164465__li_A90931A6D3BD456BAA724C4E2230E8B5"> Synchronous state machine 		</li> 		       <li class="li" id="nik1398707164465__li_A250C045303344EE8AC0172D903938CA"> Deterministic latency 		</li> 	     </ul> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707164465__fig_62286B7252C24017BE5D7BBE8F0F0F9B"><span class="figcap"><span class="enumeration fig-enumeration">Figure 258.&nbsp;</span>Word Aligner Conditions and Modes</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707164465__image_8298AAF067CD4460B3109682A69B3DD5" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707163409.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707164840">
          <h1>
          
            Word Aligner Bit Slip Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> In bit slip mode, the word aligner operation is controlled by 		<samp class="ph codeph">rx_bitslip</samp>, which has to be held for two parallel clock		cycles. At every rising edge of 		<samp class="ph codeph">rx_bitslip</samp>, the bit slip circuitry slips one bit into		the received data stream, effectively shifting the word boundary by one bit.		Pattern detection is not used in bit slipping mode; therefore, 		<samp class="ph codeph">rx_syncstatus</samp> is not valid in this mode. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707165230">
          <h1>
          
            Word Aligner Manual Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In manual alignment mode, the word aligner operation is controlled by 		<samp class="ph codeph">rx_std_wa_patternalign</samp>. The word aligner operation is		edge-sensitive or level-sensitive to 		<samp class="ph codeph">rx_std_wa_patternalign</samp>, depending upon the PCS-PMA		interface width selected. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707165230__table_83F054AB0DDB46F8B89BDC67793D3B56" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 259. &nbsp;</span>Word Aligner 		<samp xmlns="" class="ph codeph">rx_std_wa_patternalign</samp> Behavior</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d273610e189" valign="top" width="NaN%">PCS-PMA Interface Width 			 </th> 			               <th class="entry" id="d273610e192" valign="top" width="NaN%">                     <samp class="ph codeph">rx_std_wa_patternalign</samp>				Behavior 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d273610e189 " valign="top" width="NaN%">8 			 </td> 			               <td class="entry" headers="d273610e192 " valign="top" width="NaN%">Rising edge sensitive 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273610e189 " valign="top" width="NaN%">10 			 </td> 			               <td class="entry" headers="d273610e192 " valign="top" width="NaN%">Level sensitive 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273610e189 " valign="top" width="NaN%">16 			 </td> 			               <td class="entry" headers="d273610e192 " valign="top" width="NaN%">Rising edge sensitive 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273610e189 " valign="top" width="NaN%">20 			 </td> 			               <td class="entry" headers="d273610e192 " valign="top" width="NaN%">Rising edge sensitive 			 </td> 		             </tr> 		          </tbody> 	        </table></div> 	     <p class="p">If 		<samp class="ph codeph">rx_std_wa_patternalign</samp> is asserted, the word aligner		looks for the programmed word alignment pattern in the received data stream. It		updates the word boundary if it finds the word alignment pattern in a new word		boundary. If 		<samp class="ph codeph">rx_std_wa_patternalign</samp> is deasserted, the word aligner		maintains the current word boundary even when it sees the word alignment		pattern in a new word boundary. 	 </p> 	     <p class="p">The <samp class="ph codeph"> rx_syncstatus</samp> and 		<samp class="ph codeph">rx_patterndetect</samp> signals, with the same latency as the datapath,		are forwarded to the FPGA fabric to indicate the word aligner status. 	 </p> 	     <p class="p">After receiving the first word alignment pattern after 		<samp class="ph codeph">rx_std_wa_patternalign</samp> is asserted, both 		<samp class="ph codeph"> rx_syncstatus</samp> and 		<samp class="ph codeph">rx_patterndetect</samp> are driven high for one parallel clock		cycle. Any word alignment pattern received thereafter in the same word boundary		causes only 		<samp class="ph codeph">rx_patterndetect</samp> to go high for one clock cycle. Any		word alignment pattern received thereafter in a different word boundary causes		the word aligner to re-align to the new word boundary only if 		<samp class="ph codeph">rx_std_wa_patternalign</samp> is asserted. The word aligner		asserts 		<samp class="ph codeph"> rx_syncstatus</samp> for one parallel clock cycle whenever it		re-aligns to the new word boundary. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707165651">
          <h1>
          
            Word Aligner Synchronous State Machine Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In synchronous state machine mode, when the programmed number of valid		synchronization code groups or ordered sets is received, 		<samp class="ph codeph">rx_syncstatus</samp> is driven high to indicate that		synchronization is acquired. 		The <samp class="ph codeph">rx_syncstatus</samp> signal is constantly driven high until the		programmed number of erroneous code groups is received without receiving		intermediate good groups, after which 		<samp class="ph codeph">rx_syncstatus</samp> is driven low.	 </p> 	     <p class="p"> The word aligner indicates loss of synchronization		(<samp class="ph codeph">rx_syncstatus</samp> remains low) until the programmed number of		valid synchronization code groups are received again.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707166056">
          <h1>
          
            Word Aligner Deterministic Latency Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In deterministic latency mode, the state machine removes the bit level		latency uncertainty. The deserializer of the PMA creates the bit level latency		uncertainty as it comes out of reset.	 </p> 	     <p class="p"> The PCS performs pattern detection on the incoming data from the PMA.		The PCS aligns the data, after it indicates to the PMA the number of serial		bits to clock slip the boundary. 	 </p> 	     <p class="p">If the incoming data has to be realigned, 		<samp class="ph codeph">rx_std_wa_patternalign</samp> must be reasserted to initiate		another pattern alignment. Asserting 		<samp class="ph codeph">rx_std_wa_patternalign</samp> can cause the word align to lose		synchronization if already achieved. This may cause 		<samp class="ph codeph">rx_syncstatus</samp> to go low. 	 </p> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707166056__table_EED5C24C3CD04DFEBEBBF507D6DA4657" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 260. &nbsp;</span>PCS-PMA Interface Widths and Protocol Implementations</span></span></caption>                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d273951e195" valign="top" width="NaN%">PCS-PMA Interface Width 			 </th> 			               <th class="entry" id="d273951e198" valign="top" width="NaN%">Protocol Implementations 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d273951e195 " valign="top" width="NaN%">8 			 </td> 			               <td class="entry" headers="d273951e198 " valign="top" width="NaN%"> Basic 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273951e195 " valign="top" width="NaN%">10 			 </td> 			               <td class="entry" headers="d273951e198 " valign="top" width="NaN%"> 				                 <ul class="ul" id="nik1398707166056__ul_7368C622F7F04445A9DD17CC331667B2"> 				                    <li class="li" id="nik1398707166056__li_CE270BE9A95F4DD797C3DC4EEC8BB69D">Basic 				  </li> 				                    <li class="li" id="nik1398707166056__li_8DD46F4693A9410BB3D6CC538B0A8D00">Basic rate match 				  </li> 				                    <li class="li" id="nik1398707166056__li_37735F2505EC420E933A0C16EF55A67C">CPRI 				  </li> 				                    <li class="li" id="nik1398707166056__li_669C7700234447808F8E5F5308F5989F">                           PCIe* Gen1 and Gen2 				  </li> 				                    <li class="li" id="nik1398707166056__li_9C1DB61587F34671861566E14FB79EC3">GigE 				  </li> 				                 </ul> 			               </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273951e195 " valign="top" width="NaN%">16 			 </td> 			               <td class="entry" headers="d273951e198 " valign="top" width="NaN%"> Basic 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d273951e195 " valign="top" width="NaN%">20 			 </td> 			               <td class="entry" headers="d273951e198 " valign="top" width="NaN%"> 				                 <ul class="ul" id="nik1398707166056__ul_C32D28CC49C04CB1B4823476C335B0B5"> 				                    <li class="li" id="nik1398707166056__li_31365A2D33A24A74B5A1FB2926E2B46A">CPRI 				  </li> 				                    <li class="li" id="nik1398707166056__li_47CD8656558E41B5AB576C572AAE026E">Basic 				  </li> 				                    <li class="li" id="nik1398707166056__li_B6F7B59963A64C8987BF50FF7A6798B8">Basic rate match 				  </li> 				                 </ul> 			               </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707166400">
          <h1>
          
            Word Aligner Pattern Length for Various Word Aligner Modes 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707166400__table_27A1D5A5431D49518799EF68123784C3" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 261. &nbsp;</span>Word Aligner Pattern Length for Various Word Aligner Modes</span></span></caption>                                                                                    <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d274216e189" valign="top" width="0.74in">PCS-PMA Interface Width 			 </th> 			               <th class="entry" id="d274216e192" valign="top" width="NaN%">Supported Word Aligner Modes 			 </th> 			               <th class="entry" id="d274216e195" valign="top" width="60.75pt">Supported Word Aligner Pattern Lengths 			 </th> 			               <th class="entry" id="d274216e198" valign="top" width="NaN%"> 				                 <samp class="ph codeph">rx_std_wa_patternalign</samp> behavior 			 </th> 			               <th class="entry" id="d274216e204" valign="top" width="NaN%"> 				                 <samp class="ph codeph">rx_syncstatus</samp> behavior 			 </th> 			               <th class="entry" id="d274216e211" valign="top" width="NaN%"> 				                 <samp class="ph codeph">rx_patterndetect 				</samp>behavior 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row break"> 			               <td class="entry break" headers="d274216e189 " rowspan="2" valign="top" width="0.74in">8 			 </td> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Bit slip 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt">8</td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">                     <samp class="ph codeph">rx_std_wa_patternalign</samp>							has no effect on word alignment. The single width word aligner updates							the word boundary, only when the FPGA fabric-asserted BITSLIP signal							toggles.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%">N/A 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">N/A 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Manual 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt">8, 16 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							Word							alignment is controlled by <samp class="ph codeph">rx_std_wa_patternalign</samp> and is edge-sensitive to this							signal.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word aligner aligns to a new boundary. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		             <tr class="row break"> 			               <td class="entry break" headers="d274216e189 " rowspan="4" valign="top" width="0.74in">10 			 </td> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Bit slip 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt">7 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">                     <samp class="ph codeph">rx_std_wa_patternalign</samp>							has no effect on word alignment. The single width word aligner updates							the word boundary, only when the FPGA fabric-asserted BITSLIP signal							toggles.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%">N/A 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">N/A 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Manual 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 7, 10 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							Word							alignment is controlled by <samp class="ph codeph">rx_std_wa_patternalign</samp> and is level-sensitive to this							signal.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word aligner aligns to a new boundary. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Deterministic latency (CPRI mode only) 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 10 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">Word							alignment is controlled by <samp class="ph codeph">rx_std_wa_patternalign</samp> (edge-sensitive to this signal) and							the state machine works in conjunction with PMA to achieve deterministic							latency on the RX path for CPRI and OBSAI							applications.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%">â 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">â 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Synchronous State Machine 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 7, 10 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							              <samp class="ph codeph">rx_std_wa_patternalig</samp>n							has no effect on word alignment.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Stays high as long as the synchronization				conditions are satisfied. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		             <tr class="row break"> 			               <td class="entry break" headers="d274216e189 " rowspan="2" valign="top" width="0.74in">16 			 </td> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Bit slip 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt">16 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">                     <samp class="ph codeph">rx_std_wa_patternalign</samp>							has no effect on word alignment. The double width word aligner updates							the word boundary, only when the FPGA fabric-asserted BITSLIP signal							toggles.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%">N/A 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">N/A 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Manual 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 8, 16, 32 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							Word							alignment is controlled by rising-edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>. 							</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Stays high after the word aligner aligns to				the word alignment pattern. Goes low on receiving a rising edge on 				<samp class="ph codeph">rx_std_wa_patternalign</samp> until a new word alignment				pattern is received. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		             <tr class="row break"> 			               <td class="entry break" headers="d274216e189 " rowspan="4" valign="top" width="0.74in">20 			 </td> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Bit slip 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt">7 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							              <samp class="ph codeph">rx_std_wa_patternalign</samp>							has no effect on word alignment. The double width word aligner updates							the word boundary, only when the FPGA fabric-asserted BITSLIP signal							toggles.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> N/A 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">N/A 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Manual 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 7, 10, 20, 40 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">							Word							alignment is controlled by rising edge of <samp class="ph codeph">rx_std_wa_patternalign</samp>.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Stays high after the word aligner aligns to				the word alignment pattern. Goes low on receiving a rising edge on 				<samp class="ph codeph">rx_std_wa_patternalign</samp> until a new word alignment				pattern is received. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Deterministic latency (CPRI mode only) 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 10 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">Word							alignment is controlled by <samp class="ph codeph">rx_std_wa_patternalign</samp> (edge-sensitive to this signal) and							the deterministic latency state machine which controls the PMA to							achieve deterministic latency on the RX path for CPRI and OBSAI							applications.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%">â 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%">â 			 </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d274216e192 " valign="top" width="NaN%">Synchronous State Machine 			 </td> 			               <td class="entry" headers="d274216e195 " valign="top" width="60.75pt"> 7, 10, 20 			 </td> 			               <td class="entry" headers="d274216e198 " valign="top" width="NaN%">FPGA							fabric-driven <samp class="ph codeph">rx_std_wa_patternalign</samp>							signal has no effect on word alignment.</td> 			               <td class="entry" headers="d274216e204 " valign="top" width="NaN%"> Stays high as long as the synchronization				conditions are satisfied. 			 </td> 			               <td class="entry" headers="d274216e211 " valign="top" width="NaN%"> Asserted high for one parallel clock cycle				when the word alignment pattern appears in the current word boundary. 			 </td> 		             </tr> 		          </tbody> 	        </table></div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707166774">
          <h1>
          
            Word Aligner RX Bit Reversal Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The RX bit reversal feature reverses the order of the data received from		the PMA. It is performed at the output of the Word Aligner and is available		even when the Word Aligner is disabled. If the data received from the PMA is a		10-bit data width, the bit reversal feature switches bit [0] with bit [9], bit [1]		with bit [8], and so on. For example, if the 10-bit data is 1000010011, the bit		reversal feature, when enabled, changes the data to 1100100001. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707167414">
          <h1>
          
            Word Aligner RX Byte Reversal Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The RX byte reversal feature is available only when the PCS-PMA		interface width is 16 bits or 20 bits. This feature reverses the order of the		data received from the PMA. RX byte reversal reverses the LSByte of the		received data with its MSByte and vice versa. If the data received is 20-bits,		bits[0..9] are swapped with bits[10..20] so that the resulting 20-bit data is		[[10..20],[0..9]]. For example, if the 20-bit data is 11001100001000011111, the		byte reversal feature changes the data to 10000111111100110000. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707167804">
          <h1>
          
            RX Polarity Inversion Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The RX polarity inversion feature inverts each bit of the data received		from the PMA. If the data received is a 10-bit data. Bit[0] content is inverted		to its complement, ~bit[0], bit[1] is inverted to its complement, ~bit[1],		bit[2] is inverted to its complement, ~bit[2], and so on. For example, if the		10-bit data is 1111100000, the polarity inversion feature inverts it to		0000011111. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707168209">
          <h1>
          
            Rate Match FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The rate match FIFO compensates for the frequency differences between		the local clock and the recovered clock up to Â± 300 ppm by inserting and		deleting skip/idle characters in the data stream. The rate match FIFO has		several different protocol specific modes of operation. All of the protocol		specific modes depend upon the following parameters: 	 </p> 	     <ul class="ul" id="nik1398707168209__ul_6894062EE5AC4CCD9E37B8A1EECFA8A6"> 		       <li class="li" id="nik1398707168209__li_4EE16ABC26204319B93565021CA55357">Rate match deletionâoccurs		  when the distance between the write and read pointers exceeds a certain value		  due to write clock having a higher frequency than the read clock. 		</li> 		       <li class="li" id="nik1398707168209__li_E811095292554BE69C848D4F6D6995A0">Rate match insertionâoccurs		  when the distance between the write and the read pointers becomes less than a		  certain value due to the read clock having a higher frequency than the write		  clock. 		</li> 		       <li class="li" id="nik1398707168209__li_65FBC22AC7644B068AC2C49DBF018FF8">Rate match fullâoccurs when		  the write pointer wraps around and catches up to the slower-advancing read		  pointer. 		</li> 		       <li class="li" id="nik1398707168209__li_AE2927862E484B2EB9816EE45127E309">Rate match emptyâoccurs when		  the read pointer catches up to the slower-advancing write pointer. 		</li> 	     </ul> 	     <p class="p">Rate match FIFO operates in six modes: 	 </p> 	     <ul class="ul" id="nik1398707168209__ul_E6F6E78455DC42AD8C011121E00CD781"> 		       <li class="li" id="nik1398707168209__li_13B213E47C3B472BA11974316CD24C61">Basic single width 		</li> 		       <li class="li" id="nik1398707168209__li_A3E20903FE9F4C7BB6C34E2510A0F9C5">Basic double width 		</li> 		       <li class="li" id="nik1398707168209__li_9C698BF80F454AEE88D6BD8B25B6FBC1">GigE 		</li> 		       <li class="li" id="nik1398707168209__li_7B4B2E2A9C46429D8040E3A6E799D1CF">PIPE 		</li> 		       <li class="li" id="nik1398707168209__li_525322A4D8794545B505B0D213B1493B">PIPE 0 ppm 		</li> 		       <li class="li" id="nik1398707168209__li_AA5B0D5A9DF249EE8E6DF280A4DE7945">            PCIe* 		       </li> 	     </ul>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706990522" title="For more information about implementing rate match FIFO in basic single width mode.">Rate Match FIFO in Basic (Single Width) Mode</a></div><div><a class="link" href="#nik1398706994797" title="For more information about implementing rate match FIFO in basic double width mode.">Rate Match FIFO Basic (Double Width) Mode</a></div><div><a class="link" href="#nik1398706858615" title="For more information about implementing rate match FIFO in GigE mode.">How to Implement GbE, GbE with IEEE 1588v2 in Arria 10 Transceivers</a></div><div><a class="link" href="#nik1398706912786" title="For more information about implementing rate match FIFO in PCIe mode.">PCI Express (PIPE)</a></div><div><a class="link" href="#nik1398706940880" title="For more information about implementing rate match FIFO in PIPE mode.">How to Implement PCI Express (PIPE) in Arria 10 Transceivers</a></div><div><a class="link" href="#nik1398706973096">Using the Basic/Custom, Basic/Custom with Rate Match Configurations of Standard PCS</a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398706973096" title="For more information about implementing rate match FIFO for each mode.">How to Implement the Basic Rate Match Protocol Using the Arria 10 Transceiver				Native PHY IP Core</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707169383">
          <h1>
          
            8B/10B Decoder 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The general functionality for the 8B/10B decoder is to take a 10-bit		encoded value as input and produce an 8-bit data value and a 1-bit control		value as output. In configurations with the rate match FIFO enabled, the 8B/10B		decoder receives data from the rate match FIFO. In configurations with the rate		match FIFO disabled, the 8B/10B decoder receives data from the word aligner.		The 8B/10B decoder operates in two conditions: 	 </p> 	     <ul class="ul" id="nik1398707169383__ul_863382587B6441489F9804F9B25FA59B"> 		       <li class="li" id="nik1398707169383__li_F2E2BF5284EA484BBBBF65EEFD698A54"> When the PCS-PMA interface		  width is 10 bits and FGPA fabric-PCS interface width is 8 bits 		</li> 		       <li class="li" id="nik1398707169383__li_E715CB5D7B044A46A4D410A1DFD05B45"> When the PCS-PMA interface		  width is 20 bits and FPGA fabric-PCS interface width is 16 bits 		</li> 	     </ul> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707169383__fig_DCB953BFC0084FF8B5AB083F12F183D3"><span class="figcap"><span class="enumeration fig-enumeration">Figure 259.&nbsp;</span>8B/10B Decoder in Single-Width and Double-Width Mode</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707169383__image_56F2AC124D2B4716A72C06BC656A40A8" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707168537.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div> 	     <p class="p"> When the PCS-PMA interface width is 10 bits, only one 8B/10B decoder is		used to perform the conversion. When the PCS-PMA interface width is 20 bits,		two cascaded 8B/10B decoders are used. The 10-bit LSByte of the received 20-bit		encoded data is decoded first and the ending running disparity is forwarded to		the 8B/10B decoder responsible for decoding the 10-bit MSByte. The cascaded		8B/10B decoder decodes the 20- bit encoded data into 16-bit data + 2-bit		control identifier. The MSB and LSB of the 2-bit control identifier correspond		to the MSByte and LSByte of the 16-bit decoded data code group. The decoded		data is fed to the byte deserializer or the RX FIFO. 	 </p>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707170838">
          <h1>
          
            8B/10B Decoder Control Code Encoding 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707170838__fig_4E7B41D997884EE5927A875FA79EF826"><span class="figcap"><span class="enumeration fig-enumeration">Figure 260.&nbsp;</span>8B/10B Decoder in Control Code Group Detection</span><div class="figbody"> 		        	        <embed xmlns="" class="image doc-portal-img" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1403124347180.svg" type="image/svg+xml"></embed>      </div></div> 	     <p class="p"> The 8B/10B decoder indicates whether the decoded 8-bit code group is a		data or control code group on 		<samp class="ph codeph">rx_datak</samp> . If the received 10-bit code group is one of		the 12 control code groups (/Kx.y/) specified in the IEEE 802.3 specification, 		<samp class="ph codeph">rx_datak</samp> is driven high. If the received 10-bit code		group is a data code group <span class="ph nb">(/Dx.y/)</span>, 		<samp class="ph codeph">rx_datak</samp> is driven low. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707171306">
          <h1>
          
            8B/10B Decoder Running Disparity Checker Feature 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> Running disparity checker resides in 8B/10B decoder module. This		checker checks the current running disparity value and error based on the rate		match output. 		<samp class="ph codeph">rx_runningdisp</samp> and 		<samp class="ph codeph">rx_disperr</samp> indicate positive or negative disparity and		disparity errors, respectively.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707172616">
          <h1>
          
            Pseudo-Random Binary Sequence (PRBS) Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody">		    <div class="note note" id="nik1398707172616__note_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Refer to the PRBS Checker section in the Enhanced PCS Architecture chapter.</div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707121262">Arria 10 Enhanced PCS Architecture</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707174244">
          <h1>
          
            Byte Deserializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The byte deserializer allows the transceiver to operate at data rates		higher than those supported by the FPGA fabric. It deserializes the recovered		data by multiplying the data width two or four times, depending upon the		deserialization mode selected. The byte deserializer is optional in designs		that do not exceed the FPGA fabric interface frequency upper limit. You can bypass the  byte deserializer by disabling it in the <span class="keyword">               Quartus<sup>Â®</sup> Prime</span> Transceiver Native PHY. The byte deserializer operates in disabled, deserialize		x2, or deserialize x4 modes. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707174244__fig_27C98132879949B582CD91404262F92E"><span class="figcap"><span class="enumeration fig-enumeration">Figure 261.&nbsp;</span>Byte Deserializer Block Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707174244__image_112B075E0704449A9A811C22E01EC2FA" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707172975.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707174665">
          <h1>
          
            Byte Deserializer Disabled Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> In disabled mode, the byte deserializer is bypassed. The data from the		8B/10B decoder, rate match FIFO, or word aligner is directly transmitted to the		RX FIFO, depending on whether or not the 8B/10B decoder and rate match FIFO are		enabled. Disabled mode is used in low speed applications such as GigE, where		the FPGA fabric and the PCS can operate at the same clock rate. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707175024">
          <h1>
          
            Byte Deserializer Deserialize x2 Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The deserialize x2 mode is used in high-speed applications such as the		PCIe* Gen1 or Gen2 protocol implementation, where the FPGA fabric cannot operate		as fast as the TX PCS. 	 </p> 	     <p class="p"> In deserialize x2 mode, the byte deserializer deserializes 8-bit,		10-bit (when the 8B/10B encoder is not enabled), 16-bit, and 20-bit (when the		8B/10B encoder is not enabled) input data into 16-bit, 20-bit, 32-bit, and		40-bit data, respectively. As the parallel data width from the word aligner is		doubled, the clock rate is halved. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707175367">
          <h1>
          
            Byte Deserializer Deserialize x4 Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The deserialize x4 mode is used in high-speed applications where the		FPGA fabric cannot operate as fast as the TX PCS. 	 </p> 	     <p class="p"> In deserialize x4 mode, the byte deserializer deserializes 8-bit data		into 32-bit data. As the parallel data width from the word aligner is		quadrupled, the clock rate is divided four times. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707175694">
          <h1>
          
            Bonded Byte Deserializer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p"> The bonded byte deserializer is also available for channel-bundled		applications such as PIPE. In this configuration, the control signals of the		byte deserializers of all the channels are bonded together. A master channel		controls all the other channels to prevent skew between the channels.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707176884">
          <h1>
          
            RX FIFO (Shared with Enhanced PCS and PCIe Gen3 PCS) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The RX FIFO interfaces between the PCS on the receiver side and the FPGA		fabric and ensures reliable transfer of data and status signals. It compensates		for the phase difference between the FPGA fabric and the PCS on the receiver		side. The RX FIFO has a depth of 8. It operates in register FIFO and low latency modes. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707176884__fig_281F805E8BD74F5E93C59CB3511F02F8"><span class="figcap"><span class="enumeration fig-enumeration">Figure 262.&nbsp;</span>RX FIFO Block Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707176884__image_5DF3064EECFF46FB885FE47325D3B8E8" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707176038.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707177258">
          <h1>
          
            RX FIFO Low Latency Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The low latency mode incurs two to three cycles of latency when		connecting it with the FPGA fabric. The FIFO empty and the FIFO full threshold		values are made closer so that the depth of the FIFO decreases, which in turn		decreases the latency. 	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="nik1398707177633">
          <h1>
          
            RX FIFO Register Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The register mode bypasses the FIFO functionality to eliminate the FIFO		latency uncertainty for applications with stringent latency requirements. This		is accomplished by tying the read clock of the FIFO with its write clock. The		register mode incurs only one clock cycle of latency when interfacing to the		FPGA fabric.	 </p>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707184340">
          <h1>
          
            Arria 10 PCI Express Gen3 PCS Architecture 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Arria 10 architecture supports the PCIe* Gen3 specification. <span class="keyword">Intel</span> provides two options to implement the PCI Express solution: </p> 	     <ul class="ul" id="nik1398707184340__ol_686542F7C3794A5F8D605476A1B1DE25"> 		       <li class="li" id="nik1398707184340__li_136FBA13204E4C8998722DE9C07958F2">You can use the <span class="keyword">Intel</span> Hard IP solution. This complete package				provides both the MAC layer and the physical (PHY) layer functionality. </li> 		       <li class="li" id="nik1398707184340__li_2EB1956F1EC249B7A4BD126FB613BAC0">You can implement the MAC in		  the FPGA core and connect this MAC to the transceiver PHY through the PIPE		  interface. 		</li> 	     </ul> 	     <p class="p">This section			focuses			on the basic blocks of PIPE 3.0-based Gen3 PCS architecture. The PIPE 3.0-based Gen3 PCS			uses a 128b/130b block encoding/decoding scheme, which is different from the 8B/10B			scheme used in Gen1 and Gen2. The 130-bit block contains a 2-bit sync header and a			128-bit data payload. For this reason, Arria 10 devices include a separate Gen3 PCS that			supports functionality at Gen3 speeds. This PIPE interface supports the seamless			switching of Data and Clock between the Gen1, Gen2, and Gen3 data rates, and provides			support for PIPE 3.0 features. The PCIe Gen3 PCS			supports			the PIPE interface with the Hard IP enabled, as well as with the Hard IP bypassed. </p> 	  	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707184340__fig_40099C322E0947B0A16DB46F0679377B"><span class="figcap"><span class="enumeration fig-enumeration">Figure 263.&nbsp;</span>Gen3 PCS Block Diagram</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707184340__image_E185FED3E948433D87B4FEB8805BB268" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707183290.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706912786" title="For more information about PCIe Gen1, Gen2, and Gen3 implementation and configuration, refer to &#34;Supported PIPE Features.&#34;">PCI Express (PIPE)</a></div><div><a class="link" href="http://www.altera.com/literature/ug/ug_a10_pcie.pdf" target="_blank" title="For more information about Hard IP-based implementation">            <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Hard IP for PCIe IP				Cores </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707184792">
          <h1>
          
            Transmitter Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><p class="shortdesc">This section describes the TX FIFO and the Gearbox of the Gen3 PCS	 transmitter.   </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707185198">
          <h1>
          
            TX FIFO (Shared with Standard and Enhanced PCS) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The TX FIFO in each channel ensures a reliable transfer of data and		status signals between the PCS channel and the FPGA fabric. The TX FIFO		compensates for the phase difference between the low speed parallel PCS clock		and the FPGA fabric clock. The RX and TX FIFOs are shared with standard and		enhanced PCS. In Hard IP mode, the TX FIFO works in register mode. In PIPE		mode, the TX FIFO works in low latency mode. 	 </p> 	  	     <p class="p">The TX			FIFO operates in low latency mode in PIPE Gen1, Gen2, and Gen3 configurations. The Low			Latency mode incurs 3-4 cycles of latency when connecting with the FPGA fabric. The FIFO			empty and the FIFO full threshold values are made closer so that the depth of the FIFO			decreases, which decreases the latency.</p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370" title="For more information about TX FIFO.">Arria 10 Standard PCS Architecture</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707185619">
          <h1>
          
            Gearbox 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The PCIe* 3.0 base specification specifies a block size of 130 bits, with		the exception of the SKP Ordered Sets, which can be of variable length. An		implementation of a 130-bit data path takes significant resources, so the PCIe		Gen3 PCS data path is implemented as 32-bits wide. Because the TX PMA data		width is fixed to 32 bits, and the block size is 130 bits with variations, a		gearbox is needed to convert 130 bits to 32 bits. 	 </p> 	     <p class="p">The gearbox block in the TX PCS converts the 130-bit data ( <samp class="ph codeph">tx_parallel_data[127:0</samp>] + <samp class="ph codeph">pipe_tx_sync_hdr[1:0</samp>]) to 32-bit data required by the TX PMA as the			datapath implementation is 32 bits to reduce usage of resources. The 130-bit data is			received as follows in the 32-bit datapath: 34 (32 + 2-bit sync header), 32, 32, 32.			During the first cycle the gearbox converts the 34-bit input data to 32-bit data. During			the next 3 clock cycles the gearbox			merges			bits from adjacent cycles to form the 32-bit data. In order for the gearbox to work			correctly, a gap must be provided in the data for every 16 shifts as each shift is 2			bits for converting the initial 34-bit to 32-bit in the gearbox. After 16 shifts the			gearbox			has			an extra 32-bit data that was transmitted out, and thus a gap is			required in the input data stream. This gap is achieved by driving <samp class="ph codeph">pipe_tx_data_valid</samp> low for one cycle after every 16 blocks			of input data<samp class="ph codeph">(tx_parallel_data)</samp>. </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706930998">Gearbox</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707185946">
          <h1>
          
            Receiver Datapath 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><p class="shortdesc">This section describes the Block Synchronizer, Rate Match FIFO,	 and RX FIFO of the Gen3 PCS receiver.   </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707186336">
          <h1>
          
            Block Synchronizer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">PMA parallelization occurs at arbitrary word boundaries. Consequently,		the parallel data from the RX PMA CDR must be realigned to meaningful character		boundaries. The PCI Express* 3.0 base specification outlines that the data is		formed using 130-bit blocks, with the exception of SKP blocks. 	 </p>	     <p class="p">The SKP Ordered Set can be 66, 98, 130, 162, or 194 bits long. The block		synchronizer searches for the Electrical Idle Exit Sequence Ordered Set (or the		last number of fast training sequences (NFTS) Ordered Set) or skip (SKP)		Ordered Set to identify the correct boundary for the incoming stream and to		achieve the block alignment. The block is realigned to the new block boundary		following the receipt of a SKP Ordered Set, as it can be of variable length.	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707187823">
          <h1>
          
            Rate Match FIFO 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">In asynchronous systems, the upstream transmitter and local receiver can		be clocked with independent reference clocks. Frequency differences in the		order of a few hundred PPM can corrupt the data when latching from the		recovered clock domain to the local receiver reference clock domain. The rate		match FIFO compensates for small clock frequency differences between these two		clock domains by inserting or removing SKP symbols in the data stream to keep		the FIFO from going empty or full respectively. 	 </p> 	     <p class="p">The PCI Express* 3.0 base specification defines that the SKP Ordered Set		(OS) can be 66, 98, 130, 162, or 194 bits long. The SKP OS has the following		fixed bits: 2-bit Sync, 8-bit SKP END, and a 24-bit LFSR = 34 Bits. The Rate		Match/Clock compensation block adds or deletes the 4 SKP characters (32-bit)		to keep the FIFO from going empty or full, respectively. If the		FIFO is nearly full, it deletes the 4 SKP characters (32-bit) by disabling write		whenever a SKP is found. If the FIFO is nearly empty, the design waits for a		SKP Ordered Set to start and then stops reading the data from the FIFO, and		inserts a SKP in the outgoing data. The actual FIFO core (memory element) is in		the Shared Memory block in the PCS channel. 	 </p> 	     <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707187823__fig_B992CB8F17164D42A8FC1F10BEB1B0E5"><span class="figcap"><span class="enumeration fig-enumeration">Figure 264.&nbsp;</span>Rate Match FIFO</span><div class="figbody"> 		                <br xmlns=""><div xmlns="" class="imagecenter"><embed class="image doc-portal-img" id="nik1398707187823__image_3453CE68B00548C98FE7D970C8668E64" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1398707186726.svg" type="image/svg+xml"></embed></div><br xmlns=""> 	     </div></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707188276">
          <h1>
          
            RX FIFO (Shared with Standard and Enhanced PCS) 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The RX FIFO in each channel ensures a reliable transfer of data and		status signals between the PCS channel and the FPGA fabric. The RX FIFO		compensates for the phase difference between the parallel PCS clock and the		FPGA fabric clock. In PIPE mode, the RX FIFO works in low latency mode.	 </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706947370" title="For more information about RX FIFO.">Arria 10 Standard PCS Architecture</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707188681">
          <h1>
          
            PIPE Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><p class="shortdesc">This section describes the Auto Speed Negotiation and the Clock	 Data Recovery Control of the PIPE interface.   </p>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707189009">
          <h1>
          
            Auto Speed Negotiation 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Auto speed negotiation controls the operating speed of the transceiver when			operating under PIPE 3.0 modes. By monitoring the <samp class="ph codeph">pipe_rate</samp> signal from the PHY-MAC, this feature changes the transceiver			from PIPE Gen1 operation mode to Gen2 operation mode, or from PIPE Gen1 operation mode			to Gen2 operation mode to Gen3 operation mode, or vice versa. The PIPE interface clock			rate			is			adjusted to match the data throughput. </p>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706927244" title="This section provides an overview of auto rate change between PIPE Gen1 (2.5 Gbps), Gen2 (5.0 Gbps), and Gen3 (8.0 Gbps) modes.">Rate Switch</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707189399">
          <h1>
          
            Clock Data Recovery Control 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The CDR control feature is used for the L0s fast exit when operating in		PIPE Gen3 mode. Upon detecting an Electrical Idle Ordered Set (EIOS), this		feature takes manual control of the CDR by forcing it into a lock-to-reference		mode. When an exit from electrical idle is detected, this feature moves the CDR		into lock-to-data mode to achieve fast data lock. 	 </p>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="ejr1526678836555">
          <h1>
          
            Intel Arria 10 Transceiver PHY Architecture Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">				    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="ejr1526678836555__table_np1_3tf_wdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d277231e127" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d277231e130" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes:</p>							              <ul class="ul" id="ejr1526678836555__ul_zqs_vmc_vdb">								                <li class="li">Changed the AC gain settings for high bandwidth									and medium bandwidth mode in the "High Gain Mode" section.									</li>								                <li class="li">Added a note about bit slipping to the "RX									Gearbox, RX Bitslip, and Polarity Inversion" section.									</li>								                <li class="li">Clarified the description of DC gain circuitry									in the "Continuous Time Linear Equalization (CTLE)"									section.</li>								                <li class="li">Clarified the description of CTLE manual mode									in the "High Data Rate Mode" section.</li>								                <li class="li">Removed the Channel Loss Compensation column									from the "Pre-Emphasis Taps" table. </li>																								                <li class="li">Updated Serial Loopback Path and Reverse									Serial Loopback Path/Pre CDR figures and their									notes.</li>																								                <li class="li">Changed the instruction in step 1 of the "How to Enable CTLE and									DFE" section. </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes:</p>							              <ul class="ul" id="ejr1526678836555__ul_zrw_zqs_kx">								                <li class="li">Added a note below the diagram "Diagnostic									Loopback Path/Pre CDR" saying "TX pre-emp is not supported in									pre-CDR loopback. TX pre-emp is recommended to set to zero for									all taps."</li>								                <li class="li">"Idle OS Deletion" description updated to									"Deletion of Idles occurs in groups of four OS (when there are									two consecutive OS) until the rx_enh_fifo_pfull flag									deasserts".</li>								                <li class="li">Removed square wave pattern generator.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2015.05.02</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes:</p>							              <ul class="ul" id="ejr1526678836555__ul_csj_ffx_tv_serg">								                <li class="li">Updated the configuration methods for the									CTLE,and DFE schemes in the Arria 10 PMA Architecture									section.</li>								                <li class="li">Removed a signal in the "Gen3 PCS Block									Diagram" in the Arria 10 PCI Express Architecture section.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes:</p>							              <ul class="ul" id="ejr1526678836555__ul_ttr_vvf_wdb">								                <li class="li">Updated the configuration methods for the									CTLE, DFE, and adaptation schemes in the Arria 10 PMA									Architecture section.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the PMA Architecture								section:</p>							              <ul class="ul" id="ejr1526678836555__ul_ytv_tmj_vt">								                <li class="li">Updated "Channel Pulse Response" figure in the									Decision Feedback Equalization (DFE) section.</li>								                <li class="li">Updated the value for the "Number of fixed DFE									taps" in the Equalization table in the PMA Parameters									section.</li>							              </ul>							              <p class="p">Made the following changes to the Enhanced PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_pgv_tmj_vt">								                <li class="li">Updated Phase Compensation Mode and Basic Mode									sections.</li>								                <li class="li">Added 64B/66B Encoder Reset Condition									section.</li>								                <li class="li">Updated TX Gearbox, TX Bitslip and Polarity									Inversion sections.</li>								                <li class="li">Updated RX Bitslip in RX Gearbox, RX Bitslip,									and Polarity Inversion figure.</li>								                <li class="li">Added âblock synchronizationâ in Enhanced PCS									introduction note.</li>								                <li class="li">Updated Enhanced PCS TX FIFO section.</li>								                <li class="li">Updated reference link for TX Phase									Compensation Mode section.</li>								                <li class="li">Updated TX Register Mode description.</li>								                <li class="li">Updated Interlaken Frame Generator section									description.</li>								                <li class="li">Updated 64B/66B Encoder and Transmitter State									Machine section title.</li>								                <li class="li"> Updated PRBS Pattern Generator (Shared									between Enhanced and Standard) title</li>								                <li class="li">Updated Square Wave Pattern Generator (Shared									between Enhanced and Standard)</li>								                <li class="li">Updated RX Register Mode description.</li>							              </ul>							              <p class="p">Made the following changes to the Standard PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_db3_4pg_vt">								                <li class="li">Updated the Byte Serializer section for									Serialize x2 and x4 modes.</li>								                <li class="li">Added new figures for 8B/10B Encoder Bit and									Byte Reversal features.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the PMA Architecture								section:</p>							              <ul class="ul" id="ejr1526678836555__ul_mms_mhw_vr">								                <li class="li">									                  <p class="p">Updated link to XCVR_A10_RX_TERM_SEL in the										"Transmitter Buffer".</p>								                </li>								                <li class="li">									                  <p class="p">Updated ODI vertical steps to 63 (0 and										+/-32) in the "Receiver Buffer". </p>								                </li>								                <li class="li">Updated CTLE section for adaptation modes.									Moved CTLE in the "How to Enable CTLE and DFE" section.</li>								                <li class="li">Updated VGA section for adaptation modes.</li>								                <li class="li">Updated DFE section for adaptation modes.									Moved DFE to the new "How to Enable CTLE and DFE" section.</li>								                <li class="li">Removed Triggered DFE mode.</li>								                <li class="li">Removed all references related to floating									taps.</li>							              </ul>							              <p class="p">Made the following changes to the Enhanced PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_rhl_4q1_vr">								                <li class="li">Updated pattern generators (PRBS, Square Wave									and PRP), PRBS Checker and PRP Verifier sections.</li>								                <li class="li">Revised the descriptions of TX FIFO Fast									Register Mode.</li>								                <li class="li">Changed the title and descriptions in "Enhanced									PCS Pattern Generators".</li>								                <li class="li">Added new sections for "PRBS Pattern Generator									(Shared between Enhanced and Standard PCSes)", "Square Wave									Pattern Generator (Shared between Enhanced and Standard PCSes)",									and "Pseudo-Random Pattern Generator."</li>								                <li class="li">Changed sub title "PRBS Verifier" to "PRBS									Checker" and changed their descriptions.</li>								                <li class="li">Changed descriptions in "PRP Verifier".</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the Enhanced PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_o2b_bml_xq">								                <li class="li">Added PRBS7 Generator to support 64-bit width									only.</li>								                <li class="li">Updated the rule for <cite class="cite">tx_enh_data_valid</cite> control signal when TX FIFO is									used in phase compensation mode. </li>							              </ul>							              <p class="p">Made the following changes to the PCI Express Gen3								PCS Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_rv1_bml_xq">								                <li class="li">Updated TX FIFO in Transmitter Datapath.</li>								                <li class="li">Changed the Standard PCS data rate from 12.5									Gbps to 12 Gbps.</li>							              </ul>							              <p class="p">Made the following changes to the Standard PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_ym1_bml_xq">								                <li class="li">Changed the Standard PCS data rate from 12.5									Gbps to 12 Gbps.</li>							              </ul>							              <p class="p">Made the following changes to the PMA Architecture								section:</p>							              <ul class="ul" id="ejr1526678836555__ul_g21_bml_xq">								                <li class="li">Added High Speed Differential I/O and Power									Distribution Network to the <cite class="cite">Transmitter										Buffer</cite> circuitry.</li>								                <li class="li">Added Power Distribution Network induced									Inter-Symbol Interference compensation.</li>								                <li class="li">Replaced the figures related to Programmable									Pre Emphasis with a link to Pre Emphasis and Output Swing									Settings Estimator.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">							              <p class="p">Made the following changes to the PCI Express Gen3								PCS Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_ldh_ttf_wdb">								                <li class="li">Corrected the low latency mode cycles of									latency in the TX FIFO (Shared with Standard and Enhanced									PCS).</li>							              </ul>							              <p class="p">Made the following changes to the Standard PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_xhp_rtf_wdb">								                <li class="li"> Removed the features not supported by <cite class="cite">8B/10B Decoder</cite>. </li>								                <li class="li">Changed the description of TX FIFO to include									the depth of the TX FIFO.</li>								                <li class="li">Updated the description of Polarity Inversion									feature to include how to enable Polarity Inversion.</li>								                <li class="li">Updated the description of Pseudo-Random Binary									Sequence (PRBS) Generator on the supported PCS-PMA interface									widths.</li>								                <li class="li">Changed the value for Supported Word Aligner									Pattern Lengths for Bitslip Mode when the PCS-PMA Interface									Width is 8 in Table 5-8 Word Aligner Pattern Length for Various									Word Aligner Modes.</li>								                <li class="li">Changed the description of RX FIFO to include									the depth of the RX FIFO.</li>								                <li class="li">Changed the RX Word Aligner pattern length for									PCS-PMA interface width 8 in Bitslip Mode.</li>							              </ul>							              <p class="p">Made the following changes to the Enhanced PCS								Architecture section:</p>							              <ul class="ul" id="ejr1526678836555__ul_jgx_ptf_wdb">								                <li class="li">Changed references from MegaWizard to									Parameters Editor.</li>							              </ul>							              <p class="p">Made the following changes to the PMA Architecture								section:</p>							              <ul class="ul" id="ejr1526678836555__ul_lct_mtf_wdb">								                <li class="li"> Added <cite class="cite">2nd post-tap										and pre-tap Pre-Emphasis signals </cite>.</li>								                <li class="li"> Updated <cite class="cite">DFE</cite> and										<cite class="cite">CTLE</cite> modes of operation and									Use Models.</li>								                <li class="li">Added new sections on <cite class="cite">How to Enable CTLE</cite> and <cite class="cite">How to										Enable DFE</cite>.</li>								                <li class="li"> Changed max data rate for GT channels to 25.8									Gbps in the <cite class="cite">Receiver Buffer CTLE </cite>									section. </li>								                <li class="li">Updated Receiver Buffer figure by adding and									modifying <cite class="cite">Adaptive Parametric Tuning										Engine</cite> to include CDR and DFE.</li>								                <li class="li">Updated VGA section that includes <cite class="cite">VGA Frequency</cite> response for different									gain settings.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d277231e127 " valign="top" width="70.0pt">2013.12.02</td>						            <td align="left" class="entry" headers="d277231e130 " valign="top" width="NaN%">Initial release.</td>					          </tr>				        </tbody>			      </table></div>			  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1398707190694">
          <h1>
          
            Reconfiguration Interface and Dynamic Reconfiguration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc"> This chapter explains the purpose and the use of the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> reconfiguration interface that is part of			the Transceiver Native PHY IP core and the Transceiver PLL IP cores.</span>	  </div> 	     <p class="p">Dynamic reconfiguration is the process of dynamically modifying transceiver			channels and PLLs to meet changing requirements during device operation. <span class="keyword">               Arria<sup>Â®</sup> 10 </span> transceiver channels and PLLs are fully			customizable, allowing a system to adapt to its operating environment. You can customize			channels and PLLs by dynamically triggering reconfiguration during device operation or			following power-up. Dynamic reconfiguration is available for <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native PHY, fPLL, ATX PLL, and CMU PLL IP			cores. </p>      <p class="p">Use the reconfiguration interface to dynamically change the transceiver channel or			PLL settings for the following applications:</p>		    <ul class="ul" id="nik1398707190694__ul_pcl_pxj_kr">			      <li class="li">Fine tuning signal integrity by adjusting TX and RX analog				settings</li>			      <li class="li">Enabling or disabling transceiver channel blocks, such as the PRBS generator				and the checker</li>			      <li class="li">Changing data rates to perform auto negotiation in CPRI, SATA, or				SAS applications</li>			      <li class="li">Changing data rates in Ethernet (1G/10G) applications by switching				between standard and enhanced PCS datapaths</li>			      <li class="li">Changing TX PLL settings for multi-data rate support protocols such				as CPRI</li>			      <li class="li">Changing RX CDR settings from one data rate to another</li>			      <li class="li">Switching between multiple TX PLLs for multi-data rate support</li>		    </ul>		    <p class="p">The Native PHY and Transmit PLL IP cores provide the following features that			allow dynamic reconfiguration:</p>		    <ul class="ul" id="nik1398707190694__ul_ob2_rxj_kr">			      <li class="li">Reconfiguration interface</li>			      <li class="li">Configuration files</li>			      <li class="li">Feature to add PMA analog settings (optional) to the Configuration files (Native PHY				only)</li>			      <li class="li">Multiple reconfiguration profiles (Native PHY and ATX PLL)</li>			      <li class="li">Embedded reconfiguration streamer (Native PHY and ATX PLL)</li>			      <li class="li">Altera Debug Master Endpoint (ADME)</li>			      <li class="li">Optional reconfiguration logic</li>		    </ul>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707194533">
          <h1>
          
            Reconfiguring Channel and PLL Blocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The following table lists some of the available dynamic reconfiguration features			in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices.</p>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707194533__table_fnb_gnd_nr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 262. &nbsp;</span>            <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Dynamic Reconfiguration				Feature Support</span></span></caption>				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d278225e138" valign="top" width="33.33333333333333%">Reconfiguration</th>						            <th class="entry" id="d278225e141" valign="top" width="66.66666666666666%">Features</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d278225e138 " rowspan="5" valign="top" width="33.33333333333333%">Channel Reconfiguration</td>						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">PMA analog features<ul class="ul" id="nik1398707194533__ul_kf1_rnd_nr">								                <li class="li">V<sub class="ph sub">OD</sub>                        </li>								                <li class="li">Pre-emphasis</li>								                <li class="li">Continuous Time Linear Equalizer (CTLE)</li>								                <li class="li">Decision Feedback Equalization (DFE)</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">TX PLL<ul class="ul" id="nik1398707194533__ul_cfx_wnd_nr">								                <li class="li">TX local clock dividers</li>								                <li class="li">TX PLL switching</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">RX CDR<ul class="ul" id="nik1398707194533__ul_ktj_znd_nr">								                <li class="li">RX CDR settings</li>								                <li class="li">RX CDR reference clock switching</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">Reconfiguration of PCS blocks within the datapath</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">Datapath switching<ul class="ul" id="nik1398707194533__ul_obd_c4d_nr">								                <li class="li">Standard, Enhanced, PCS Direct</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e138 " rowspan="2" valign="top" width="33.33333333333333%">PLL Reconfiguration</td>						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">PLL settings<ul class="ul" id="nik1398707194533__ul_ldc_24d_nr">								                <li class="li">Counters</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d278225e141 " valign="top" width="66.66666666666666%">PLL reference clock switching</td>					          </tr>				        </tbody>			      </table></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707202053" title="The following features are not supported by either the Transceiver Native PHY IP core or the PLL IP reconfiguration interface:">Unsupported Features</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707191458">
          <h1>
          
            Interacting with the Reconfiguration Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">Each transceiver channel and PLL contains an Avalon Memory-Mapped			(Avalon-MM) reconfiguration interface.</span> The reconfiguration interface		provides direct access to the programmable space of each channel and PLL. Communication with		the channel and PLL reconfiguration interface requires an Avalon-MM master. Because each		channel and PLL has its own dedicated Avalon-MM interface, you can dynamically modify		channels either concurrently or sequentially, depending on how the Avalon-MM master is		connected to the Avalon-MM reconfiguration interface. </div>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707191458__fig_N1005F_N1004E_N10029_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 265.&nbsp;</span>Reconfiguration Interface in <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver IP Cores</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707191458__image_gbm_gvp_kr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1416890823870.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">A transmit PLL instance has a maximum of one reconfiguration interface. Unlike			PLL instances, a Native PHY IP core instance can specify multiple channels. You can use			a dedicated reconfiguration interface for each channel or share a single reconfiguration			interface across all channels to perform dynamic reconfiguration.</p>		    <p class="p">Avalon-MM masters			interact with the reconfiguration interface by performing Avalon read and write			operations to initiate dynamic reconfiguration of specific transceiver parameters. All			read and write operations must			comply			with			Avalon-MM			specifications.</p>		    <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707191458__fig_N10069_N1004E_N10029_N10001"><span class="figcap"><span class="enumeration fig-enumeration">Figure 266.&nbsp;</span>Top-Level Signals of the Reconfiguration Interface</span><div class="figbody">			      			      <embed xmlns="" class="image doc-portal-img" id="nik1398707191458__image_qyz_s1j_kr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/nik1416890877451.svg" type="image/svg+xml"></embed>		    </div></div>		    <p class="p">The user-accessible Avalon-MM reconfiguration interface and PreSICE Avalon-MM interface			share a single internal configuration bus. This bus is arbitrated to get access to the			Avalon-MM interface of the channel or PLL. Refer to the <cite class="cite">Arbitration</cite> section			for more details about requesting access to and returning control of the internal			configuration bus from PreSICE.</p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="#nik1415404385309">Reconfiguration Interface and Arbitration with PreSICE Calibration Engine</a></div><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank">            <em class="ph i">Avalon Interface Specifications</em> 		       </a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707192749">
          <h1>
          
            Reading from the Reconfiguration Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		     <span class="shortdesc"> Reading from the reconfiguration interface of the Transceiver Native			PHY IP core or Transceiver PLL IP core retrieves the current value at a specific			address.</span>	  </div> 	     <div class="section context" id="nik1398707192749__context_5D999BA59DCC4F8184A3A3218C14F321">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707192749__fig_jvg_lm2_zs"><span class="figcap"><span class="enumeration fig-enumeration">Figure 267.&nbsp;</span>Reading from the Reconfiguration Interface</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707192749__image_zvl_mm2_zs" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1439240475344.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p"> After the <samp class="ph codeph">reconfig_read</samp> signal is				asserted, the <samp class="ph codeph">reconfig_waitrequest</samp> signal asserts				for a few <samp class="ph codeph">reconfig_clock</samp> cycles, then deasserts.				This deassertion indicates the <samp class="ph codeph">reconfig_readdata</samp>				bus contains valid data.</p>			      <div class="note note" id="nik1398707192749__note_N10059_N1001C_N10019_N10001"><span class="notetitle">Note:</span> You must check for the internal configuration bus arbitration before performing				reconfiguration. Refer to the <cite class="cite">Arbitration</cite> section for more details				about requesting access to and returning control of the internal configuration bus				from PreSICE.</div> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707194096">
          <h1>
          
            Writing to the Reconfiguration Interface 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		     <span class="shortdesc"> Writing to the reconfiguration interface of the Transceiver			Native PHY IP			core or TX			PLL IP			core changes the data value at a specific			address.</span>		All writes		to		the reconfiguration interface must be		read-modify-writes,		because two or more features may share the same reconfiguration address. When two or more		features share the same reconfiguration address, one feature's data bits are interleaved		with another feature's data bits.</div> 	     <div class="section context" id="nik1398707194096__context_40D3ACCAE92E4C81960905CA0804CEE2">			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707194096__fig_hn2_pm2_zs"><span class="figcap"><span class="enumeration fig-enumeration">Figure 268.&nbsp;</span>Writing to the Reconfiguration Interface</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707194096__image_ygf_qm2_zs" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1439240478779.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="note note" id="nik1398707194096__note_N1005E_N10034_N10031_N10001"><span class="notetitle">Note:</span> You must check for the internal configuration bus arbitration before performing				reconfiguration. Refer to the <cite class="cite">Arbitration</cite> section for more details				about requesting access to and returning control of the internal configuration bus				from PreSICE.</div> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="#nik1398707191068" title="You can define parameters for IP cores by using the IP core-specific parameter editor.">Ports and Parameters</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707196451">
          <h1>
          
            Configuration Files 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract">		     <span class="shortdesc">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver			Native PHY and Transmit PLL IP cores optionally allow you to save the parameters you			specify for the IP instances as configuration files.</span> The configuration file		stores addresses and data values for that specific IP instance.</div>		    <p class="p">The configuration files are generated during IP generation. They are located in			the <span class="ph filepath">&lt;IP instance name&gt;\altera_xcvr_&lt;IP				type&gt;_a10_&lt;quartus version&gt;\synth\reconfig</span> subfolder of the IP			instance. The configuration data is available in the following formats:</p>		    <ul class="ul" id="nik1398707196451__ul_xjc_wp2_lr">			      <li class="li">            <span class="ph uicontrol">SystemVerilog packages</span>: &lt;name&gt;<strong class="ph b">.sv</strong>         </li>			      <li class="li">            <span class="ph uicontrol">C Header files</span>: &lt;name&gt;<strong class="ph b">.h</strong>         </li>			      <li class="li">            <span class="ph uicontrol">Memory Initialization File (MIF)</span>: &lt;name&gt;<strong class="ph b">.mif</strong>         </li>		    </ul>				    <p class="p">Select one or more of the configuration file formats on the <span class="ph uicontrol">Dynamic Reconfiguration</span> tab of the Transceiver Native			PHY or Transmit PLL parameter editor to store the configuration data. All configuration			files generated for a particular IP instance contain the same address and data values.			The contents of the configuration files can be used to reconfigure from one transceiver			/PLL configuration to another.</p>		    <p class="p">You can optionally allow the Native PHY IP core to include PMA Analog settings			in the configuration files by enabling the feature <span class="ph uicontrol">Include				PMA Analog settings in configuration files</span> in the <span class="keyword wintitle">Dynamic Reconfirmation</span> tab of the Transceiver Native PHY			IP Parameter Editor. This feature is disabled by default. Enabling this feature adds the			PMA analog settings specified in the <span class="keyword wintitle">Analog PMA settings				(Optional)</span> tab of the Native PHY IP Parameter Editor to the configuration			files. Even with this option enabled in the Native PHY IP Parameter Editor, you must			still specify Quartus Settings File (QSF) assignments for your analog settings when			compiling your static design. The analog settings selected in the Native PHY IP			Parameter Editor are used only to include these settings and their dependent settings in			the selected configuration files. Refer to the <cite class="cite">Analog Parameter				Settings</cite> chapter for details about QSF assignments for the analog			settings.</p>		    <div class="example"><h2 class="title sectiontitle">SystemVerilog Configuration File</h2>			      			      <pre class="pre codeblock">    26'h008FF04, 	// [25:16]-DPRIO address=0x008;// [15:8]-bit mask=0xFF; // [7:7]- hssi_tx_pcs_pma_interface_pldif_datawidth_mode=pldif_data_10bit(1'h0); // [6:5]-hssi_tx_pcs_pma_interface_tx_pma_data_sel=ten_g_pcs(2'h0); // [4:4]-hssi_tx_pcs_pma_interface_prbs_gen_pat=prbs_gen_dis(1'h0); // [3:0]-hssi_tx_pcs_pma_interface_sq_wave_num=sq_wave_default(4'h4);â¦localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_VALUE = "pldif_data_10bit";localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_OFST = 8;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_OFST = 7;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_HIGH = 7;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_SIZE = 1;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_BITMASK = 	32'h00000080;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_VALMASK = 	32'h00000000;localparam HSSI_TX_PCS_PMA_INTERFACE_PLDIF_DATAWIDTH_MODE_ADDR_FIELD_VALUE = 1'h0;</pre>		    </div>		    <div class="section" id="nik1398707196451__section_EA080B31A9C449A78ECC7CABFF6D63FD">			      <div class="p">The				SystemVerilog				configuration files contain two parts. The first part consists of a data array of				26-bit hexadecimal values. The second part consists of parameter values. For the				data array, each 26-bit hexadecimal value is associated with a comment that				describes the various bit positions. <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707196451__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 263. &nbsp;</span> Mapping of SystemVerilog Configuration File Line</span></span></caption>						            						            						            <thead align="left" class="thead">							              <tr class="row">								                <th class="entry" id="d278884e206" valign="top" width="12.291052114060964%"> Bit Position </th>								                <th class="entry" id="d278884e209" valign="top" width="87.70894788593904%"> Description </th>							              </tr>						            </thead>						            <tbody class="tbody">							              <tr class="row">								                <td class="entry" headers="d278884e206 " valign="top" width="12.291052114060964%"> [25:16] </td>								                <td class="entry" headers="d278884e209 " valign="top" width="87.70894788593904%">DPRIO address. Refer to <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Transceiver									Register Map for details of the address.</td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d278884e206 " valign="top" width="12.291052114060964%"> [15:8] </td>								                <td class="entry" headers="d278884e209 " valign="top" width="87.70894788593904%">The channel or PLL bit mask. The bit mask									exposes the bits that are configured in either the Transceiver									Native PHY or the transmit PLL IP cores. </td>							              </tr>							              <tr class="row">								                <td class="entry" headers="d278884e206 " valign="top" width="12.291052114060964%"> [7:0] </td>								                <td class="entry" headers="d278884e209 " valign="top" width="87.70894788593904%">Feature bit values.</td>							              </tr>						            </tbody>					          </table></div>			      </div>			      <p class="p">For example, a value of 26'h008FF04 represents an address of 0x008 and a bit				mask of 0xFF. The four features that reside at address 0x008 are: </p>			      <ul class="ul" id="nik1398707196451__ul_C8994AAC95564E16993A003D66C7E991">				        <li class="li" id="nik1398707196451__li_006ECA35150345D999E629B2287E502E">               <samp class="ph codeph">hssi_tx_pcs_pma_interface_pldif_datawidth_mode</samp> with a value of					1'h0 </li>				        <li class="li" id="nik1398707196451__li_91C20CF3F36C46B1A1333CD44C5E1BCD">               <samp class="ph codeph">hssi_tx_pcs_pma_interface_tx_pma_data_sel</samp> with a value of 2'h0 </li>				        <li class="li" id="nik1398707196451__li_C98A1807949C48F79BE8677BF8E3DCD0">               <samp class="ph codeph">hssi_tx_pcs_pma_interface_prbs_gen_pat</samp> with a value of 1'h0 </li>				        <li class="li" id="nik1398707196451__li_6B43B5A803874488A9B48088F5C56350">               <samp class="ph codeph">hssi_tx_pcs_pma_interface_sq_wave_num</samp> with a value of 4'h4 </li>			      </ul>			      <p class="p">Writing to bit 7 of address 0x008 changes the <samp class="ph codeph">hssi_tx_pcs_pma_interface_pldif_datawidth_mode</samp> feature.</p>			      <p class="p">The MIF file and C header file are set up similarly to the				SystemVerilog				package file. Multiple transceiver features may reside at the same address. Also, a				single transceiver feature may span across multiple addresses.</p>			      <p class="p">Dynamic reconfiguration requires at least two configurations of the				Transceiver Native PHY IP core or PLL IP core. One configuration defines the base				transceiver or PLL configuration and the other configurations define the modified or				target configurations. Use the IP Parameter Editor to create base and modified				configurations of the Transceiver Native PHY or PLL IP core, according to the				following table. </p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707196451__table_63D871C5F88542CBA5FBF48C466CAA22" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 264. &nbsp;</span>Transceiver Native PHY or PLL IP Parameters (Base and Modified					Configurations)</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d278884e316" valign="top" width="17.647058823529413%"> Native PHY or PLL Instance </th>							              <th class="entry" id="d278884e319" valign="top" width="47.05882352941176%"> Required Parameter Settings </th>							              <th class="entry" id="d278884e322" valign="top" width="35.294117647058826%">Saved In </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d278884e316 " valign="top" width="17.647058823529413%">								                <p class="p">Base Configuration </p>							              </td>							              <td class="entry" headers="d278884e319 " valign="top" width="47.05882352941176%">								                <ul class="ul" id="nik1398707196451__ul_A3B35C03545A41B19D749D871115FB78">									                  <li class="li" id="nik1398707196451__li_25D09BFD6DFF4D23B81FD37F643E95E8">Click <span class="ph menucascade"><span class="ph uicontrol">Interfaces</span> &gt; <span class="ph uicontrol">Transceiver PHY</span> &gt; <span class="ph uicontrol">                                    <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native												PHY</span></span> for the Native PHY IP core. Or, select one of										the supported transmit PLL IP cores under <span class="ph uicontrol">PLL</span>. Enable all options										required for the base configuration, such as data rate, PCS										options, and PMA options. </li>									                  <li class="li" id="nik1398707196451__li_196E4CDF604C410C8DE87FFDA45FB715">Enable all ports to be used by the modified configuration.										For example, if the bitslip feature is not required in the										base configuration, but required in modified configuration,										then you must enable the <samp class="ph codeph">tx_std_bitslipboundarysel</samp>										port. Reconfiguring between Standard PCS,																				Enhanced										PCS,										and PCS Direct requires										that										you turn on <span class="ph uicontrol">Enable											datapath											and interface											reconfiguration</span>.										The <span class="ph uicontrol">Transceiver configuration											rules</span> define the initial mode of the PHY										instance. </li>									                  <li class="li" id="nik1398707196451__li_8B0BE0AD11F74E72A698800142F9C2B9"> On											the<span class="ph uicontrol"> Dynamic											Reconfiguration</span> tab, turn on <span class="ph uicontrol">Enable dynamic											reconfiguration</span> and specify the <span class="ph uicontrol">Configuration Options</span>. </li>								                </ul>								                <p class="p">This flow									requires									that you turn on									<span class="ph uicontrol">Configuration file</span>									option. </p>							              </td>							              <td class="entry" headers="d278884e322 " valign="top" width="35.294117647058826%">								                <ul class="ul" id="nik1398707196451__ul_41F8AEDA83294DE8915D69D87E7491D3">									                  <li class="li" id="nik1398707196451__li_C846A509FCA44D8E89A764F77EB24952">                              <em class="ph i">&lt;Native PHY Base Instance											Name&gt;</em>                              <span class="ph filepath">/reconfig/altera_xcvr_native_a10_reconfig_parameters.sv</span>										contains all										transceiver										register addresses and their bit										value for that transceiver configuration. </li>								                </ul>								                <p class="p">Or </p>								                <ul class="ul" id="nik1398707196451__ul_85DE155AD8384965B952B5950075C3FE">									                  <li class="li" id="nik1398707196451__li_B12993057CDD4B969ACBC65420774DD9">                              <em class="ph i">&lt;PLL Base Instance											Name&gt;</em>                              <span class="ph filepath">/											reconfig/altera_xcvr_&lt;type&gt;_pll_a10_reconfig_parameters.sv										</span>contains all PLL																				register addresses and their bit										value for that PLL configuration. </li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d278884e316 " valign="top" width="17.647058823529413%">								                <p class="p">Modified Configuration </p>							              </td>							              <td class="entry" headers="d278884e319 " valign="top" width="47.05882352941176%">								                <ul class="ul" id="nik1398707196451__ul_BB1F1E3F89204B19AE137F5867672D96">									                  <li class="li" id="nik1398707196451__li_68F8AEB87FAA47BBAF9C5CC2456F81B4">Click <span class="ph menucascade"><span class="ph uicontrol">Interfaces</span> &gt; <span class="ph uicontrol">Transceiver PHY</span> &gt; <span class="ph uicontrol">                                    <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native												PHY</span></span>. Or, select one of the supported transmit PLL										IP cores under <span class="ph uicontrol">PLL</span>.										Enable all options required for the modified configuration,										such as data rate, PCS options, and PMA options. </li>									                  <li class="li" id="nik1398707196451__li_BF302E0F8F8248B8A9260E20D3586832">Enable all ports										that										are used by the modified										configuration.										Reconfiguring										between Standard PCS, Enhanced PCS, and PCS Direct requires											<span class="ph uicontrol">Enable datapath and interface											reconfiguration</span> be enabled. The <span class="ph uicontrol">Transceiver configuration											rules</span> define the mode of the PHY										instance.</li>									                  <li class="li" id="nik1398707196451__li_85513A506B444AF388641030B1E2BCCE"> On											the<span class="ph uicontrol"> Dynamic											Reconfiguration</span> tab, turn on <span class="ph uicontrol">Enable dynamic											reconfiguration</span> and specify the same											<span class="ph uicontrol">Configuration											Options</span> as the base instance. </li>								                </ul>							              </td>							              <td class="entry" headers="d278884e322 " valign="top" width="35.294117647058826%">								                <ul class="ul" id="nik1398707196451__ul_08EEE26455FB43FC8507F2EEF304CF06">									                  <li class="li" id="nik1398707196451__li_563B5F4EEA9946EBB392D6E5475EEA7C">                              <em class="ph i">&lt;Native PHY Modified Instance											Name&gt;</em>                              <span class="ph filepath">/reconfig/altera_xcvr_native_a10_reconfig_parameters.sv</span>										contains all transceiver										register										addresses and their bit value for										that transceiver configuration. </li>								                </ul>								                <p class="p">Or </p>								                <ul class="ul" id="nik1398707196451__ul_1FA6268D65494DDAA84B74507FFCDFD6">									                  <li class="li" id="nik1398707196451__li_B43A5B60BC334EE3B85F3F7D3B8A1DDC">                              <em class="ph i">&lt;PLL Modified Instance											Name&gt;</em>                              <span class="ph filepath">/											reconfig/altera_xcvr_&lt;type&gt;_pll_a10_reconfig_parameters.sv										</span>contains all										PLL										register										addresses										and their bit value for that PLL configuration. </li>								                </ul>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="note note" id="nik1398707196451__note_N10174_N10027_N10001"><span class="notetitle">Note:</span> You can generate the base and modified				configuration files in the same or different folders. If you use the same folder,				each configuration name must be unique. </div>			      <p class="p">            <span class="keyword">Intel</span> recommends following the flow described in				the <em class="ph i">Steps to Perform Dynamic Reconfiguration</em> section when				performing dynamic reconfiguration of either the Native PHY IP core or transmit PLL				IP core. </p>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver				Register Map</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1426891410390">
          <h1>
          
            Multiple Reconfiguration Profiles 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">You can optionally enable multiple configurations or profiles in the      same Native PHY IP      or ATX PLL IP      core Parameter Editor      (or both)      for performing dynamic reconfiguration.</span> This allows the IP    Parameter Editor to create, store, and analyze the parameter settings for multiple    configurations or profiles.</div>      <p class="p">When you enable      the      multiple reconfiguration profiles feature, the Native PHY      IP Core,      ATX      PLL IP      core,      or both can generate configuration files for all the profiles in the format      desired (SystemVerilog package, MIF, or C header file). The configuration files are located in      the <span class="ph filepath">&lt;IP instance name&gt;\altera_xcvr_&lt;IP        type&gt;_a10_&lt;quartus version&gt;\synth\reconfig</span> subfolder of the IP instance      with the configuration profile index added to the filename. For example, the configuration      file for Profile 0 is stored as <span class="ph filepath">&lt;filename_CFG0.sv&gt;</span>.      The <span class="keyword">               Intel<sup>Â®</sup>                Quartus<sup>Â®</sup> Prime</span>         <span class="keyword">Timing Analyzer</span> Timing Analyzer includes the necessary      timing paths for all the configurations based on initial and target profiles. You can also      generate reduced configuration files that contain only the attributes that differ between the      multiple configured profiles. You can create up to eight reconfiguration profiles (Profile 0      to Profile 7) at a time for each instance of the Native PHY/ATX PLL IP core.</p>      <p class="p">You can optionally allow the Native PHY IP core to include PMA Analog      settings in the configuration files by enabling the feature <span class="ph uicontrol">Include        PMA Analog settings in configuration files</span> in the <span class="keyword wintitle">Dynamic Reconfiguration</span> tab of the Transceiver Native PHY IP Parameter Editor.      This feature is disabled by default. Enabling this feature adds the PMA analog settings      specified in the <span class="keyword wintitle">Analog PMA settings (Optional)</span> tab of      the Native PHY IP Parameter Editor to the configuration files. Even with this option enabled      in the Native PHY IP Parameter Editor, you must still specify QSF assignments for your analog      settings when compiling your static design. The analog settings selected in the Native PHY IP      Parameter Editor are used only to include these settings and their dependent settings in the      selected configuration files. Refer to the <cite class="cite">Analog Parameter        Settings</cite> chapter for details about QSF assignments for the analog settings.</p>      <p class="p">Refer to <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite> for a complete list of steps      to perform dynamic reconfiguration using the IP guided reconfiguration flow with multiple      reconfiguration profiles enabled.</p>      <p class="p">The Quartus Prime <span class="keyword">Timing Analyzer</span>      only      includes      the necessary PCS timing paths for all the profiles. To perform a PMA reconfiguration such as      TX PLL switching, CGB divider switching, or reference clock switching, you must use the flow      described in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>. Refer to        <cite class="cite">Timing Closure Recommendations</cite> for more details about enabling      multiple profiles and running timing analyses.</p>      <p class="p">You can use the multiple reconfiguration profiles feature without using the      embedded reconfiguration streamer feature. When using the multiple reconfiguration profiles      feature by itself, you must write the user logic to reconfigure all the entries that are      different between the profiles while moving from one profile to another.</p>      <div class="note note" id="mta1426891410390__note_N10039_N10019_N10001"><span class="notetitle">Note:</span> You must ensure that none of the profiles      in the Native PHY IP and ATX PLL IP Parameter Editor gives error messages, or      else      IP      generation      fails.      The Native PHY IP core and ATX PLL IP only validates the current active profile dynamically.      For example, if you store a profile with error messages in the Native PHY IP or ATX PLL IP      Parameter Editor and load another profile without any error messages, the error messages      disappear in      the IP. You      are      then allowed to      generate the IP, but the generation      fails.</div>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1415328696727" title="Intel recommends that you enable the multiple reconfiguration profiles feature in the Native PHY IP core if any of the modified or target configurations involve changes to PCS settings.">Timing Closure Recommendations</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1427241875843">
          <h1>
          
            Embedded Reconfiguration Streamer 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">		    <div class="shortdesc">You can optionally enable the embedded reconfiguration streamer in the			Native PHY			IP			core, ATX PLL IP			core,			or both to automate the reconfiguration operation.</div>		    <p class="p">The embedded reconfiguration streamer is a feature block that can perform Avalon-MM			transactions to access channel/ATX PLL configuration registers in the transceiver.</p>		    <p class="p">When you enable the embedded streamer, the Native PHY/ATX PLL IP cores			embed			the reconfiguration profiles and reconfiguration control logic in the IP files.</p>	  </div>		    <div class="section" id="mta1427241875843__section_N10019_N10016_N10001">			      <p class="p">For the ATX PLL IP, you can control the embedded streamer block through the				reconfiguration interface. Control and status signals of the streamer block are				memory mapped in the PLLâs soft control and status registers.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1427241875843__table_hm1_wgd_3v" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 265. &nbsp;</span>Control and Status Register Memory Map for Embedded					Reconfiguration Streamer in ATX PLL IP</span></span></caption>					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d279857e172" valign="top" width="11.826697892271664%">Reconfiguration Address (hex)</th>							              <th class="entry" id="d279857e175" valign="top" width="12.06088992974239%">Reconfiguration Bit</th>							              <th class="entry" id="d279857e178" valign="top" width="11.7096018735363%">Attribute Name</th>							              <th class="entry" id="d279857e181" valign="top" width="11.7096018735363%">Attribute Description</th>							              <th class="entry" id="d279857e184" valign="top" width="11.7096018735363%">Bit Encoding</th>							              <th class="entry" id="d279857e188" valign="top" width="17.564402810304454%">Transceiver Block</th>							              <th class="entry" id="d279857e191" valign="top" width="23.4192037470726%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d279857e172 " rowspan="2" valign="top" width="11.826697892271664%">340</td>							              <td class="entry" headers="d279857e175 " valign="top" width="12.06088992974239%">7</td>							              <td class="entry" headers="d279857e178 " valign="top" width="11.7096018735363%">cfg_load</td>							              <td class="entry" headers="d279857e181 " valign="top" width="11.7096018735363%">Start streaming</td>							              <td class="entry" headers="d279857e184 " valign="top" width="11.7096018735363%">1'b1</td>							              <td class="entry" headers="d279857e188 " valign="top" width="17.564402810304454%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e191 " valign="top" width="23.4192037470726%">Set to 1'b1 to initiate streaming, self-clearing								bit</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d279857e175 " valign="top" width="12.06088992974239%">[2:0]</td>							              <td class="entry" headers="d279857e178 " valign="top" width="11.7096018735363%">cfg_sel</td>							              <td class="entry" headers="d279857e181 " valign="top" width="11.7096018735363%">Configuration profile select</td>							              <td class="entry" headers="d279857e184 " valign="top" width="11.7096018735363%">Direct mapped</td>							              <td class="entry" headers="d279857e188 " valign="top" width="17.564402810304454%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e191 " valign="top" width="23.4192037470726%">Binary encoding of the configuration Profile to								stream</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d279857e172 " valign="top" width="11.826697892271664%">341</td>							              <td class="entry" headers="d279857e175 " valign="top" width="12.06088992974239%">0</td>							              <td class="entry" headers="d279857e178 " valign="top" width="11.7096018735363%">rcfg_busy</td>							              <td class="entry" headers="d279857e181 " valign="top" width="11.7096018735363%">Busy Status bit</td>							              <td class="entry" headers="d279857e184 " valign="top" width="11.7096018735363%">1'b1</td>							              <td class="entry" headers="d279857e188 " valign="top" width="17.564402810304454%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e191 " valign="top" width="23.4192037470726%">Bit is set to: <ul class="ul" id="mta1427241875843__ul_es1_wgd_3v">									                  <li class="li">                              <strong class="ph b">1'b1</strong>âstreaming is in										progress</li>									                  <li class="li">                              <strong class="ph b">1'b0</strong>âstreaming is										complete</li>								                </ul>                     </td>						            </tr>					          </tbody>				        </table></div>			      <div class="note note" id="mta1427241875843__note_N10114_N1001C_N10019_N10001"><span class="notetitle">Note:</span> The soft control and status registers at x340 and x341 are enabled when you enable				the embedded reconfiguration streamer in the ATX PLL IP core.</div>			      <p class="p">Refer to <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite> for a complete list of				steps to perform dynamic reconfiguration using the IP guided reconfiguration flow				with embedded streamer enabled. To perform a reference clock switching, use the				reconfiguration flow for special cases described in <cite class="cite">Steps to Perform Dynamic					Reconfiguration</cite>.</p>			      <p class="p">For the Native PHY IP, you can control the embedded streamer block				through the reconfiguration interface. Control and status signals of the streamer				block are memory mapped in the PHYâs soft control and status registers. These				embedded reconfiguration control and status registers are replicated for each				channel. You cannot merge reconfiguration interfaces across multiple IP cores when				the embedded reconfiguration streamer is enabled because the embedded				reconfiguration streamer makes use of soft logic for control and status				registers.</p>			      <p class="p">You can optionally allow the Native PHY IP core to include PMA Analog settings				in the configuration files by enabling the feature <span class="ph uicontrol">Include PMA Analog settings in configuration files</span> in the <span class="keyword wintitle">Dynamic Reconfirmation</span> tab of the Transceiver Native				PHY IP Parameter Editor. This feature is disabled by default. Enabling this feature				adds the PMA analog settings specified in the <span class="keyword wintitle">Analog PMA					settings (Optional)</span> tab of the Native PHY IP Parameter Editor to the				configuration files. Even with this option enabled in the Native PHY IP Parameter				Editor, you must still specify QSF assignments for your analog settings when				compiling your static design. The analog settings selected in the Native PHY IP				Parameter Editor are used only to include these settings and their dependent				settings in the selected configuration files. For details about QSF assignments for				the analog settings, refer to the <cite class="cite">Analog Parameter					Settings</cite> chapter.</p>			      <p class="p">For example, if the Native PHY IP core has four channelsâlogical channel 0 to				logical channel 3âand you want to reconfigure logical channel 3 using the embedded				reconfiguration streamer, you must write to the control register of logical channel				3 using the reconfiguration interface with the appropriate bit settings.</p>			      <div class="note note" id="mta1427241875843__note_N10030_N10019_N10016_N10001"><span class="notetitle">Note:</span> The soft control and status registers				at x340 and x341 are enabled when you enable the embedded reconfiguration streamer				in the Native PHY IP core.</div>			      <p class="p">Refer to <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite> for a complete list of				steps to perform dynamic reconfiguration using the IP guided reconfiguration flow				with embedded streamer  enabled. To perform  a PMA reconfiguration such as TX PLL				switching, CGB divider switching, or reference clock switching, use the				reconfiguration flow for special cases described in <cite class="cite">Steps to Perform Dynamic					Reconfiguration</cite>.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1427241875843__table_g1s_yr3_mr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 266. &nbsp;</span>Control and Status Register Memory Map for Embedded Reconfiguration					Streamer in Native PHY IP</span></span></caption>					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d279857e360" valign="top" width="11.76470588235294%">Reconfiguration Address (hex)</th>							              <th class="entry" id="d279857e363" valign="top" width="11.76470588235294%">Reconfiguration Bit</th>							              <th class="entry" id="d279857e366" valign="top" width="11.76470588235294%">Attribute Name</th>							              <th class="entry" id="d279857e369" valign="top" width="11.76470588235294%">Attribute Description</th>							              <th class="entry" id="d279857e372" valign="top" width="11.76470588235294%">Bit Encoding</th>							              <th class="entry" id="d279857e376" valign="top" width="17.647058823529413%">Transceiver Block</th>							              <th class="entry" id="d279857e379" valign="top" width="23.52941176470588%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d279857e360 " rowspan="3" valign="top" width="11.76470588235294%">340</td>							              <td class="entry" headers="d279857e363 " valign="top" width="11.76470588235294%">7</td>							              <td class="entry" headers="d279857e366 " valign="top" width="11.76470588235294%">cfg_load</td>							              <td class="entry" headers="d279857e369 " valign="top" width="11.76470588235294%">Start streaming</td>							              <td class="entry" headers="d279857e372 " valign="top" width="11.76470588235294%">1'b1</td>							              <td class="entry" headers="d279857e376 " valign="top" width="17.647058823529413%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e379 " valign="top" width="23.52941176470588%">Set to 1'b1 to initiate streaming, self-clearing								bit</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d279857e363 " valign="top" width="11.76470588235294%">6</td>							              <td class="entry" headers="d279857e366 " valign="top" width="11.76470588235294%">bcast_en</td>							              <td class="entry" headers="d279857e369 " valign="top" width="11.76470588235294%">Broadcast enable</td>							              <td class="entry" headers="d279857e372 " valign="top" width="11.76470588235294%">1'b1</td>							              <td class="entry" headers="d279857e376 " valign="top" width="17.647058823529413%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e379 " valign="top" width="23.52941176470588%">Set to 1'b1 to broadcast the same profile to all								the channels</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d279857e363 " valign="top" width="11.76470588235294%">[2:0]</td>							              <td class="entry" headers="d279857e366 " valign="top" width="11.76470588235294%">cfg_sel</td>							              <td class="entry" headers="d279857e369 " valign="top" width="11.76470588235294%">Configuration profile select</td>							              <td class="entry" headers="d279857e372 " valign="top" width="11.76470588235294%">Direct mapped</td>							              <td class="entry" headers="d279857e376 " valign="top" width="17.647058823529413%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e379 " valign="top" width="23.52941176470588%">Binary encoding of the configuration Profile to								stream</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d279857e360 " valign="top" width="11.76470588235294%">341</td>							              <td class="entry" headers="d279857e363 " valign="top" width="11.76470588235294%">0</td>							              <td class="entry" headers="d279857e366 " valign="top" width="11.76470588235294%">rcfg_busy</td>							              <td class="entry" headers="d279857e369 " valign="top" width="11.76470588235294%">Busy Status bit</td>							              <td class="entry" headers="d279857e372 " valign="top" width="11.76470588235294%">1'b1</td>							              <td class="entry" headers="d279857e376 " valign="top" width="17.647058823529413%">Embedded Reconfiguration Streamer</td>							              <td class="entry" headers="d279857e379 " valign="top" width="23.52941176470588%">Bit is set to: <ul class="ul" id="mta1427241875843__ul_q4d_ht3_mr">									                  <li class="li">                              <strong class="ph b">1'b1</strong>âstreaming is in										progress</li>									                  <li class="li">                              <strong class="ph b">1'b0</strong>âstreaming is										complete</li>								                </ul>                     </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">You can write to the address 0x340 at the same time to start the streaming,				enable broadcasting, and select the profile to be streamed. Different requests to				multiple channels can be made simultaneously by writing to the addresses of the				desired channels through the user reconfiguration interface (shared or independent).				The <samp class="ph codeph">reconfig_waitrequest</samp> signal				remains				asserted after the reconfiguration streaming is complete.</p>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1428290708115">
          <h1>
          
            Arbitration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1428290708115__fig_ill_fq3_mr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 269.&nbsp;</span>            <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> ATX PLL with        Embedded Streamer</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="mta1428290708115__image_hvj_3q3_mr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1427242115187.svg" type="image/svg+xml"></embed>      </div></div>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1428290708115__fig_axy_3f2_3v"><span class="figcap"><span class="enumeration fig-enumeration">Figure 270.&nbsp;</span>            <span xmlns="" class="keyword">               Arria<sup>Â®</sup> 10 </span> Native PHY with        Embedded Streamer</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="mta1428290708115__image_uw2_hf2_3v" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/pra1458081259383.svg" type="image/svg+xml"></embed>      </div></div>      <p class="p">In <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices, there are two      levels of arbitration:</p>      <ul class="ul" id="mta1428290708115__ul_lmc_ff3_1t">         <li class="li">Reconfiguration interface arbitration with the PreSICE calibration          engine<p class="p">When you have control over the internal configuration bus, refer          to the second level of arbitration: Arbitration between multiple masters within the Native          PHY/PLL IPs.</p>            <p class="p">For more details about arbitration between the          reconfiguration interface and PreSICE, refer to the <cite class="cite">Calibration</cite> chapter.</p>         </li>         <li class="li">Arbitration between multiple masters within the Native PHY/PLL IPs<p class="p">Below are the feature blocks that can access the programmable registers:          </p>            <ul class="ul" id="mta1428290708115__ul_cgc_qxl_5s">               <li class="li">Embedded reconfiguration streamer (Available in the Native PHY and            ATX PLL IPs only)</li>               <li class="li">ADME</li>               <li class="li">User reconfiguration logic connected to the reconfiguration            interface</li>            </ul>            <p class="p">When the internal configuration bus is not owned by the PreSICE,          which feature block has access depends on which of them are enabled.</p>            <p class="p">These feature blocks arbitrate for control over the programmable space of          each transceiver channel/PLL. Each of these feature blocks can request access to the          programmable registers of a channel/PLL by performing a read or write operation to that          channel/PLL. For any of these feature blocks to be used, you must first have control over          the internal configuration bus. You must ensure that these feature blocks have completed          all the read/write operations before you return the bus access to PreSICE.</p>            <p class="p">The embedded reconfiguration streamer has the highest priority, followed          by the reconfiguration interface, followed by the ADME. When two feature blocks are trying          to access the same transceiver channel on the same clock cycle, the feature block with the          highest priority is given access. The only exception is when a lower-priority feature          block is in the middle of a read/write operation and a higher-priority feature block tries          to access the same channel. In this case, the higher priority feature block is made to          wait until the lower priority feature block has finished the read/write          operation.</p>            <div class="note note" id="mta1428290708115__note_N10069_N10066_N1003F_N10029_N1000F_N10001"><span class="notetitle">Note:</span>                <p class="p">When you enable ADME in your design, you must</p>               <ul class="ul" id="mta1428290708115__ul_utk_nhw_hv">                  <li class="li">connect an Avalon-MM master to the reconfiguration interface </li>                  <li class="li">OR connect the <samp class="ph codeph">reconfig_clock</samp>,<samp class="ph codeph">reconfig_reset </samp> signals              and ground the <samp class="ph codeph">reconfig_write</samp>, <samp class="ph codeph">reconfig_read</samp>, <samp class="ph codeph">reconfig_address</samp> and <samp class="ph codeph">reconfig_writedata</samp>              signals of the reconfiguration interface. If the reconfiguration interface signals are              not connected appropriately, there              is              no clock or reset for the              ADME,              and the              ADME              does              not function as              expected.</li>               </ul>            </div>         </li>      </ul>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver        Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1438038524586">
          <h1>
          
            Recommendations for Dynamic Reconfiguration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1438038524586__section_N10012_N1000F_N10001"><h2 class="title sectiontitle">Recommendations for TX PLLs</h2>			      			      <p class="p">            <span class="keyword">Intel</span> recommends you control <samp class="ph codeph">pll_powerdown</samp> for the fPLL through the soft registers in the following				cases:</p>			      <ul class="ul" id="mta1438038524586__ul_npq_2kh_vs">				        <li class="li">Reconfiguring fPLL from integer mode to fractional mode</li>				        <li class="li">Reconfiguring fPLL within fractional mode from one rate to another</li>			      </ul>			      <p class="p">For all other reconfiguration scenarios, do not hold the PLL in reset before				and during reconfiguration.</p>			      <p class="p">When reconfiguring across data rates or protocol modes, <span class="keyword">Intel</span> recommends that you hold the channel transmitter (analog				and digital) associated with the PLL in reset during reconfiguration and				recalibration of the PLL.You can use the <samp class="ph codeph">tx_digitalreset</samp>, <samp class="ph codeph">rx_digitalreset</samp>,					<samp class="ph codeph">tx_analogreset</samp>, and <samp class="ph codeph">rx_analogreset</samp> ports or use the channel soft register for digital and				analog resets. For details about placing the channel in analog reset, refer to the				"Model 1: Default Model" and "Model 2: Acknowledgment Model" sections of the <cite class="cite">Resetting Transceiver Channels</cite> chapter.</p>			      <div class="note note" id="mta1438038524586__note_N10061_N10012_N1000F_N10001"><span class="notetitle">Note:</span> If you need to reconfigure the ATX PLL, use TX PLL switching mode or use local				clock divider to achieve new data rate to avoid recalibrating the ATX PLL. Refer to				"ATX PLL Usage Guideline" in the "PLLs and Clock Networks" chapter for more				details.</div>		    </div>		    <div class="section" id="mta1438038524586__section_N10011_N1000E_N10001"><h2 class="title sectiontitle">Recommendations for Channels</h2>			      			      <ul class="ul" id="mta1438038524586__ul_rrk_1kh_vs">				        <li class="li">When reconfiguring across data rates or protocol modes, <span class="keyword">Intel</span> recommends that you hold the channel transmitter					(analog and digital) in reset during reconfiguration and recalibration of the					channel transmitter. You can use the <samp class="ph codeph">tx_digitalreset</samp>, <samp class="ph codeph">rx_digitalreset</samp>,						<samp class="ph codeph">tx_analogreset</samp>, and <samp class="ph codeph">rx_analogreset</samp> ports or use the channel soft register for digital					and analog resets. For details about placing the channel in analog reset, refer					to the "Model 1: Default Model" and "Model 2: Acknowledgment Model" sections of					the <cite class="cite">Resetting Transceiver Channels</cite> chapter.</li>				        <li class="li">When reconfiguring across data rates or protocol modes, <span class="keyword">Intel</span> recommends that you hold the channel receiver (analog					and digital) in reset during reconfiguration and recalibration of the channel					receiver. You can use the <samp class="ph codeph">tx_digitalreset</samp>,						<samp class="ph codeph">rx_digitalreset</samp>, <samp class="ph codeph">tx_analogreset</samp>, and <samp class="ph codeph">rx_analogreset</samp> ports or use the channel soft register for digital					and analog resets. For details about placing the channel in analog reset, refer					to the "Model 1: Default Model" and "Model 2: Acknowledgment Model" sections of					the <cite class="cite">Resetting Transceiver Channels</cite> chapter.</li>				        <li class="li">When performing reconfiguration on channels not involving data rate or					protocol mode change, <span class="keyword">Intel</span> recommends that you hold					the channel transmitter (digital only) in reset during reconfiguration.</li>				        <li class="li">When performing reconfiguration on channels not involving data rate or					protocol mode change, <span class="keyword">Intel</span> recommends that you hold					the channel receiver (digital only) in reset during reconfiguration.</li>			      </ul>			      <p class="p">Refer to the <cite class="cite">               <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Register Map</cite> for detailed				information about the soft registers for PLL powerdown.</p>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1444888889893">Model 1: Default Model</a></div><div><a class="link" href="#mta1444889026739">Model 2: Acknowledgment Model</a></div><div><a class="link" href="#nik1398707028177">PLLs and Clock Networks</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver				Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1427245043738">
          <h1>
          
            Steps to Perform Dynamic Reconfiguration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">You can dynamically reconfigure blocks in the transceiver channel or PLL through			the reconfiguration interface.</span>	  </div>		    <div class="section" id="mta1427245043738__section_N1001C_N10019_N10001">			      <p class="p">The following procedure shows the steps required to reconfigure the				channel and PLL blocks.</p>			      <ol class="ol" id="mta1427245043738__ol_fyn_33z_kt">				        <li class="li">Enable dynamic reconfiguration in the IP.</li>				        <li class="li">Enable the desired configuration file formats in the IP.</li>				        <li class="li">Enable the desired dynamic reconfiguration features (such as multiple					reconfiguration profiles, including PMA analog settings in configuration files)					or feature blocks (such as embedded reconfiguration streamer and ADME).</li>				        <li class="li">If you are using:<ul class="ul" id="mta1427245043738__ul_bgh_v3z_kt">						            <li class="li">Direct reconfiguration flowâRefer to the register map for feature							address and valid value of write data for the feature.</li>						            <li class="li">IP guided reconfiguration flowâNote the settings of the base configuration							and generate the corresponding configuration files. Note the settings of							the modified configuration and generate the corresponding configuration							files. Find out the differences in settings between the base and							modified configurations.</li>						            <li class="li">IP guided reconfiguration flow using multiple profilesâCreate and store							the parameter settings between the various configurations or profiles							using configuration files. Find out the differences in settings between							the various configurations or profiles using configuration files.</li>						            <li class="li">IP guided reconfiguration flow using the embedded streamerâRefer to the							control and status register map of the embedded reconfiguration streamer							to stream the desired profile settings.</li>						            <li class="li">Reconfiguration flow for special casesâRefer to the lookup registers to be							accessed for each special case, such as TX PLL switching, TX PLL							reference clock switching, and RX CDR reference clock switching.</li>					          </ul>            </li>				        <li class="li">Place the channels in digital reset either simultaneously or one after					another. For details about placing the channel in reset, refer to "Model 1:					Default Model" and "Model 2: Acknowledgment Model" in the <cite class="cite">Resetting Transceiver Channels</cite> chapter.<p class="p">If you						are reconfiguring: </p>               <ul class="ul" id="mta1427245043738__ul_vlp_jk1_lt">						            <li class="li">PLLsâPlace the channel transmitter associated with the							PLL in reset (digital).</li>						            <li class="li">TX simplex channelsâPlace the TX channels being							reconfigured in reset (digital).</li>						            <li class="li">RX simplex channelsâPlace the RX channels being							reconfigured in reset (digital).</li>						            <li class="li">Duplex channelsâPlace the channel TX and RX being							reconfigured in reset (digital).</li>					          </ul>            </li>				        <li class="li">If you are reconfiguring across data rates or protocol modes or					enabling/disabling PRBS, place the channels in analog reset. For details about					placing the channel in analog reset, refer to "Model 1: Default Model" and					"Model 2: Acknowledgment Model" in the <cite class="cite">Resetting						Transceiver Channels</cite> chapter. <p class="p">If you are						reconfiguring:</p>               <ul class="ul" id="mta1427245043738__ul_hfz_hhz_pt">						            <li class="li">PLLsâPlace the channel transmitter associated with the							PLL in reset (analog).</li>						            <li class="li">TX simplex channelsâPlace the TX channels being							reconfigured in reset (analog).</li>						            <li class="li">RX simplex channelsâPlace the RX channels being							reconfigured in reset (analog).</li>						            <li class="li">Duplex channelsâPlace the channel TX and RX being							reconfigured in reset (analog).</li>					          </ul>            </li>				        <li class="li">Check for internal configuration bus arbitration. If PreSICE has control,					request bus arbitration, otherwise go to the next step. For more details, refer					to the "Arbitration" section.</li>				        <li class="li">Perform the necessary reconfiguration using the flow described in the following						sections:<ul class="ul" id="mta1427245043738__ul_c41_cp1_lt">						            <li class="li">                     <cite class="cite">Direct Reconfiguration Flow</cite>                  </li>						            <li class="li">                     <cite class="cite">Native PHY or PLL IP Guided Reconfiguration Flow</cite>                  </li>						            <li class="li">                     <cite class="cite">Reconfiguration Flow for Special Cases</cite>                  </li>					          </ul>            </li>				        <li class="li">Perform all necessary reconfiguration. If reconfiguration involved data					rate or protocol mode changes, then you may have to reconfigure the PMA analog					parameters of the channels. Refer to the <cite class="cite">Changing PMA						Analog Parameters</cite> section for more details.</li>				        <li class="li">If reconfiguration involved data rate or protocol mode change, then request					recalibration and wait for the calibration to complete. Calibration is complete					when <samp class="ph codeph">*_cal_busy</samp> is deasserted. For more					details about calibration registers and the steps to perform recalibration,					refer to the <cite class="cite">Calibration</cite> chapter.<p class="p"> If you						reconfigured:</p>               <ul class="ul" id="mta1427245043738__ul_rlz_rs1_lt">						            <li class="li">PLL for data rate changeâyou must recalibrate the PLL							and the channel TX.</li>						            <li class="li">TX simplex channel for data rate changeâyou must							recalibrate the channel TX.</li>						            <li class="li">RX simplex channel for data rate changeâyou must							recalibrate the channel RX.</li>						            <li class="li">Duplex channel for data rate changeâyou must							recalibrate the channel TX and RX.</li>					          </ul>            </li>				        <li class="li">Release the channel analog resets. For details about placing the channel in					reset, refer to "Model 1: Default Model" and "Model 2: Acknowledgment Model" in					the <cite class="cite">Resetting Transceiver Channels</cite> chapter.<p class="p"> If you reconfigured:</p>               <ul class="ul" id="mta1427245043738__ul_fvd_njz_pt">						            <li class="li">PLLsâRelease the reset (analog) of the channel							transmitters associated with the PLL reconfigured.</li>						            <li class="li">TX simplex channelsâRelease the reset (analog) of the							TX channels reconfigured.</li>						            <li class="li">RX simplex channelsâRelease the reset (analog) of the							RX channels reconfigured.</li>						            <li class="li">Duplex channelsâRelease the reset (analog) of the TX							and RX channels reconfigured. </li>					          </ul>            </li>				        <li class="li">Release the channel digital resets either simultaneously or one after					another. For details about releasing the channel resets, refer to "Model 1:					Default Model" and "Model 2: Acknowledgment Model" in the <cite class="cite">Resetting Transceiver Channels</cite> chapter. (The figures in these					sections are for analog resets, but they also contain timing information about					digital resets.)<p class="p">If you reconfigured:</p>               <ul class="ul" id="mta1427245043738__ul_snl_dlz_pt">						            <li class="li">PLLsâRelease the reset (digital) of the channel							transmitters associated with the PLL reconfigured.</li>						            <li class="li">TX simplex channelsâRelease the reset (digital) of the							TX channels reconfigured.</li>						            <li class="li">RX simplex channelsâRelease the reset (digital) of the							RX channels reconfigured.</li>						            <li class="li">Duplex channelsâRelease the reset (digital) of the TX							and RX channels reconfigured.</li>					          </ul>            </li>			      </ol>			      <div class="note note" id="mta1427245043738__note_N1018B_N1001C_N10019_N10001"><span class="notetitle">Note:</span> You cannot merge multiple				reconfiguration interfaces across multiple IP blocks (merging independent instances				of simplex TX/RX into the same physical location or merging separate CMU PLL and TX				channel into the same physical location) when you use the optional reconfiguration				logic soft control registers.</div>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="#mta1444888889893">Model 1: Default Model</a></div><div><a class="link" href="#mta1444889026739">Model 2: Acknowledgment Model</a></div><div><a class="link" href="#mta1427321328249">Direct Reconfiguration Flow</a></div><div><a class="link" href="#mta1427322198457" title="Use the Native PHY IP core or PLL IP core guided reconfiguration flow to perform dynamic reconfiguration when you need to change multiple parameters or parameters in multiple addresses for the transceiver channel or PLL.">Native PHY IP or PLL IP Core Guided Reconfiguration Flow</a></div><div><a class="link" href="#mta1427326451966" title="Dynamic reconfiguration can be performed on logical operations such as switching between multiple transmit PLLs or multiple reference clocks.">Reconfiguration Flow for Special Cases</a></div><div><a class="link" href="#nik1398707198916" title="You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.">Changing PMA Analog Parameters</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver				Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1427321328249">
          <h1>
          
            Direct Reconfiguration Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">Use this flow to perform dynamic reconfiguration when you know exactly which      parameter and value to change for the transceiver channel or PLL. You can use this flow to      change the PMA analog settings, enable/disable PRBS generator, and checker hard blocks of the      transceiver channel.</p>      <p class="p">To perform dynamic reconfiguration using direct reconfiguration flow:</p>      <ol class="ol" id="mta1427321328249__ol_hgk_m51_lt">         <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic          Reconfiguration</cite>.</li>         <li class="li">Read from the desired feature address.</li>         <li class="li">Perform a read-modify-write to feature address with a valid value.</li>         <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic          Reconfiguration</cite>.</li>      </ol>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1398707198916" title="You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.">Changing PMA Analog Parameters</a></div><div><a class="link" href="#nik1398707199337" title="The Arria 10 transceivers contain hardened data generators and checkers to provide a simple and easy way to verify and characterize high speed links. Hardening the data generators and verifiers saves FPGA fabric logic resources. The pattern generator block supports the following patterns:">Using Data Pattern Generators and Checkers</a></div><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver        Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1427322198457">
          <h1>
          
            Native PHY IP or PLL IP Core Guided Reconfiguration Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">Use the Native PHY IP core or PLL IP core guided reconfiguration			flow to perform dynamic reconfiguration when you need to change multiple parameters or			parameters in multiple addresses for the transceiver channel or PLL.</span> You can		use this flow to change data rates, change clock divider values, or switch from one PCS		datapath to another. You must generate the required configuration files for the base and		modified Transceiver Native PHY IP core or PLL IP core configurations. </div>		    <div class="section" id="mta1427322198457__section_N10019_N10016_N10001">			      <p class="p">The configuration files contain addresses and bit values of the corresponding				configuration. Compare the differences between the base and modified configuration				files. The differences between these files indicate the addresses and bit values				that must change to switch from one configuration to another. Perform				read-modify-writes for the bit values that are different from the base configuration				to obtain the modified configuration.</p>			      <p class="p">To perform dynamic reconfiguration using the IP Guided Reconfiguration Flow:</p>			      <ol class="ol" id="mta1427322198457__ol_mgj_mw5_vr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to all addresses and bit values that are different					from the base configuration.</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1427322198457__note_N10042_N1001C_N10019_N10001"><span class="notetitle">Note:</span> If reconfiguration involved data				rate or protocol mode changes, you may need to reconfigure the PMA analog parameters				of the channels. Refer to the <cite class="cite">Changing PMA Analog Parameters</cite> section				for more details.</div>			      <p class="p">The bit values that must be changed to obtain the new configuration may span				across multiple addresses, such as when switching between Standard, Enhanced, and				PCS Direct data paths. It is difficult to manually compare these values for the base				and modified configurations and then build logic to stream the different values in				the modified configuration. You can use the multiple profiles feature of the Native				PHY/ATX PLL IP cores to store the parameter settings (MIF configuration file) to				memory. With the configuration content saved, you can read from the memory and write				the content to the target channel for reconfiguration. Optionally, you can also use				the embedded reconfiguration streamer feature of the Native PHY/ATX PLL IP cores,				which includes the logic to store the individual profile information and logic to				perform streaming. Using the embedded reconfiguration streamer, you can reduce the				number of read-modify-write operations to obtain the modified configuration.</p>			      <p class="p">To perform dynamic reconfiguration using the Embedded Reconfiguration				Streamer:</p>			      <ol class="ol" id="mta1427322198457__ol_mdy_qjp_mr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x340 with the desired profile select,					broadcast bit (applicable for Native PHY only), and configuration load bit set					accordingly. For example, to stream profile 1 to a channel, perform a					read-modify-write to bits x340[2:0] with 3âb001, bit x340[6] with 1âb0 to					disable broadcasting, and bit x340[7] with 1âb1 to initiate streaming.</li>				        <li class="li">Poll the streamer busy bit at address x341 (x341[0]) at regular					intervals. When the busy bit is 1âb0, the reconfiguration is complete.</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1427322198457__note_N10077_N1001C_N10019_N10001"><span class="notetitle">Note:</span> If reconfiguration involved data rate or protocol mode changes,				you may need to reconfigure the PMA analog parameters of the channels. Refer to the					<cite class="cite">Changing PMA Analog Parameters</cite> section for more details.</div>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1427322198457__fig_ns2_wjp_mr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 271.&nbsp;</span>Timing Diagram for Embedded Streamer Reconfiguration</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1427322198457__image_p2t_zgc_wr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430255834303.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="#nik1398707198916" title="You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.">Changing PMA Analog Parameters</a></div><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1427326451966">
          <h1>
          
            Reconfiguration Flow for Special Cases 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">Dynamic reconfiguration can be performed on logical operations such as      switching between multiple transmit PLLs or multiple reference clocks.</span> In these    cases, configuration files alone cannot be used. Configuration files are generated during IP    generation and do not contain information on the placement of PLLs or reference    clocks.</div>      <p class="p">To perform dynamic reconfiguration on logical operations, you must use lookup registers that      contain information about logical index to physical index mapping. Lookup registers are      read-only registers. Use these lookup registers to perform a read-modify-write to the      selection MUXes to switch between PLLs or reference clocks.</p>      <p class="p">To perform dynamic reconfiguration using reconfiguration flow for special cases: </p>      <ol class="ol" id="mta1427326451966__ol_mgj_mw5_vr">         <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic          Reconfiguration</cite>.</li>         <li class="li">Read from the desired lookup register. Refer to the <cite class="cite">Switching Transmitter PLL</cite>        and <cite class="cite">Switching Reference Clocks</cite> sections for information about lookup        registers.</li>         <li class="li">Perform Logical Encoding (only required for Transmitter PLL switching).</li>         <li class="li">Perform read-modify-write to the required feature address with the desired/encoded        value.</li>         <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic          Reconfiguration</cite>.</li>      </ol>  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1398707196795" title="Dynamically switching data rates increases system flexibility to support multiple protocols. You can change the transceiver channel data rate by switching from one transmit PLL to another.">Switching Transmitter PLL</a></div><div><a class="link" href="#nik1398707197200" title="You can dynamically switch the input clock source for the ATX PLL, the fPLL, the CDR, and the CMU.">Switching Reference Clocks</a></div><div><a class="link" href="#nik1398706951368" title="To ensure that transceiver channels are ready to transmit and receive data, you must properly reset the transceiver PHY. Intel recommends a reset sequence that ensures the physical coding sublayer (PCS) and physical medium attachment (PMA) in each transceiver channel initialize and function correctly.">Resetting Transceiver Channels</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707196795">
          <h1>
          
            Switching Transmitter PLL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc">Dynamically switching data rates increases system flexibility to			support multiple protocols. You can change the transceiver channel data rate by			switching from one transmit PLL to another.</span> To switch between transmit PLLs,		you must reconfigure the local CGB MUX select lines of the channel by performing a channel		reconfiguration. You can clock transceiver channels with up to four different transmitter		PLLs. You can use the reconfiguration interface on the Native PHY IP core to specify which		PLL drives the transceiver channel. The PLL switching method is the same, regardless of the		number of transmitter PLLs involved. </div> 	     <div class="section" id="nik1398707196795__section_9BBCAF51E7444F03AD7123D25CF13CD4"> 		       <p class="p">Before initiating the PLL switch procedure, ensure that your		  Transceiver Native PHY instance defines more than one transmitter PLL input.		  Specify the 		  <span class="ph uicontrol">Number of TX PLL clock inputs per channel</span>		  parameter on the 		  <span class="ph uicontrol">TX PMA</span> tab during Transceiver Native PHY		  parameterization. 		</p> 		       <p class="p">The following table shows the addresses and bits for transmitter PLL switching.				The number of exposed <samp class="ph codeph">tx_serial_clk</samp>				bits varies according to the number of transmitter PLLs you				specify. Use the Native PHY reconfiguration interface for this operation. </p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707196795__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 267. &nbsp;</span>Register Map for Switching Transmitter PLLs</span></span></caption> 		              		              		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d282617e191" valign="top" width="22.22222222222222%"> Transceiver Native PHY Port 				</th> 				                 <th class="entry" id="d282617e194" valign="top" width="44.44444444444444%"> Description 				</th> 				                 <th class="entry" id="d282617e197" valign="top" width="22.22222222222222%"> Address</th> 				                 <th class="entry" id="d282617e200" valign="top" width="11.11111111111111%">Bits</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d282617e191 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph"> tx_serial_clk0</samp> 				                 </td> 				                 <td class="entry" headers="d282617e194 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">PLL0</samp>. Lookup								register <samp class="ph codeph">x117[3:0]</samp> stores the								mapping from logical <samp class="ph codeph">PLL0</samp> to the								physical PLL.</td> 				                 <td class="entry" headers="d282617e197 " valign="top" width="22.22222222222222%"> 0x117 (Lookup Register) </td> 				                 <td class="entry" headers="d282617e200 " valign="top" width="11.11111111111111%"> [3:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d282617e191 " valign="top" width="22.22222222222222%"> 				                    <samp class="ph codeph">tx_serial_clk1</samp> 				                 </td> 				                 <td class="entry" headers="d282617e194 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">PLL1</samp>. Lookup								register <samp class="ph codeph">x117[7:4]</samp> stores the								mapping from logical <samp class="ph codeph">PLL1</samp> to the								physical PLL.</td> 				                 <td class="entry" headers="d282617e197 " valign="top" width="22.22222222222222%"> 0x117 (Lookup Register) </td> 				                 <td class="entry" headers="d282617e200 " valign="top" width="11.11111111111111%"> [7:4] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d282617e191 " valign="top" width="22.22222222222222%"> 				                    <samp class="ph codeph">tx_serial_clk2</samp> 				                 </td> 				                 <td class="entry" headers="d282617e194 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">PLL2</samp>. Lookup								register <samp class="ph codeph">x118[3:0]</samp> stores the								mapping from logical <samp class="ph codeph">PLL2</samp> to the								physical PLL.</td> 				                 <td class="entry" headers="d282617e197 " valign="top" width="22.22222222222222%"> 0x118 (Lookup Register)</td> 				                 <td class="entry" headers="d282617e200 " valign="top" width="11.11111111111111%"> [3:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d282617e191 " valign="top" width="22.22222222222222%"> 				                    <samp class="ph codeph">tx_serial_clk3</samp> 				                 </td> 				                 <td class="entry" headers="d282617e194 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">PLL3</samp>. Lookup								register <samp class="ph codeph">x118[7:4]</samp> stores the								mapping from logical <samp class="ph codeph">PLL3</samp> to the								physical PLL.</td> 				                 <td class="entry" headers="d282617e197 " valign="top" width="22.22222222222222%"> 0x118 (Lookup Register) </td> 				                 <td class="entry" headers="d282617e200 " valign="top" width="11.11111111111111%"> [7:4] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d282617e191 " valign="top" width="22.22222222222222%">N/A 				</td> 				                 <td class="entry" headers="d282617e194 " valign="top" width="44.44444444444444%">PLL selection MUX 				</td> 				                 <td class="entry" headers="d282617e197 " valign="top" width="22.22222222222222%">0x111 				</td> 				                 <td class="entry" headers="d282617e200 " valign="top" width="11.11111111111111%">[7:0] 				</td> 			               </tr> 		             </tbody> 		          </table></div> 		       <p class="p">When performing a PLL switch, you must specify the lookup register address and				bit				values you want to switch to. The following procedure describes selection of a				specific transmitter PLL when more than one PLL is connected to a channel. To change				the data rate of the CDR, follow the detailed steps for reconfiguring channel and				PLL blocks. After determining the logical PLL to switch to, follow this procedure to				switch to the desired transmitter				PLL:			</p> 		       <ol class="ol" id="nik1398707196795__ol_BC73DC0AE54E45C6B6445EB9A79A584C">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>            <li class="li" id="nik1398707196795__li_B02C7A018DFF4CA68B2A125A3244F05D">Read from the appropriate lookup					register address (refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707196795__table_08CD798A831041F5AD8529B836F85DA8">Table 267</a>) and save the required 4-bit pattern. For example,					switching to logical <samp class="ph codeph">PLL1</samp> requires saving bits					[7:4] of address 0x117. </li> 		          <li class="li" id="nik1398707196795__li_051E8885EF28478AA3FE28CA4CA1754B">Encode the 4-bit value			 read in the previous step into an 8-bit value according to the following table:			 			 <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707196795__table_029AB9EC382749429E0F86342AE84A93" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 268. &nbsp;</span>Logical PLL Encoding</span></span></caption> 		                    		                    		                   <thead align="left" class="thead"> 			                     <tr class="row"> 				                       <th class="entry" id="d282617e372" valign="top" width="22.172949002217297%"> 4-bit Logical PLL Bits </th> 				                       <th class="entry" id="d282617e375" valign="top" width="77.82705099778269%"> 8-bit Mapping to Address 0x111 </th> 			                     </tr>                     </thead> 		                   <tbody class="tbody"> 			                     <tr class="row"> 				                       <td class="entry" headers="d282617e372 " valign="top" width="22.172949002217297%">[3..0] 				</td> 				                       <td class="entry" headers="d282617e375 " valign="top" width="77.82705099778269%"> {<em class="ph i">~logical_PLL_offset_readdata[3]</em>,<em class="ph i">					 logical_PLL_offset_readdata[1:0]</em>,<em class="ph i">logical_PLL_offset_readdata[3]</em>, 				  <em class="ph i">logical_PLL_offset_readdata[3:0]</em> } 				</td> 			                     </tr> 			                     <tr class="row"> 				                       <td class="entry" headers="d282617e372 " valign="top" width="22.172949002217297%"> [7..4] 				</td> 				                       <td class="entry" headers="d282617e375 " valign="top" width="77.82705099778269%"> {<em class="ph i">~logical_PLL_offset_readdata[7]</em>, 				  <em class="ph i">logical_PLL_offset_readdata[5:4]</em>,<em class="ph i">logical_PLL_offset_readdata[7]</em>,				  				  <em class="ph i">logical_PLL_offset_readdata[7:4]</em> } 				</td> 			                     </tr> 		                   </tbody> 		                </table></div> 		             <div class="note note" id="nik1398707196795__note_N10173_N1010A_N100FD_N1001D_N1001A_N10001"><span class="notetitle">Note:</span>  		                <p class="p">For example, if reconfiguring to logical <samp class="ph codeph">PLL1</samp> then bits [7:4] are encoded to an 8-bit value							{~bit[7], bit[5:4], bit[7], bit[7:4]}. </p> 		             </div> 		          </li> 		          <li class="li" id="nik1398707196795__li_0D0523604ADA40CCB08AC6386457E3BF"> Perform a read-modify-write to					bits[7:0] of address 0x111 using the encoded 8-bit value. </li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li> 		       </ol> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707197200">
          <h1>
          
            Switching Reference Clocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc">You can dynamically switch the input clock source for            the ATX PLL, the fPLL, the CDR, and the CMU.</span>  </div>   </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707197606">
          <h1>
          
            ATX Reference Clock Switching 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc"> You can use the reconfiguration interface on the ATX PLL instance			to specify which reference clock source drives the ATX PLL.</span> The ATX PLL		supports clocking up to five different reference clock sources.		The		flow to select between the different reference clock sources is		independent of the		number of transmitter PLLs specified in the		Parameter		Editor. </div> 	     <div class="section" id="nik1398707197606__section_8278DA7BAE954A8280FECC92320A26DA"> 		       <p class="p">Before initiating a reference clock switch, ensure that your ATX PLL		  instance defines more than one reference clock source. Specify the 		  <span class="ph uicontrol">Number of PLL reference clocks</span> parameter on the 		  <span class="ph uicontrol">PLL</span> tab during ATX PLL parameterization. 		</p> 		       <p class="p">The following table shows				the				addresses and bits for switching between ATX PLL reference clock inputs. The number				of exposed <samp class="ph codeph">pll_refclk</samp> ports varies according to the				number of reference clocks you specify. Use the ATX PLL reconfiguration interface				for this operation. </p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707197606__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 269. &nbsp;</span>Register Map for Switching ATX PLL Reference Clock Inputs</span></span></caption> 		              		              		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d283448e212" valign="top" width="22.22222222222222%"> Transceiver ATX PLL Port 				</th> 				                 <th class="entry" id="d283448e215" valign="top" width="44.44444444444444%"> Description 				</th>							              <th class="entry" id="d283448e218" valign="top" width="22.22222222222222%"> Address</th> 				                 <th class="entry" id="d283448e221" valign="top" width="11.11111111111111%">Bits</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_refclk0</samp> 				                 </td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%"> 				                    <p class="p">Represents logical <samp class="ph codeph">refclk0</samp>. Lookup									register <samp class="ph codeph">x113[7:0]</samp> stores the mapping from									logical <samp class="ph codeph">refclk0</samp> to the physical refclk.</p> 				                 </td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%"> 0x113 (Lookup Register)</td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_refclk1</samp> 				                 </td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%"> 				                    <p class="p">Represents logical <samp class="ph codeph">refclk1</samp>. Lookup									register <samp class="ph codeph">x114[7:0]</samp> stores the mapping from									logical <samp class="ph codeph">refclk1</samp> to the physical refclk.</p> 				                 </td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%"> 0x114 (Lookup Register)</td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_refclk2</samp> 				                 </td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%"> 				                    <p class="p">Represents logical <samp class="ph codeph">refclk2</samp>. Lookup									register <samp class="ph codeph">x115[7:0]</samp> stores the mapping from									logical <samp class="ph codeph">refclk2</samp> to the physical refclk. </p> 				                 </td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%"> 0x115 (Lookup Register) </td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_refclk3</samp> 				                 </td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk3</samp>. Lookup								register <samp class="ph codeph">x116[7:0]</samp> stores the								mapping from logical <samp class="ph codeph">refclk3</samp> to the								physical refclk. </td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%"> 0x116 (Lookup Register) </td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_refclk4</samp> 				                 </td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk4</samp>. Lookup								register <samp class="ph codeph">x117[7:0]</samp> stores the								mapping from logical <samp class="ph codeph">refclk4</samp> to the								physical refclk. </td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%"> 0x117 (Lookup Register) </td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d283448e212 " valign="top" width="22.22222222222222%">N/A 				</td> 				                 <td class="entry" headers="d283448e215 " valign="top" width="44.44444444444444%">ATX refclk selection MUX.</td> 				                 <td class="entry" headers="d283448e218 " valign="top" width="22.22222222222222%">0x112 				</td> 				                 <td class="entry" headers="d283448e221 " valign="top" width="11.11111111111111%">[7:0] 				</td> 			               </tr> 		             </tbody> 		          </table></div> 		       <p class="p">When performing a reference clock switch, you must specify the lookup register				address and respective bits of the replacement clock. After determining the ATX PLL,				follow this procedure to switch to the selected reference clock: </p> 		       <ol class="ol" id="nik1398707197606__ol_BC73DC0AE54E45C6B6445EB9A79A584C">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>            <li class="li" id="nik1398707197606__li_B02C7A018DFF4CA68B2A125A3244F05D">Read from the lookup register address					and save the required 8-bit pattern. For example, switching to logical <samp class="ph codeph">refclk2</samp> requires use of bits<samp class="ph codeph">[7:0]</samp>					at					address <samp class="ph codeph">0x115</samp>. </li> 		          <li class="li" id="nik1398707197606__li_051E8885EF28478AA3FE28CA4CA1754B">Perform a read-modify-write to bits						<samp class="ph codeph">[7:0]</samp>					at					address <samp class="ph codeph">0x112</samp> using the 8-bit value obtained					from the lookup register. </li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li> 		       </ol> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707197965">
          <h1>
          
            fPLL Reference Clock Switching 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc">You can use the reconfiguration interface on the fPLL instance to			specify which reference clock source drives the fPLL. The fPLL supports clocking by up			to five different reference clock			sources.</span>		The flow to select between the different reference clock sources		is independent of		the number of transmitter PLLs specified in the reconfiguration		interface.	</div> 	     <div class="section" id="nik1398707197965__section_0A951821F9B042519A11D8D8A6021EFE"> 		       <p class="p">Before initiating a reference clock switch, ensure that your fPLL		  instance defines more than one reference clock source. Specify the 		  <span class="ph uicontrol">Number of PLL reference clocks</span> parameter on the 		  <span class="ph uicontrol">PLL</span> tab during fPLL parameterization. 		</p> 		       <p class="p">The following table				shows				the addresses and bits for switching between fPLL reference				clock inputs. The number of exposed <samp class="ph codeph">pll_refclk</samp> ports				varies according to the number of reference clocks you				specify.				Use the fPLL reconfiguration interface for this operation. </p> 	     </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707197965__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 270. &nbsp;</span>Register Map for Switching fPLL Reference Clock Inputs</span></span></caption>				        				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d284191e213" valign="top" width="22.22222222222222%"> Transceiver							fPLL							Port </th>						            <th class="entry" id="d284191e216" valign="top" width="44.44444444444444%"> Description</th>						            <th class="entry" id="d284191e219" valign="top" width="22.22222222222222%"> Address</th>						            <th class="entry" id="d284191e222" valign="top" width="11.11111111111111%">Bits</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk0</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%">Represents logical <samp class="ph codeph">refclk0</samp> for <samp class="ph codeph">MUX_0</samp>. Lookup register <samp class="ph codeph">x117[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk0</samp> to the physical refclk for							MUX_0.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x117 (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk1</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%">Represents logical <samp class="ph codeph">refclk1</samp> for<samp class="ph codeph"> MUX_0</samp>. Lookup register <samp class="ph codeph">x118[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk1</samp> to the physical refclk for							MUX_0.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x118 (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk2</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%">Represents logical <samp class="ph codeph">refclk2</samp> for <samp class="ph codeph">MUX_0</samp>. Lookup register <samp class="ph codeph">x119[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk2</samp> to the physical refclk for							MUX_0.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x119 (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk3</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk3</samp> for								<samp class="ph codeph">MUX_0</samp>. Lookup register <samp class="ph codeph">x11A[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk3</samp> to the physical refclk for							MUX_0. </td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11A (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk4</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk4</samp> for								<samp class="ph codeph">MUX_0</samp>. Lookup register <samp class="ph codeph">x11B[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk4</samp> to the physical refclk for							MUX_0. </td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11B (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">N/A </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%">							              <p class="p">fPLL refclk selection <samp class="ph codeph">MUX_0</samp>. </p>						            </td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x114 </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk0</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk0</samp> for								<samp class="ph codeph">MUX_1</samp>. Lookup register <samp class="ph codeph">x11D[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk0</samp> to the physical refclk for							MUX_1.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11D (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk1</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk1</samp> for								<samp class="ph codeph">MUX_1</samp>. Lookup register <samp class="ph codeph">x11E[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk1</samp> to the physical refclk for							MUX_1.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11E (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk2</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk2</samp> for								<samp class="ph codeph">MUX_1</samp>. Lookup register <samp class="ph codeph">x11F[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk2</samp> to the physical refclk for							MUX_1.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11F (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk3</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk3</samp> for								<samp class="ph codeph">MUX_1</samp>. Lookup register <samp class="ph codeph">x120[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk3</samp> to the physical refclk for							MUX_1.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x120 (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">                     <samp class="ph codeph">pll_refclk4</samp>						            </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> Represents logical <samp class="ph codeph">refclk4</samp> for								<samp class="ph codeph">MUX_1</samp>. Lookup register <samp class="ph codeph">x121[7:0]</samp> stores the mapping from logical								<samp class="ph codeph">refclk4</samp> to the physical refclk for							MUX_1.</td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x121 (Lookup Register) </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d284191e213 " valign="top" width="22.22222222222222%">N/A </td>						            <td class="entry" headers="d284191e216 " valign="top" width="44.44444444444444%"> fPLL refclk selection <samp class="ph codeph">MUX_1</samp>. </td>						            <td class="entry" headers="d284191e219 " valign="top" width="22.22222222222222%"> 0x11C </td>						            <td class="entry" headers="d284191e222 " valign="top" width="11.11111111111111%"> [7:0] </td>					          </tr>				        </tbody>			      </table></div> 	     <div class="section" id="nik1398707197965__section_4C56AF4BC7EB46A8860AAEEC7016E742">			      <p class="p">Specify the logical reference clock and respective address and bits				of the replacement clock when performing a reference clock switch. Follow this				procedure to switch to the selected reference clock: </p>			      <ol class="ol" id="nik1398707197965__ol_0DAD7FD91FD84F51887E50DC38A783CC">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li" id="nik1398707197965__li_C0902352CF4649B8BFBD8F05D7C9957D">Read from the lookup					register for MUX 0 and save the required 8-bit pattern. For example, switching					to logical <samp class="ph codeph">refclk3</samp> requires use of bits[7:0]					at lookup register 0x11A. </li>				        <li class="li" id="nik1398707197965__li_F1DB573AA3ED493A9B6693B60972EC12">Perform a					read-modify-write to bits [7:0] at address 0x114 using the 8-bit value obtained					from the lookup register. </li>				        <li class="li" id="nik1398707197965__li_E2155C17E1DD462BA4469009C7668FF4">Read from the lookup					register for MUX 1 and save the required 8-bit pattern. For example, switching					to logical <samp class="ph codeph">refclk3</samp> requires use of bits[7:0]					at lookup register 0x120. </li>				        <li class="li" id="nik1398707197965__li_1BBF38636C9A41AC9F46A8107D445BFB">Perform a					read-modify-write to bits [7:0] at address 0x11C using the 8-bit value obtained					from the lookup register. </li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>			      </ol>			      <p class="p">Example 1:</p>			      <div class="p">Switching from <samp class="ph codeph">pll_refclk0</samp> to <samp class="ph codeph">pll_refclk1</samp>, you need				to read-modify-write to both fPLL refclk selection MUX_0 and MUX_1:<ol class="ol" id="nik1398707197965__ol_inw_jqg_sbb">					          <li class="li">Modify MUX_0 value:<ul class="ul" id="nik1398707197965__ul_czp_lqg_sbb">							              <li class="li">Read from 0x118[7:0]</li>							              <li class="li">Write the value from 0x118 [7:0] to 0x114 [7:0]</li>						            </ul>               </li>					          <li class="li">Modify MUX_1 value:<ul class="ul" id="nik1398707197965__ul_okm_4qg_sbb">							              <li class="li">Read from 0x11E [7:0]</li>							              <li class="li">Write the value read from 0x11E [7:0] to 0x11C [7:0]</li>						            </ul>               </li>				        </ol>         </div>			      <p class="p">Example 2:</p>			      <div class="p">Switching from <samp class="ph codeph">pll_refclk2</samp> to <samp class="ph codeph">pll_refclk3</samp>, you need				to read-modify-write to both fPLL refclk selection MUX_0 and MUX_1:<ol class="ol" id="nik1398707197965__ol_w4z_sqg_sbb">					          <li class="li">Modify MUX_0 value:<ul class="ul" id="nik1398707197965__ul_bv4_tqg_sbb">							              <li class="li">Read from 0x11A [7:0]</li>							              <li class="li">Write the value read from 0x11A [7:0] to 0x114 [7:0]</li>						            </ul>               </li>					          <li class="li">Modify MUX_1 value:<ul class="ul" id="nik1398707197965__ul_x13_wqg_sbb">							              <li class="li">Read from 0x120 [7:0]</li>							              <li class="li">Write the value read from 0x120 [7:0] to 0x11C [7:0]</li>						            </ul>               </li>				        </ol>         </div>		    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707198417">
          <h1>
          
            CDR and CMU Reference Clock Switching 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc"> You can use the reconfiguration interface to specify which reference			clock source drives the CDR and CMU PLL. The CDR and CMU support clocking by up to five			different reference clock sources.</span>   </div> 	     <div class="section" id="nik1398707198417__section_5643A74031984702B26284B31E2774AA"> 		       <p class="p">Before initiating a reference clock switch, ensure that your CDR and		  CMU defines more than one reference clock source. For the CDR, specify the		  parameter on the 		  <span class="ph uicontrol">RX PMA</span> tab during the Native PHY IP parameterization. For the		  CMU, specify the<span class="ph uicontrol"> Number of PLL reference clocks</span> under		  the 		  <span class="ph uicontrol">PLL</span> tab when parameterizing the CMU PLL. 		</p> 		       <p class="p">The following table describes the addresses and bits for switching CDR and CMU				reference clock inputs. The number of exposed <samp class="ph codeph">rx_cdr_refclk</samp> (CDR) or <samp class="ph codeph">pll_refclk</samp>				(CMU) varies according to the number of reference clocks you specify. Use the CMU				reconfiguration interface for switching the CMU reference clock. </p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707198417__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 271. &nbsp;</span>Register Map for Switching CDR Reference Clock Inputs</span></span></caption> 		              		              		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d285636e218" valign="top" width="28.57142857142857%">Native PHY Port</th> 				                 <th class="entry" id="d285636e221" valign="top" width="28.57142857142857%">Description</th> 				                 <th class="entry" id="d285636e224" valign="top" width="28.57142857142857%">Address</th> 				                 <th class="entry" id="d285636e227" valign="top" width="14.285714285714285%">Bits</th> 			               </tr>               </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">cdr_refclk0</samp> 				                 </td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%"> Represents logical <samp class="ph codeph">refclk0</samp>. Lookup								register <samp class="ph codeph">x16A[7:0]</samp> stores the mapping from logical									<samp class="ph codeph">refclk0</samp> to the physical refclk.</td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%"> 0x16A (Lookup Register) </td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">cdr_refclk1</samp> 				                 </td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%"> Represents logical <samp class="ph codeph">refclk1</samp>. Lookup								register <samp class="ph codeph">x16B[7:0]</samp> stores the mapping from logical									<samp class="ph codeph">refclk1</samp> to the physical refclk. </td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%"> 0x16B (Lookup Register) </td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">cdr_refclk2</samp> 				                 </td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%"> Represents logical <samp class="ph codeph">refclk2</samp>. Lookup								register <samp class="ph codeph">x16C[7:0]</samp> stores the mapping from logical									<samp class="ph codeph">refclk2</samp> to the physical refclk. </td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%"> 0x16C (Lookup Register) </td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">cdr_refclk3</samp> 				                 </td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%"> Represents logical <samp class="ph codeph">refclk3</samp>. Lookup								register <samp class="ph codeph">x16D[7:0]</samp> stores the mapping from logical									<samp class="ph codeph">refclk3</samp> to the physical refclk. </td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%"> 0x16D (Lookup Register) </td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">                        <samp class="ph codeph">cdr_refclk4</samp> 				                 </td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%"> Represents logical <samp class="ph codeph">refclk4</samp>. Lookup								register <samp class="ph codeph">x16E[7:0]</samp> stores the mapping from logical									<samp class="ph codeph">refclk4</samp> to the physical refclk. </td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%"> 0x16E (Lookup Register) </td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%"> [7:0] 				</td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d285636e218 " valign="top" width="28.57142857142857%">N/A 				</td> 				                 <td class="entry" headers="d285636e221 " valign="top" width="28.57142857142857%">CDR refclk selection MUX.</td> 				                 <td class="entry" headers="d285636e224 " valign="top" width="28.57142857142857%">0x141 				</td> 				                 <td class="entry" headers="d285636e227 " valign="top" width="14.285714285714285%">[7:0] 				</td> 			               </tr> 		             </tbody> 		          </table></div> 		       <p class="p">When performing a reference clock switch, note the logical reference clock to				switch to and the respective address and bits. After determining the logical				reference clock, follow this procedure to switch to the selected CDR reference				clock: </p> 		       <ol class="ol" id="nik1398707198417__ol_BC73DC0AE54E45C6B6445EB9A79A584C">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>            <li class="li" id="nik1398707198417__li_B02C7A018DFF4CA68B2A125A3244F05D">Read from the lookup register and save					the required 8-bit pattern. For example, switching to logical <samp class="ph codeph">refclk3</samp> requires saving bits<samp class="ph codeph">[7:0]</samp>					at					address <samp class="ph codeph">0x16D</samp>. </li> 		          <li class="li" id="nik1398707198417__li_051E8885EF28478AA3FE28CA4CA1754B">Perform a read-modify-write to bits						<samp class="ph codeph">[7:0]</samp>					at					address <samp class="ph codeph">0x141</samp> using the 8-bit value obtained					from the lookup register. </li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li> 		       </ol> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707198916">
          <h1>
          
            Changing PMA Analog Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract">		     <span class="shortdesc"> You can use the reconfiguration interface on the Transceiver Native PHY			IP core to change the value of PMA analog features.</span>	  </div> 	     <div class="section" id="nik1398707198916__section_50E2FE1B7CA941D6BE857DA17D48BF1B">			      <p class="p">The PMA analog settings can be broadly divided into the following				groups:</p>			      <ul class="ul" id="nik1398707198916__ul_urb_2tb_1t">				        <li class="li">PMA analog settings that are channel or system dependent:<ul class="ul" id="nik1398707198916__ul_nht_sxn_vs">						            <li class="li">These settings may vary from channel to channel based							on channel loss or other factors</li>						            <li class="li">You can set these PMA analog settings based on IBIS-AMI or <span class="keyword">Advanced Link Analyzer</span> simulations</li>						            <li class="li">You can set these PMA analog settings using QSF							assignments or by performing RMWs to the respective registers</li>						            <li class="li">These PMA analog settings are not included in the configuration files by							default. To include these PMA analog settings in the configuration							files, you must enable the <span class="ph uicontrol">Include PMA								Analog settings in configuration files</span> option in the								<span class="keyword wintitle">Dynamic Reconfirmation</span> tab of							the Transceiver Native PHY IP Parameter Editor. Enabling this feature							adds the PMA analog settings specified in the <span class="keyword wintitle">Analog PMA settings (Optional)</span> tab of the Native PHY IP							Parameter Editor to the configuration files. Even with this option							enabled in the Native PHY IP Parameter Editor, you must still specify							QSF assignments for your analog settings when compiling your static							design. The analog settings selected in the Native PHY IP Parameter							Editor are used only to include these settings and their dependent							settings in the selected configuration files. For details about optional							analog settings, refer to the "Analog PMA Settings (Optional) for							Dynamic Reconfiguration" table in the <cite class="cite">Ports and Parameters</cite>							section. For details about QSF assignments for the analog settings,							refer to the <cite class="cite">Analog Parameter Settings</cite> chapter.</li>						            <li class="li">If you do not enable the <span class="ph uicontrol">Include PMA Analog settings in configuration files</span>							option, then you can change these analog settings by performing RMWs							using direct reconfiguration flow</li>					          </ul>            </li>			      </ul>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707198916__table_b4x_nn1_1t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 272. &nbsp;</span>PMA Analog Settings that are Channel or System					Dependent</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d286377e181" valign="top" width="20%">PMA Analog Feature</th>							              <th class="entry" id="d286377e184" valign="top" width="40%">Fitter Report Name</th>							              <th class="entry" id="d286377e187" valign="top" width="40%">                        <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver								Register Map Attribute Name</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d286377e181 " valign="top" width="20%">VOD</td>							              <td class="entry" headers="d286377e184 " valign="top" width="40%">vod_output_swing_ctrl</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">vod_output_swing_ctrl</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e181 " rowspan="8" valign="top" width="20%">Pre-emphasis</td>							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_sign_1st_post_tap</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_sign_1st_post_tap</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_sign_2nd_post_tap</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_sign_2nd_post_tap</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_sign_pre_tap_1t</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_sign_pre_tap_1t</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_sign_pre_tap_2t</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_sign_pre_tap_2t</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_switching_ctrl_1st_post_tap</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_switching_ctrl_1st_post_tap</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_switching_ctrl_2nd_post_tap</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_switching_ctrl_2nd_post_tap</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_switching_ctrl_pre_tap_1t</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_switching_ctrl_pre_tap_1t</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">pre_emp_switching_ctrl_pre_tap_2t</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">pre_emp_switching_ctrl_pre_tap_2t</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e181 " rowspan="5" valign="top" width="20%">CTLE</td>							              <td class="entry" headers="d286377e184 " valign="top" width="40%">eq_dc_gain_trim</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">eq_dc_gain_trim</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">one_stage_enable</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">one_stage_enable</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">eq_bw_sel</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">eq_bw_sel</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">adp_ctle_eqz_1s_sel</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">adp_ctle_eqz_1s_sel</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e184 " valign="top" width="40%">adp_ctle_acgain_4s</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">adp_ctle_acgain_4s</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e181 " valign="top" width="20%">VGA</td>							              <td class="entry" headers="d286377e184 " valign="top" width="40%">adp_vga_sel</td>							              <td class="entry" headers="d286377e187 " valign="top" width="40%">adp_vga_sel</td>						            </tr>					          </tbody>				        </table></div>			      <ul class="ul break" id="nik1398707198916__ul_pnr_4xn_vs">				        <li class="li">PMA analog settings that are device dependent<ul class="ul break" id="nik1398707198916__ul_u2y_cyn_vs">						            <li class="li">These settings may vary for each transceiver							protocol-type and data rate in your design</li>						            <li class="li">These settings are not included in the configuration files by default. To							include these analog settings in the configuration files, you must							enable the feature <span class="ph uicontrol">Include PMA Analog								settings in configuration files</span> under the <span class="ph uicontrol">Dynamic Reconfiguration</span> tab of the							Transceiver Native PHY IP Parameter Editor. Enabling this feature							adds							the PMA analog settings specified in the <span class="ph uicontrol">Analog PMA settings (Optional)</span> tab of Native PHY IP							Parameter Editor to the configuration files. Even with this option							enabled in the Native PHY IP Parameter Editor, you must still specify							QSF assignments for your analog settings when compiling your static							design. The analog settings selected in the Native PHY IP Parameter							Editor are used only to include these settings and their dependent							settings in the selected configuration files. For details about optional							analog settings, refer to the "Analog PMA Settings (Optional) for							Dynamic Reconfiguration" table in the <cite class="cite">Ports and								Parameters</cite> section. For details about QSF assignments for the							analog settings, refer to the <cite class="cite">Analog Parameter								Settings</cite> chapter.</li>						            <li class="li">If the <span class="ph uicontrol">Include PMA analog								settings in configuration files</span> option is disabled, then							you must set these PMA analog settings. In addition to streaming the							configuration files generated by the Native PHY IP Parameter Editor, you							must perform RMWs using Direct Reconfiguration Flow to change these PMA							analog settings through the Avalon-MM reconfiguration interface</li>						            <li class="li">The values of all these PMA analog settings that change							when changing protocol-type or data rates must be obtained from the							respective Fitter reports by performing full compilation for each of the							base and target configurations</li>						            <li class="li">For example, when changing the data rate from A to B,							you must first perform a full compile with the data rate configured to A							and note the PMA analog settings from the fitter report. Next, you must							perform a full compile with data rate configured to B and note the PMA							analog settings from the fitter report. If any of these PMA analog							settings changed values between the two compiles, you must perform RMWs							with the target values to the respective registers after streaming the							configuration files.</li>						            <li class="li">Examples: Slew rate, Equalizer Bandwidth, Compensation							Enable</li>					          </ul>            </li>			      </ul>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707198916__table_qzq_g51_1t" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 273. &nbsp;</span>PMA Analog Settings that are Device Dependent</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d286377e415" valign="top" width="20%">PMA Analog Feature</th>							              <th class="entry" id="d286377e418" valign="top" width="40%">Fitter Report Name</th>							              <th class="entry" id="d286377e421" valign="top" width="40%">                        <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver								Register Map Attribute Name</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d286377e415 " valign="top" width="20%">Slew Rate (TX Buffer)</td>							              <td class="entry" headers="d286377e418 " valign="top" width="40%">Slew_rate_ctrl</td>							              <td class="entry" headers="d286377e421 " valign="top" width="40%">Slew_rate_ctrl</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e415 " valign="top" width="20%">Equalizer Bandwidth (RX Buffer)</td>							              <td class="entry" headers="d286377e418 " valign="top" width="40%">Eq_bw_sel</td>							              <td class="entry" headers="d286377e421 " valign="top" width="40%">Eq_bw_sel</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e415 " valign="top" width="20%">Compensation Enable (TX Buffer)</td>							              <td class="entry" headers="d286377e418 " valign="top" width="40%">Compensation_en</td>							              <td class="entry" headers="d286377e421 " valign="top" width="40%">Compensation_en</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d286377e415 " valign="top" width="20%">One Stage Enable (RX CTLE)</td>							              <td class="entry" headers="d286377e418 " valign="top" width="40%">One_stage_enable</td>							              <td class="entry" headers="d286377e421 " valign="top" width="40%">One_stage_enable</td>						            </tr>					          </tbody>				        </table></div>								    </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707191068" title="You can define parameters for IP cores by using the IP core-specific parameter editor.">Ports and Parameters</a></div><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1443050100899">
          <h1>
          
            Changing VOD, Pre-emphasis Using Direct Reconfiguration Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1443050100899__section_N10011_N1000E_N10001">			      <ol class="ol" id="mta1443050100899__ol_17279F14252E4DE1B59CAB3136D1FF04">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li" id="mta1443050100899__li_941CD5ED7C0B498C9D0474524080E165"> Read from the PMA					analog feature address of the channel you want to change. For example, to change					pre-emphasis 1st post-tap, read and store the value of address 0x105. </li>				        <li class="li" id="mta1443050100899__li_5FFF1F09195146F780811246BCC3283C">Select a valid value for the feature					according to the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> register					map. For example, a valid setting for pre-emphasis 1st post-tap has a bit					encoding of 5'b00001. </li>				        <li class="li" id="mta1443050100899__li_E5C2562B94134F069A94EEAC20BE4945"> Perform a					read-modify-write to the address of the PMA analog feature using the valid					value. For					example,					to change the pre-emphasis 1st					post-tap,					write					5'b00001					to address 0x105. </li>								        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>							      </ol>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1443050100899__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 274. &nbsp;</span>Register Map for PMA Analog Feature</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d287503e180" valign="top" width="50.911640953716685%"> PMA Analog Feature </th>							              <th align="center" class="entry" id="d287503e183" valign="top" width="14.025245441795231%"> Address </th>							              <th class="entry" id="d287503e186" valign="top" width="14.025245441795231%"> Bit </th>							              <th align="justify" class="entry" id="d287503e189" valign="top" width="21.037868162692845%">Values</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 1st post-tap </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x105 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%">								[4:0] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">								                <p class="p">5'b00000									- 5'b11001</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 1st post-tap polarity </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x105 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%"> [6] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">1'b0 = positive</p>								                <p class="p">1'b1 = negative</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 2nd post-tap </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x106 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%">								[3:0] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">								                <p class="p">4'b0000									- 4'b1100</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 2nd post-tap polarity </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x106 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%"> [5] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">1'b0 = positive</p>								                <p class="p">1'b1 = negative</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 1st pre-tap </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x107 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%"> [4:0] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">								                <p class="p">5'b00000									- 5'b10000</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 1st pre-tap polarity </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x107 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%"> [5] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">1'b0 = positive</p>								                <p class="p">1'b1 = negative</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 2nd pre-tap </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x108 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%">								[2:0] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">3'b000 - 3'b111</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Pre-emphasis 2nd pre-tap polarity </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x108 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%"> [4] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">1'b0 = positive</p>								                <p class="p">1'b1 = negative</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d287503e180 " valign="top" width="50.911640953716685%"> Differential output voltage (V<sub class="ph sub">OD</sub>) </td>							              <td align="center" class="entry" headers="d287503e183 " valign="top" width="14.025245441795231%"> 0x109 </td>							              <td class="entry" headers="d287503e186 " valign="top" width="14.025245441795231%">								[4:0] </td>							              <td align="justify" class="entry" headers="d287503e189 " valign="top" width="21.037868162692845%">																                <p class="p">5'b00000 - 5'b11111</p>															              </td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">The PMA analog settings are governed by a set of rules. Not all combinations				of V<sub class="ph sub">OD</sub> and pre-emphasis are valid. Please refer to <cite class="cite">               <span class="keyword">               Arria<sup>Â®</sup> 10 </span>					Pre-Emphasis and Output Swing Settings</cite> for current valid settings. Also,				refer to "Analog Parameter Settings" and setup guidelines on post_tap polarity				settings.</p>		    </div>	  </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1398707091585" title="The Physical Medium Attachment (PMA) acts as the analog front end for the Arria 10 transceivers.">Arria 10 PMA Architecture</a></div><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span>				Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1417930294818">
          <h1>
          
            Changing CTLE Settings in Manual Mode Using Direct Reconfiguration Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1417930294818__section_N10019_N10016_N10001">			      <p class="p">You can use the reconfiguration interface on the Transceiver Native PHY IP core				to change the CTLE settings in manual mode.</p>						      <ol class="ol">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li">Read from the CTLE feature address of the channel you want to change. For					example, to change CTLE AC gain in high gain mode, read and store the value of					address 0x167[5:1].</li>				        <li class="li"> Select a valid value for the feature according to the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> register map. For example, a valid					setting for CTLE AC Gain has a bit encoding of 5âb00000.</li>				        <li class="li">Perform a read-modify-write to the address of the CTLE feature using the					valid value. For example, to change the CTLE AC gain in high gain mode, write					5âb00000 to address 0x167[5:1].</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>			      </ol>					    </div>	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1417930294818__table_N1003E_N1000F_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 275. &nbsp;</span>Register Map for CTLE Settings</span></span></caption>                                                                        <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d288406e187" valign="top" width="19.230769230769234%">CTLE Feature</th>                  <th class="entry" id="d288406e190" valign="top" width="12.259615384615383%">Address</th>                  <th class="entry" id="d288406e193" valign="top" width="12.019230769230768%">Bits</th>                  <th class="entry" id="d288406e196" valign="top" width="24.759615384615387%">Values</th>                  <th class="entry" id="d288406e199" valign="top" width="31.73076923076923%">Description</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d288406e187 " valign="top" width="19.230769230769234%">One Stage Enable</td>                  <td class="entry" headers="d288406e190 " valign="top" width="12.259615384615383%">0x11B</td>                  <td class="entry" headers="d288406e193 " valign="top" width="12.019230769230768%">[3]</td>                  <td class="entry" headers="d288406e196 " valign="top" width="24.759615384615387%">                     <p class="p">1âb0- Selects Four Stage</p>                     <p class="p">1âb1- Selects One Stage </p>                  </td>                  <td class="entry" headers="d288406e199 " valign="top" width="31.73076923076923%">Selects the equalizer path as either One Stage or Four Stage							mode.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d288406e187 " valign="top" width="19.230769230769234%">DC Gain</td>                  <td class="entry" headers="d288406e190 " valign="top" width="12.259615384615383%">0x11C, 0x11A</td>                  <td class="entry" headers="d288406e193 " valign="top" width="12.019230769230768%">[3:0], [7:0]</td>                  <td class="entry" headers="d288406e196 " valign="top" width="24.759615384615387%">12âb00000000000012âb11100000000012âb11111100000012âb11111111100012âb111111111111</td>                  <td class="entry" headers="d288406e199 " valign="top" width="31.73076923076923%">Sets the DC gain values. This register can only be controlled							when in Four stage mode.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d288406e187 " valign="top" width="19.230769230769234%">CTLE AC Gain One Stage</td>                  <td class="entry" headers="d288406e190 " valign="top" width="12.259615384615383%">0x166</td>                  <td class="entry" headers="d288406e193 " valign="top" width="12.019230769230768%">[4:1]</td>                  <td class="entry" headers="d288406e196 " valign="top" width="24.759615384615387%">4âb0000- 4âb1111</td>                  <td class="entry" headers="d288406e199 " valign="top" width="31.73076923076923%">Sets the AC gain value when one stage mode (High data rate							mode) is selected. A higher value means higher peaking by suppressing DC							gain.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d288406e187 " valign="top" width="19.230769230769234%">CTLE AC Gain Four Stage</td>                  <td class="entry" headers="d288406e190 " valign="top" width="12.259615384615383%">0x167</td>                  <td class="entry" headers="d288406e193 " valign="top" width="12.019230769230768%">[5:1]</td>                  <td class="entry" headers="d288406e196 " valign="top" width="24.759615384615387%">5âb00000 â 5âb11100</td>                  <td class="entry" headers="d288406e199 " valign="top" width="31.73076923076923%">Sets the AC gain value when four stage mode (High gain mode)							is selected. </td>               </tr>               <tr class="row">                  <td class="entry" headers="d288406e187 " valign="top" width="19.230769230769234%">VGA SEL</td>                  <td class="entry" headers="d288406e190 " valign="top" width="12.259615384615383%">0x160</td>                  <td class="entry" headers="d288406e193 " valign="top" width="12.019230769230768%">[3:1]</td>                  <td class="entry" headers="d288406e196 " valign="top" width="24.759615384615387%">3âb000 â 3âb111</td>                  <td class="entry" headers="d288406e199 " valign="top" width="31.73076923076923%">Sets the VGA Gain value</td>               </tr>            </tbody>         </table></div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#nik1398707091585" title="The Physical Medium Attachment (PMA) acts as the analog front end for the Arria 10 transceivers.">Arria 10 PMA Architecture</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="pra1458247543933">
          <h1>
          
            CTLE Settings in Triggered Adaptation Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="pra1458247543933__section_N10011_N1000E_N10001">			      <p class="p">CTLE triggered adaptation mode should only be used for PCIe* Gen3. Refer to the				section "How to enable CTLE and DFE" in Chapter <cite class="cite">               <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver PHY					Architecture</cite> of <cite class="cite">Arria 10 Transceiver PHY User					Guide</cite> for details on using the triggered adaptation mode of CTLE.</p>			      <p class="p">User need to change the register bit settings accordingly when moving from PCIe				Gen1/2 (CTLE manual, DFE disabled) to PCIe Gen3 (CTLE triggered, DFE disabled) or				vice versa. Refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#pra1458247543933__table_my2_x4p_vx">Table 276</a>				for the difference in register bit settings when moving from CTLE manual, DFE				disabled to CTLE triggered, DFE disabled. User need to perform read modify writes to				all the register bits that differ through dynamic reconfiguration (AVMM)				interface.</p>						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="pra1458247543933__table_my2_x4p_vx" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 276. &nbsp;</span>Register Map for CTLE triggered and CTLE manual settings</span></span></caption>					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row" valign="middle">							              <th align="center" class="entry" id="d289064e178" rowspan="2" valign="middle">Register								Address</th>							              <th align="center" class="entry" id="d289064e181" rowspan="2" valign="middle">Register Bit</th>							              <th align="center" class="entry" id="d289064e184" rowspan="2" valign="middle">Description</th>							              <th align="center" class="entry" colspan="2" id="d289064e187" valign="middle">Value</th>						            </tr>						            <tr class="row" valign="middle">							              <th align="center" class="entry" id="d289064e193" valign="middle">CTLE Triggered, DFE								Disabled</th>							              <th align="center" class="entry" id="d289064e196" valign="middle">CTLE Manual, DFE Disabled</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " rowspan="3" valign="middle">0x123</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">1:1</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable Adaptation Slicers</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">2:2</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable DFE Fix Tap 8 to 11</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">3:3</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable DFE Fix Tap 4 to 7</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " rowspan="5" valign="middle">0x148</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable DFE Fix TAP 1 to 7 Adaptation</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">1:1</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable DFE Fix TAP 8 to 11 Adaptation</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">2:2</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable VREF Adaptation</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">3:3</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable VGA Adaptation</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">4:4</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable CTLE Adaptation</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x14B</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">7:7</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable CTLE Adaptation</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x15B</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">4:4</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable CTLE Adaptation</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " rowspan="2" valign="middle">0x15B</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass DFE Fix TAP 1 to 7 Adaptation</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">2:2</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass DFE Fix TAP 8 to 11 Adaptation</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x15E</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass VREF Adaptations</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x160</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass VGA Adaptations</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x166</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass Single Stage CTLE</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x167</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">0:0</td>							              <td class="entry" headers="d289064e184 " valign="top">Bypass 4 Stage CTLE</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b0</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x163</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">7:5</td>							              <td class="entry" headers="d289064e184 " valign="top">CTLE Adaptation Timer Window</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">3'b111</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x14D</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">2:0</td>							              <td class="entry" headers="d289064e184 " valign="top">DFE Adaptation Mode</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">3'b100</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">3'b111</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x124</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">5:5</td>							              <td class="entry" headers="d289064e184 " valign="top">Enable DFT</td>							              <td align="center" class="entry" colspan="2" headers="d289064e187 " valign="middle">1'b1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d289064e178 d289064e193 " valign="middle">0x11F</td>							              <td align="center" class="entry" headers="d289064e181 d289064e196 " valign="middle">5:4</td>							              <td class="entry" headers="d289064e184 " valign="top">Eq_bw_sel</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">2'b01 (Gen3)</td>							              <td align="center" class="entry" headers="d289064e187 " valign="middle">2'b00 (Gen1/2)</td>						            </tr>					          </tbody>				        </table></div>						      <p class="p">Refer to the "<span class="keyword">               Arria<sup>Â®</sup> 10 </span> Register Map"				and "Arria 10 Adaptation Tool" for details on adaptation registers.</p>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#jba1427748612555">How to Enable CTLE and DFE</a></div><div><a class="link" href="#nik1398707202427" title="The transceiver register map provides a list of available PCS, PMA, and PLL addresses that are used in the reconfiguration process.">Arria 10 Transceiver Register Map</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1428277625615">
          <h1>
          
            Enabling and Disabling Loopback Modes Using Direct Reconfiguration Flow 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1428277625615__section_N10011_N1000E_N10001">			      <p class="p">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices have three loopback				modes:</p>			      <ul class="ul" id="mta1428277625615__ul_cdg_25r_pr">				        <li class="li">Serial Loopback</li>				        <li class="li">Reverse Serial Loopback (Pre-CDR)</li>				        <li class="li">Reverse Serial Loopback (Post-CDR)</li>			      </ul>			      <p class="p">The loopback mode can be dynamically reconfigured by accessing the register				space.</p>		    </div>		    <div class="section" id="mta1428277625615__section_N1002F_N1000E_N10001"><h2 class="title sectiontitle">Serial Loopback Mode</h2>			      			      <p class="p">In serial loopback mode, a path exists between the serializer of the				transmitter and the CDR of the receiver, so that the data from the CDR is recovered				from the serializer while the data from the receiver serial input pin is ignored.				You can enable or disable this mode.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1428277625615__fig_g3t_n5r_pr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 272.&nbsp;</span>Serial Loopback Mode</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1428277625615__image_azx_qtv_vr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430178433443.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">To enable serial loopback mode:</p>			      <ol class="ol" id="mta1428277625615__ol_l1g_q5r_pr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address 0x2E1 to set bit 0 to 1âb1</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <p class="p">To disable serial loopback mode:</p>			      <ol class="ol" id="mta1428277625615__ol_dbm_w5r_pr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address 0x2E1 to set bit 0 to 1âb0</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <p class="p">You can also enable the serial loopback mode by turning on <span class="ph uicontrol">Enable rx_seriallpbken port</span> in the Native PHY IP				Parameter Editor and driving the port to 1âb1.</p>		    </div>		    <div class="section" id="mta1428277625615__section_N10076_N1000E_N10001"><h2 class="title sectiontitle">Reverse Serial Loopback Mode (Pre-CDR)</h2>			      			      <p class="p">In the pre-CDR mode, data received through the RX input buffer is looped back				to the TX output buffer. You can enable the reverse serial loopback mode by				performing read-modify-write to the following registers.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1428277625615__fig_kgl_kvr_pr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 273.&nbsp;</span>Reverse Serial Loopback Mode (Pre-CDR)</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1428277625615__image_mm3_m5v_vr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430178432337.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1428277625615__table_vzq_jxx_wr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 277. &nbsp;</span>Bit Values to Be Set</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d290968e253" valign="top" width="50%">Address</th>							              <th class="entry" id="d290968e256" valign="top" width="50%">Bit Values</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d290968e253 " valign="top" width="50%">0x137[7]</td>							              <td align="center" class="entry" headers="d290968e256 " valign="top" width="50%">1âb1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e253 " valign="top" width="50%">0x13C[7]</td>							              <td align="center" class="entry" headers="d290968e256 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e253 " valign="top" width="50%">0x132[5:4]</td>							              <td align="center" class="entry" headers="d290968e256 " valign="top" width="50%">2âb00</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e253 " valign="top" width="50%">0x142[4]</td>							              <td align="center" class="entry" headers="d290968e256 " valign="top" width="50%">1âb1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e253 " valign="top" width="50%">0x11D[0]</td>							              <td align="center" class="entry" headers="d290968e256 " valign="top" width="50%">1âb1</td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="section" id="mta1428277625615__section_N100A8_N1000E_N10001"><h2 class="title sectiontitle">Reverse Serial Loopback Mode (Post-CDR)</h2>			      			      <p class="p">In the post-CDR mode, received data passes through the RX CDR and then loops back to				the TX output buffer. Perform read-modify-write to the following registers to enable				this mode.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="mta1428277625615__fig_utf_cwr_pr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 274.&nbsp;</span>Reverse Serial Loopback Mode (Post-CDR)</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="mta1428277625615__image_bvx_bvv_vr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430178430031.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1428277625615__table_hrs_d3h_yr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 278. &nbsp;</span>Bit Values to Be Set</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d290968e343" valign="top" width="50%">Address</th>							              <th class="entry" id="d290968e346" valign="top" width="50%">Bit Values</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d290968e343 " valign="top" width="50%">0x137[7]</td>							              <td align="center" class="entry" headers="d290968e346 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e343 " valign="top" width="50%">0x13C[7]</td>							              <td align="center" class="entry" headers="d290968e346 " valign="top" width="50%">1âb1</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e343 " valign="top" width="50%">0x132[5:4]</td>							              <td align="center" class="entry" headers="d290968e346 " valign="top" width="50%">2âb01</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e343 " valign="top" width="50%">0x142[4]</td>							              <td align="center" class="entry" headers="d290968e346 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e343 " valign="top" width="50%">0x11D[0]</td>							              <td align="center" class="entry" headers="d290968e346 " valign="top" width="50%">1âb0</td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="section" id="mta1428277625615__section_N100DA_N1000E_N10001"><h2 class="title sectiontitle">Disabling Reverse Serial Loopback Mode (Pre-CDR and Post-CDR)</h2>			      			      <p class="p">To disable reverse-serial loopback mode, set the address bits to the following				values, by performing read-modify-write.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1428277625615__table_f44_43h_yr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 279. &nbsp;</span>Bit Values to Be Set</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d290968e425" valign="top" width="50%">Address</th>							              <th class="entry" id="d290968e428" valign="top" width="50%">Bit Values</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d290968e425 " valign="top" width="50%">0x137[7]</td>							              <td align="center" class="entry" headers="d290968e428 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e425 " valign="top" width="50%">0x13C[7]</td>							              <td align="center" class="entry" headers="d290968e428 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e425 " valign="top" width="50%">0x132[5:4]</td>							              <td align="center" class="entry" headers="d290968e428 " valign="top" width="50%">2âb00</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e425 " valign="top" width="50%">0x142[4]</td>							              <td align="center" class="entry" headers="d290968e428 " valign="top" width="50%">1âb0</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d290968e425 " valign="top" width="50%">0x11D[0]</td>							              <td align="center" class="entry" headers="d290968e428 " valign="top" width="50%">1âb0</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707191068">
          <h1>
          
            Ports and Parameters 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> The reconfiguration interface is integrated in the Native PHY instance		and the TX PLL instances.		Instantiate the		Native PHY and the TX PLL IP cores in Qsys by clicking <span class="ph menucascade"><span class="ph uicontrol">Tools</span> &gt; <span class="ph uicontrol">IP Catalog</span></span>.  <span class="shortdesc"> You can define parameters for IP cores by using			the IP core-specific parameter editor.</span> To expose the reconfiguration		interface ports,		select		the <span class="ph uicontrol">Enable			dynamic reconfiguration</span> option when parameterizing		the IP core.</div> 	     <div class="section" id="nik1398707191068__section_6E24C9583BB047EBA6E3EA671184EAAC">						      <p class="p">You can share the reconfiguration interface among all the channels by turning				on <span class="ph uicontrol">Share reconfiguration interface</span> when				parameterizing the IP core. When this option is enabled, the IP core presents a				single reconfiguration interface for dynamic reconfiguration of all channels.				Address bits [9:0] provide the register address in the reconfiguration space of the				selected channel. The remaining address bits of the reconfiguration address specify				the selected logical channel. For example, if there are four channels in the Native				PHY IP instance, <samp class="ph codeph">reconfig_address[9:0]</samp> specifies				the address and <samp class="ph codeph">reconfig_address[11:10]</samp> are binary				encoded to specify the four channels. For example, 2'b01 in <samp class="ph codeph">reconfig_address[11:10]</samp> specifies logical channel 1.</p>			      <p class="p">The following figure shows the signals available when the Native PHY IP core				is configured for four channels and the <span class="ph uicontrol">Share					reconfiguration interface</span> option is enabled.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707191068__fig_fv1_k2s_pr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 275.&nbsp;</span>Signals Available with Shared Native PHY Reconfiguration					Interface</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707191068__image_kfm_cbj_wr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430336314730.svg" type="image/svg+xml"></embed>			      </div></div>									      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707191068__table_FE16C0FC75994369A2EE3CE6509FC6D4" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 280. &nbsp;</span>Reconfiguration Interface Ports with Shared Native PHY					Reconfiguration Interface</span></span><span class="desc tabledesc">The reconfiguration interface ports when <span xmlns="" class="ph uicontrol">Share reconfiguration interface</span> is enabled.						&lt;<em xmlns="" class="ph i">N</em>&gt; represents the number of channels. </span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d291804e185" valign="top" width="34.78260869565217%"> Port Name </th>							              <th class="entry" id="d291804e188" valign="top" width="10.869565217391305%"> Direction </th>							              <th class="entry" id="d291804e191" valign="top" width="15.217391304347828%"> Clock Domain </th>							              <th class="entry" id="d291804e194" valign="top" width="39.130434782608695%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_clk</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%"> N/A </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> Avalon clock. The clock frequency is 100-125								MHz.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">                        <samp class="ph codeph">reconfig_reset</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> Resets the Avalon interface. Asynchronous to assertion and								synchronous to deassertion. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_write</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> Write enable signal. Signal is active high.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_read</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> Read enable signal. Signal is active high.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_address[log2<em class="ph i">&lt;N&gt;</em>+9:0]</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> Address bus. The lower 10 bits specify address								and the upper bits specify the channel.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_writedata[31:0]</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> A 32-bit data write bus. Data to be written								into the address indicated by <samp class="ph codeph">reconfig_address</samp>. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_readdata[31:0]</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Output </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> A 32-bit data read bus. Valid data is placed on this bus after a								read operation. Signal is valid after <samp class="ph codeph">reconfig_waitrequest</samp> goes high and then low. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e185 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_waitrequest</samp>							              </td>							              <td class="entry" headers="d291804e188 " valign="top" width="10.869565217391305%"> Output </td>							              <td class="entry" headers="d291804e191 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e194 " valign="top" width="39.130434782608695%"> A one-bit signal that indicates the Avalon interface is busy. Keep								the Avalon command asserted until the interface is ready to proceed								with the read/write transfer. The behavior of this signal depends on								whether the feature <span class="ph uicontrol">Separate reconfig_waitrequest from									the status of AVMM arbitration with PreSICE</span> is								enabled or not. For more details, refer to the									<cite class="cite">Arbitration</cite> section.</td>						            </tr>					          </tbody>				        </table></div>			      <p class="p"> When <span class="ph uicontrol">Share reconfiguration interface</span>				is off, the Native PHY IP core provides an independent reconfiguration interface for				each channel. For example, when a reconfiguration interface is not shared for a				four-channel Native PHY IP instance, <samp class="ph codeph">reconfig_address[9:0]</samp> corresponds to the reconfiguration address bus				of logical channel 0, <samp class="ph codeph">reconfig_address[19:10]</samp>				correspond to the reconfiguration address bus of logical channel 1, <samp class="ph codeph">reconfig_address[29:20]</samp> corresponds to the				reconfiguration address bus of logical channel 2, and <samp class="ph codeph">reconfig_address[39:30]</samp> correspond to the reconfiguration address bus				of logical channel 3.</p>			      <p class="p">The following figure shows the signals available when the Native PHY				is configured for four channels and the <span class="ph uicontrol">Share					reconfiguration interface</span> option is not enabled.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1398707191068__fig_z22_bbs_pr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 276.&nbsp;</span>Signals Available with Independent Native PHY					Reconfiguration Interfaces</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1398707191068__image_yht_2bj_wr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430336316047.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707191068__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 281. &nbsp;</span>Reconfiguration Interface Ports with Independent Native PHY					Reconfiguration Interfaces</span></span><span class="desc tabledesc">The reconfiguration interface ports when <span xmlns="" class="ph uicontrol">Share reconfiguration interface</span> is disabled.						&lt;<em xmlns="" class="ph i">N</em>&gt; represents the number of channels. </span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d291804e447" valign="top" width="34.78260869565217%"> Port Name								</th>							              <th class="entry" id="d291804e450" valign="top" width="10.869565217391305%"> Direction </th>							              <th class="entry" id="d291804e453" valign="top" width="15.217391304347828%"> Clock Domain </th>							              <th class="entry" id="d291804e456" valign="top" width="39.130434782608695%"> Description </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_clk[N-1:0]								</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%"> N/A </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> Avalon clock for each channel. The clock								frequency is 100-125								MHz.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_reset[N-1:0]</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> Resets the Avalon interface for each channel.  Asynchronous to								assertion and synchronous to deassertion. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_write[N-1:0]								</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> Write enable signal for each channel. Signal is								active high. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_read[N-1:0]</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> Read enable signal for each channel. Signal is								active high. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_address[N*10-1:0]								</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> A 10-bit address bus for each channel.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_writedata[N*32-1:0]</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Input </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> A 32-bit data write bus for each channel. Data								to be written into the address indicated by the corresponding								address field in <samp class="ph codeph">reconfig_address</samp>.							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_readdata[N*32-1:0]</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Output </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> A 32-bit data read bus for each channel. Valid								data is placed on this bus after a read operation. Signal is valid								after <samp class="ph codeph">waitrequest</samp> goes high and								then low. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d291804e447 " valign="top" width="34.78260869565217%">								                <samp class="ph codeph">reconfig_waitrequest[N-1:0]</samp>							              </td>							              <td class="entry" headers="d291804e450 " valign="top" width="10.869565217391305%"> Output </td>							              <td class="entry" headers="d291804e453 " valign="top" width="15.217391304347828%">								                <samp class="ph codeph">reconfig_clk </samp>							              </td>							              <td class="entry" headers="d291804e456 " valign="top" width="39.130434782608695%"> A one-bit signal for each channel that indicates the Avalon interface								is busy. Keep the Avalon command asserted until the interface is								ready to proceed with the read/write transfer. The behavior of this								signal depends on whether the feature <span class="ph uicontrol">Separate									reconfig_waitrequest from the status of AVMM arbitration with									PreSICE</span> is enabled or not. For more details, refer								to the <cite class="cite">Arbitration</cite> section.</td>						            </tr>					          </tbody>				        </table></div>		    </div> 	     <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707191068__table_63D871C5F88542CBA5FBF48C466CAA22" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 282. &nbsp;</span>Avalon Interface Parameters</span></span><span class="desc tabledesc">The following parameters are available in the <span xmlns="" class="ph uicontrol">Dynamic Reconfiguration</span> tab of the Transceiver Native PHY and TX				PLL parameter editors. <div xmlns="" class="note note" id="nik1398707191068__note_N103A5_N1039C_N10393_N1002D_N10001"><span class="notetitle">Note:</span> The Native PHY and the PLL IP Parameter Editors					give					an error or warning message if any of the parameter selections violate the					legality checks.</div>         </span></caption> 		           		           		           		          <thead align="left" class="thead"> 		             <tr class="row"> 			               <th class="entry" id="d291804e672" valign="top" width="31.818181818181817%"> Parameter 			 </th> 			               <th class="entry" id="d291804e675" valign="top" width="13.636363636363635%"> Value 			 </th> 			               <th class="entry" id="d291804e678" valign="top" width="54.54545454545454%"> Description 			 </th> 		             </tr>            </thead> 		          <tbody class="tbody"> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Enable dynamic reconfiguration 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off 			 </td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Enables the							reconfiguration interface. Off by default. The reconfiguration interface							is exposed when this option is enabled. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Share reconfiguration interface 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off 			 </td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY IP parameter editor only. Enables you to use a							single reconfiguration interface to control all channels. Off by							default. If enabled, the uppermost bits of <samp class="ph codeph">reconfig_address</samp> identifies the active channel. The lower							10 bits specify the reconfiguration address. Binary encoding is used to							identify the active channel (available only for Transceiver Native PHY).							Enable this option if the Native PHY is configured with more than one							channel.</td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Enable Altera Debug Master Endpoint 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off 			 </td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. When enabled,							the Altera Debug Master Endpoint (ADME) is instantiated and has access							to the Avalon-MM interface of the Native PHY. You can access certain							test and debug functions using System Console with the ADME. Refer to							the <cite class="cite">Embedded Debug Features</cite> section for							more details about ADME.</td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Separate reconfig_waitrequest from the								status of AVMM arbitration with PreSICE</span>						            </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">On / Off</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">When enabled, <samp class="ph codeph">reconfig_waitrequest</samp>							do							not indicate the status of AVMM arbitration with PreSICE. The AVMM							arbitration status							is							reflected in a soft status register bit. This feature requires that the								<span class="ph uicontrol">Enable control and status								registers</span> feature under <span class="ph uicontrol">Optional Reconfiguration Logic</span> be enabled. Refer to								<cite class="cite">Arbitration</cite> for more details on this							feature. Refer to the <cite class="cite">Calibration</cite> chapter							for more details about calibration.</td>					          </tr>               <tr class="row">                  <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Enable capability registers</span>                  </td>                  <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">On / Off</td>                  <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Enables capability							registers. These registers provide high-level information about the							transceiver channel's /PLL's configuration.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Set user-defined IP identifier</span>                  </td>                  <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">User-specified</td>                  <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Sets a user-defined							numeric identifier that can be read from the <samp class="ph codeph">user_identifier</samp> offset when the capability registers are							enabled.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Enable control and status registers</span>                  </td>                  <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">On / Off</td>                  <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Enables soft							registers for reading status signals and writing control signals on the							PHY /PLL interface through the ADME or reconfiguration							interface.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Enable PRBS soft accumulators</span>                  </td>                  <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">On / Off</td>                  <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY IP parameter editor only. Enables soft logic to							perform PRBS bit and error accumulation when using the hard PRBS							generator and checker.</td>               </tr>               <tr class="row">                  <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Configuration file prefix</span>                  </td>                  <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">User-specified</td>                  <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Specifies the file							prefix used for generating configuration files. Use a unique prefix for							configuration files for each variant of the Native PHY and PLL.</td>               </tr> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Generate SystemVerilog package file 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off 			 </td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Creates a							SystemVerilog package file that contains the current configuration data							values for all reconfiguration addresses. Disabled by default. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Generate C header file 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off</td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Creates a C							header file that contains the current configuration data values for all							reconfiguration addresses. Disabled by default. </td> 		             </tr> 		             <tr class="row"> 			               <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%"> 				                 <span class="ph uicontrol">Generate MIF (Memory Initialize File) 				</span> 			               </td> 			               <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off 			 </td> 			               <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and TX PLL IP parameter editors. Creates a MIF							file that contains the current configuration data values for all							reconfiguration addresses. Disabled by default. </td> 		             </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Include PMA analog settings in the								configuration files</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY IP parameter editor only. When enabled, the IP							allows you to configure the analog settings for the PMA. These settings							are							included in your generated configuration files. <div class="note note" id="nik1398707191068__note_N10558_N10554_N10545_N1040B_N103DF_N103CC_N10039_N10001"><span class="notetitle">Note:</span> Even with this option enabled in the Native PHY IP								Parameter Editor, you must still specify QSF assignments for your								analog settings when compiling your static design. The analog								settings selected in the Native PHY IP Parameter Editor are used								only to include these settings and their dependent settings in the								selected configuration files. For details about QSF assignments for								the analog settings, refer to the <cite class="cite">Analog									Parameter Settings</cite> chapter.</div>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Enable multiple reconfiguration								profiles</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off </td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Use the							Parameter Editor to store multiple configurations. The parameter							settings for each profile are tabulated in the Parameter Editor.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Enable embedded reconfiguration								streamer</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off </td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Embeds							the reconfiguration streamer into the Native PHY/ATX PLL IP cores and							automates the dynamic reconfiguration process between multiple							predefined configuration profiles.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Generate reduced reconfiguration								files</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%"> On / Off </td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLLIP parameter editors only. Enables							the Native PHY and ATX PLL IP cores to generate reconfiguration files							that contain only the attributes that differ between multiple							profiles.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Number of reconfiguration								profiles</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">1 to 8</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only.							Specifies the number of reconfiguration profiles to support when							multiple reconfiguration profiles are enabled.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Selected reconfiguration								profile</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">0 to 7</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Selects							which reconfiguration profile to store when you click <span class="ph uicontrol">Store profile</span>.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Store configuration to selected								profile</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">N/A</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Stores							the current Native PHY and ATX PLL parameter settings to the profile							specified by the <span class="ph uicontrol">Selected reconfiguration								profile</span> parameter.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Load configuration from selected								profile</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">N/A</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Loads							the current Native PHY/ATX PLL IP with parameter settings from the							stored profile specified by the <span class="ph uicontrol">Selected								reconfiguration profile</span> parameter.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Clear selected							profile</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">N/A</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Clears							the stored Native PHY/ATX PLL IP parameter settings for the profile							specified by the <span class="ph uicontrol">Selected reconfiguration								profile</span> parameter. An empty profile defaults to the							current parameter settings of the Native PHY/ATX PLL. In other words, an							empty profile reflects the Native PHY/ATX PLL current parameter							settings.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Clear all profiles</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">N/A</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only. Clears							the Native PHY/ATX PLL IP parameter settings for all the							profiles.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e672 " valign="top" width="31.818181818181817%">                     <span class="ph uicontrol">Refresh							selected_profile</span>                  </td>						            <td class="entry" headers="d291804e675 " valign="top" width="13.636363636363635%">N/A</td>						            <td class="entry" headers="d291804e678 " valign="top" width="54.54545454545454%">Available in Native PHY and ATX PLL IP parameter editors only.							Equivalent to clicking the <span class="ph uicontrol">Load								configuration from selected profile</span> and <span class="ph uicontrol">Store configuration to selected profile</span>							buttons in sequence. This operation loads the parameter settings from							stored profile specified by the <span class="ph uicontrol">Selected								reconfiguration profile</span> parameter and then stores the							parameters back to the profile.</td>					          </tr> 		          </tbody> 	        </table></div>		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707191068__table_llv_rxw_ft" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 283. &nbsp;</span>Analog PMA Settings (Optional) for Dynamic Reconfiguration</span></span><span class="desc tabledesc">The following parameters are available in the <span xmlns="" class="ph uicontrol">Analog PMA Settings (Optional)</span> tab of the Transceiver Native PHY				parameter editor. Refer to <cite xmlns="" class="cite">Changing PMA Analog Parameters</cite> for more				details. Refer to the <cite xmlns="" class="cite">Analog Parameter Settings</cite> chapter for details				about using the QSF assignments.</span></caption>				        				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th class="entry" id="d291804e1116" valign="top" width="29.166666666666668%"> Parameter </th>						            <th class="entry" id="d291804e1119" valign="top" width="20.833333333333336%"> Value </th>						            <th class="entry" id="d291804e1122" valign="top" width="50%"> Description </th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td class="entry" colspan="3" headers="d291804e1116 d291804e1119 d291804e1122 " valign="top">							              <span class="ph uicontrol">TX Analog PMA Settings </span>						            </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">							              <span class="ph uicontrol">Analog Mode (Load <span class="keyword">Intel</span>-recommended Default settings)</span>						            </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">							              <strong class="ph b">cei_11100_lr</strong> to <strong class="ph b">xfp_9950</strong>						            </td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the analog protocol mode to pre-select the TX pin swing							settings (VOD, Pre-emphasis, and Slew Rate). After loading the							pre-selected values in the Parameter Editor, if one or more of the							individual TX pin swing settings need to be changed, then enable the							option to override the <span class="keyword">Intel</span>-recommended							defaults to individually modify the settings. For details about QSF							assignments for the analog settings, refer to the <cite class="cite">Analog Parameter Settings</cite> chapter.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Override <span class="keyword">Intel</span>-recommended Analog Mode Default settings</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">On / Off</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Enables the option to override the <span class="keyword">Intel</span>-recommended settings for the selected TX Analog Mode for one or more							TX analog parameters.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Output Swing Level								(VOD)</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">0-31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the transmitter programmable output							differential voltage swing.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis First								Pre-Tap Polarity</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">Fir_pre_1t_neg, Fir_pre_1t_pos</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the polarity of the first pre-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis First								Pre-Tap Magnitude</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">0-16</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the magnitude of the first pre-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis Second								Pre-Tap Polarity</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">Fir_pre_2t_neg, Fir_pre_2t_pos</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the polarity of the second pre-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis Second								Pre-Tap Magnitude</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">0-7</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the magnitude of the second pre-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis First								Post-Tap Polarity</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">Fir_post_1t_neg, Fir_post_1t_pos</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the polarity of the first post-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis First								Post-Tap Magnitude</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">0-25</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the magnitude of the first post-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">							              <span class="ph uicontrol">Pre-Emphasis Second Post-Tap								Polarity</span>						            </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">Fir_post_2t_neg, Fir_post_2t_pos</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the polarity of the second post-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Pre-Emphasis Second								Post-Tap Magnitude</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">0-12</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the magnitude of the second post-tap for							pre-emphasis.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Slew Rate								Control</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%"> slew_r0 to slew_r5</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the slew rate of the TX output signal. Valid							values span from slowest to the fastest rate.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">High-Speed								Compensation</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">Enable / Disable</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Enables the power-distribution network (PDN) induced							inter-symbol interference (ISI) compensation in the TX driver. When							enabled, it reduces the PDN induced ISI jitter, but increases the power							consumption.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">On-Chip								termination</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">r_r1, r_r2 </td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the on-chip TX differential							termination.</td>					          </tr>					          <tr class="row">						            <td class="entry" colspan="3" headers="d291804e1116 d291804e1119 d291804e1122 " valign="top">                     <span class="ph uicontrol">RX Analog PMA settings</span>                  </td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Override <span class="keyword">Intel</span>-recommended Default settings</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">On / Off</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Enables the option to override the <span class="keyword">Intel</span>-recommended settings for one or more RX analog parameters. For							details about QSF assignments for the analog settings, refer to the								<cite class="cite">Analog Parameter Settings</cite>							chapter.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">CTLE (Continuous Time								Linear Equalizer) mode</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">non_s1_mode, s1_mode</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects between the RX high gain mode (non_s1_mode) or RX high data							rate mode (s1_mode) for the Continuous Time Linear Equalizer							(CTLE).</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">DC gain control of high								gain mode CTLE</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">no_dc_gain to stg4_gain7</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the DC gain of the Continuous Time Linear							Equalizer (CTLE) in high gain mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">AC Gain Control of High								Gain Mode CTLE</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_ctle_acgain_4s_0 to radp_ctle_acgain_4s_28 </td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the AC gain of the Continuous Time Linear							Equalizer (CTLE) in high gain mode when CTLE is in manual mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">AC Gain Control of High								Data Rate Mode CTLE</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_ctle_eqz_1s_sel_0  to radp_ctle_eqz_1s_sel_15  </td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the AC gain of the Continuous Time Linear							Equalizer (CTLE) in high data rate mode when CTLE is in manual							mode</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Variable Gain Amplifier (VGA) Voltage								Swing Select</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_vga_sel_0 to radp_vga_sel_7</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the Variable Gain Amplifier (VGA) output							voltage swing when both the CTLE and DFE blocks are in manual							mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 1 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap1_0 to radp_dfe_fxtap1_127</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 1 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 2 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap2_0 to radp_dfe_fxtap2_127</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 2 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 3 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap3_0 to radp_dfe_fxtap3_127</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 3 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 4 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap4_0 to radp_dfe_fxtap4_63</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 4 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 5 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap5_0 to radp_dfe_fxtap5_63</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 5 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 6 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap6_0 to radp_dfe_fxtap6_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 6 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 7 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap7_0 to radp_dfe_fxtap7_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 7 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 8 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap8_0 to radp_dfe_fxtap8_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 8 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 9 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap9_0 to radp_dfe_fxtap9_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 9 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 10 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap10_0 to radp_dfe_fxtap10_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 10 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">Decision Feedback Equalizer (DFE) Fixed								Tap 11 Coefficient</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">radp_dfe_fxtap11_0 to radp_dfe_fxtap11_31</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the coefficient of the fixed tap 11 of the							Decision Feedback Equalizer (DFE) when operating in manual mode.</td>					          </tr>					          <tr class="row">						            <td class="entry" headers="d291804e1116 " valign="top" width="29.166666666666668%">                     <span class="ph uicontrol">On-Chip termination</span>                  </td>						            <td class="entry" headers="d291804e1119 " valign="top" width="20.833333333333336%">r_ext0, r_r1, r_r2</td>						            <td class="entry" headers="d291804e1122 " valign="top" width="50%">Selects the on-chip RX differential							termination.</td>					          </tr>				        </tbody>			      </table></div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798386738">Analog Parameter Settings</a></div><div><a class="link" href="#nik1407040728522">Embedded Debug Features</a></div><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="#nik1398707198916" title="You can use the reconfiguration interface on the Transceiver Native PHY IP core to change the value of PMA analog features.">Changing PMA Analog Parameters</a></div><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1404875723802">
          <h1>
          
            Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract"> Dynamic reconfiguration interfaces may need to be shared between		multiple IP blocks to maximize transceiver channel utilization.  <span class="shortdesc">The Native PHY provides the ability to create channels that are either simplex or			duplex instances.</span> However, each physical transceiver channel in <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices is fully duplex.</div>		    <div class="section" id="nik1404875723802__section_N1001F_N1001C_N10001">			      <p class="p"> You can share the reconfiguration interfaces across different IP blocks by manually making a				QSF assignment. There are two cases where a dynamic reconfiguration interface might				need to be shared between multiple IP blocks:</p>			      <ul class="ul" id="nik1404875723802__ul_xrg_qpw_kr">				        <li class="li">Independent instances of simplex receivers and transmitters in the same					physical location</li>				        <li class="li">Separate CMU PLL and TX channel in the same physical location</li>			      </ul>			      <p class="p">The following example shows one Native PHY IP instance of a TX-only channel and				another instance of an RX-only channel.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1404875723802__fig_kxd_fdw_mr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 277.&nbsp;</span>Independent Instances of Simplex TX/RX in the Same Physical Location</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1404875723802__image_wz4_hdw_mr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1427402427398.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">The following example shows one Native PHY IP instance of a TX-only channel				and an instance of a CMU PLL.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1404875723802__fig_gpc_5dw_mr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 278.&nbsp;</span>Separate CMU PLL and TX Channel in the Same Physical Location</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1404875723802__image_wpg_wdw_mr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1427402429862.svg" type="image/svg+xml"></embed>			      </div></div>		    </div>		    <div class="section" id="nik1404875723802__section_N1001E_N1001B_N10001"><h2 class="title sectiontitle">Rules for Merging Reconfiguration Interfaces Across Multiple IP				Cores</h2>						      						      <p class="p">To merge				reconfiguration interfaces across multiple IP blocks, you must follow these				rules:</p>						      <ol class="ol">				        <li class="li">The control signals for the reconfiguration interfaces of the IP					blocks must be driven by the same source. The <samp class="ph codeph">reconfig_clk</samp>, <samp class="ph codeph">reconfig_reset</samp>,						<samp class="ph codeph">reconfig_write</samp>, <samp class="ph codeph">reconfig_read</samp>, <samp class="ph codeph">reconfig_address</samp>,					and <samp class="ph codeph">reconfig_writedata</samp> ports of the two					interfaces to be merged must be driven from the same source.</li>				        <li class="li"> You must make a QSF assignment to manually specify which two					reconfiguration interfaces are to be merged.<ol class="ol" id="nik1404875723802__ol_hhg_xfw_mr" type="a">						            <li class="li">Use the <span class="ph uicontrol">XCVR_RECONFIG_GROUP</span> assignment.</li>						            <li class="li">Set the <span class="ph uicontrol">To</span> field							of the assignment to either the reconfiguration interfaces of the							instances to be merged or to the pin names. The reconfiguration							interface has the string <span class="ph uicontrol">twentynm_hssi_avmm_if_inst</span>.</li>						            <li class="li">Assign the two instances to be merged to the same							reconfiguration group.</li>					          </ol>            </li>			      </ol>			      <p class="p">You cannot merge multiple reconfiguration interfaces when ADME, optional				reconfiguration logic, or embedded reconfiguration streamer are enabled in the				Native PHY IP core. <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_63" name="fnsrc_63"><sup>63</sup></a>         </p>			      <p class="p">You cannot merge the TX and RX channels when the <span class="ph uicontrol">Shared reconfiguration interface</span> parameter is				enabled in the Native PHY IP core Parameter Editor. You can merge channels only if				the reconfiguration interfaces are independent.</p>			      <p class="p">Refer to the following two examples to merge reconfiguration interfaces.</p>					    </div>	     <div class="example"><h2 class="title sectiontitle">Using reconfiguration interface names</h2>                  <p class="p">This example shows how to merge a transmit-only Native PHY instance with a				receive-only instance using the reconfiguration interface names. These instances are				assigned to reconfiguration group 0.</p>         <p class="p">For Native PHY 0âtransmit-only instance:</p>         <pre class="pre codeblock">set_instance_assignment -name XCVR_RECONFIG_GROUP 0 -to <strong class="ph b">topdesign:topdesign_inst|&lt;TX only instance name&gt;*twentynm_hssi_avmm_if_inst*</strong></pre>         <p class="p">For Native PHY 1âreceive-only instance to be merged with Native PHY 0:</p>         <pre class="pre codeblock">set_instance_assignment -name XCVR_RECONFIG_GROUP 0 -to <strong class="ph b">topdesign:topdesign_inst|&lt;RX only instance name&gt;*twentynm_hssi_avmm_if_inst*</strong></pre>      </div>      <div class="example"><h2 class="title sectiontitle">Using pin names</h2>                  <p class="p">This example shows how to merge a transmit-only Native PHY instance with a				receive-only instance using pin names. These instances are assigned to				reconfiguration group 1.</p>         <p class="p">For Native PHY 0âtransmit-only instance:</p>         <pre class="pre codeblock">set_instance_assignment -name XCVR_RECONFIG_GROUP 1 -to <strong class="ph b">tx[0]</strong></pre>         <p class="p">For Native PHY 1âreceive-only instance to be merged with Native PHY 0:</p>         <pre class="pre codeblock">set_instance_assignment -name XCVR_RECONFIG_GROUP 1 -to <strong class="ph b">rx[0]</strong></pre>      </div>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415404156118" title="Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.">Calibration</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_63" name="fntarg_63"><sup>63</sup></a>  Please refer to <cite xmlns="" class="cite">Calibration</cite> section on how to					calibrate when those features are not available.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1407040728522">
          <h1>
          
            Embedded Debug Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <div class="note note" id="nik1407040728522__note_N10012_N1000F_N10001"><span class="notetitle">Note:</span> For details on TTK usage refer to "Debugging Transceiver Links" in <em class="ph i">Quartus Prime        Standard Edition Handbook Volume 3: Verification</em>.</div>      <p class="p">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver Native PHY,      ATX PLL, fPLL, and CMU PLL IP cores provide the following optional debug features to      facilitate embedded test and debug capability:</p>      <ul class="ul" id="nik1407040728522__ul_zzl_lvk_wr">         <li class="li">Altera Debug Master Endpoint (ADME)</li>         <li class="li">Optional Reconfiguration Logic</li>      </ul>  </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/en_US/pdfs/literature/hb/qts/qts-qps-5v3.pdf" target="_blank">Quartus Prime Standard Edition Handbook Volume 3: Verification</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1430357652721">
          <h1>
          
            Altera Debug Master Endpoint 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">The ADME is a JTAG-based Avalon Memory-Mapped (Avalon-MM) master that      provides access to the transceiver and PLL registers through the system console.</span>    You can enable ADME using the <span class="ph uicontrol">Enable Altera Debug Master      Endpoint</span> option available under the <span class="keyword wintitle">Dynamic      Reconfiguration</span> tab in the Native PHY and PLL IP cores. When using ADME, the    Quartus Prime software inserts the debug interconnect fabric to connect with USB, JTAG, or other    net hosts. Select the <span class="keyword wintitle">Share Reconfiguration Interface</span>    parameter when the Native PHY IP instance has more than one channel. </div>      <p class="p">When you enable ADME in your design, you must </p>      <ul class="ul" id="mta1430357652721__ul_n1j_h45_gv">         <li class="li">connect an Avalon-MM master to the reconfiguration interface. </li>         <li class="li">OR connect the, <samp class="ph codeph">reconfig_reset</samp> signals        and ground the <samp class="ph codeph">reconfig_write</samp>, <samp class="ph codeph">reconfig_read</samp>, <samp class="ph codeph">reconfig_address</samp> and <samp class="ph codeph">reconfig_write</samp> data signals of the reconfiguration interface. If        the reconfiguration interface signals are not connected appropriately, there        is        no clock or reset for the        ADME,        and the        ADME        does        not function as expected.</li>      </ul>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1428283115002">
          <h1>
          
            Optional Reconfiguration Logic 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver      Native PHY, ATX PLL, fPLL, and CMU PLL IP cores contain soft logic for debug purposes known as      the Optional Reconfiguration Logic.</span> This soft logic provides a set of registers    that enable you to determine the state of the Native PHY and PLL IP cores.</div>      <p class="p">You can enable the following optional reconfiguration logic options in the      transceiver Native PHY and PLL IP cores:</p>      <ul class="ul" id="mta1428283115002__ul_jsx_jgs_pr">         <li class="li">Capability registers</li>         <li class="li">Control and status registers</li>         <li class="li">PRBS soft accumulators (Native PHY IP core only)</li>      </ul>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1407042976559">
          <h1>
          
            Capability Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">The capability registers			provide high level information about the transceiver channel and PLL			configuration.</span>	  </div>		    <div class="section" id="nik1407042976559__section_N1001A_N10017_N10001">			      <p class="p">The capability registers capture a set of chosen capabilities of the PHY that				cannot be reconfigured. The following capability registers are available for the				Native PHY IP core.</p>								    </div>		    <div class="section" id="nik1407042976559__section_N1003A_N10017_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1407042976559__table_N1003E_N1003A_N10017_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 284. &nbsp;</span>Capability Registers for the Native PHY IP Core</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d297512e203" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d297512e206" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d297512e209" valign="top" width="22.22222222222222%">Name</th>							              <th class="entry" id="d297512e212" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x200[7:0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">IP Identifier</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Unique identifier for the Native								PHY IP instance.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x204[0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">Status Register Enabled</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Indicates whether the status								registers have been enabled. 1'b1 indicates that the status								registers are enabled.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x205[0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">Control Register Enabled</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Indicates whether the control								registers have been enabled. 1'b1 indicates that the control								registers are enabled.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x210[7:0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">Number of Channels</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Shows the number of channels								specified for the Native PHY IP instance.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x211[7:0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">Channel Number</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Shows the unique channel								number.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x212[7:0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">Duplex</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%"> Shows the transceiver mode: <ul class="ul">									                  <li class="li">2'b00 = Unused</li>									                  <li class="li">2'b01 = TX</li>									                  <li class="li">2'b10 = RX</li>									                  <li class="li">2'b11 = Duplex</li>								                </ul>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e203 " valign="top" width="22.22222222222222%">0x213[0]</td>							              <td class="entry" headers="d297512e206 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e209 " valign="top" width="22.22222222222222%">PRBS Soft Enabled</td>							              <td class="entry" headers="d297512e212 " valign="top" width="44.44444444444444%">Indicates whether the PRBS soft								accumulators are enabled. 1âb1 indicates the accumulators are								enabled.</td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">The following capability registers are available for the PLL IP cores.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1407042976559__table_N1003E_N103A_N10017_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 285. &nbsp;</span>Capability Registers for the PLL IP Cores</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d297512e366" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d297512e369" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d297512e372" valign="top" width="22.22222222222222%">Name</th>							              <th class="entry" id="d297512e375" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d297512e366 " valign="top" width="22.22222222222222%">0x200[7:0]</td>							              <td class="entry" headers="d297512e369 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e372 " valign="top" width="22.22222222222222%">IP Identifier</td>							              <td class="entry" headers="d297512e375 " valign="top" width="44.44444444444444%">Unique identifier for the PLL IP								instance.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e366 " valign="top" width="22.22222222222222%">0x204[0]</td>							              <td class="entry" headers="d297512e369 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e372 " valign="top" width="22.22222222222222%">Status Register Enabled</td>							              <td class="entry" headers="d297512e375 " valign="top" width="44.44444444444444%">Indicates if the status registers								have been enabled or not. 1'b1 indicates that the status registers								have been enabled.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e366 " valign="top" width="22.22222222222222%">0x205[0]</td>							              <td class="entry" headers="d297512e369 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e372 " valign="top" width="22.22222222222222%">Control Register Enabled</td>							              <td class="entry" headers="d297512e375 " valign="top" width="44.44444444444444%">Indicates if the control								registers have been enabled or not. 1'b1 indicates that the control								registers have been enabled.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d297512e366 " valign="top" width="22.22222222222222%">0x210[7:0]</td>							              <td class="entry" headers="d297512e369 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d297512e372 " valign="top" width="22.22222222222222%">Master CGB Enabled</td>							              <td class="entry" headers="d297512e375 " valign="top" width="44.44444444444444%">Indicates if the Master Clock								Generation Block has been enabled. 1'b1 indicates the master CGB is								enabled.</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="mta1430364781878">
          <h1>
          
            Control and Status Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">Control and status registers are optional registers that memory-map some of the status			outputs from and control inputs to the Native PHY and PLL.</span>  </div>		    <div class="section" id="mta1430364781878__section_N10019_N10016_N10001">			      <p class="p">The following control and status registers are available for the Native PHY IP core.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1430364781878__table_N10168_N1003A_N10017_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 286. &nbsp;</span>Control Registers for the Native PHY IP Core</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d298493e200" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d298493e203" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d298493e206" valign="top" width="22.22222222222222%">Register</th>							              <th class="entry" id="d298493e209" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E0[0]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">set_rx_locktodata</samp>							              </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%"> Asserts the <samp class="ph codeph">set_rx_locktodata</samp> signal to the								receiver. 1'b1 sets the ADME <samp class="ph codeph">set_rx_locktodata</samp> register. See									<samp class="ph codeph">override_set_rx_locktodata</samp>.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E0[1]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">set_rx_locktoref</samp>							              </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%"> Asserts the <samp class="ph codeph">set_rx_locktoref</samp> signal to the								receiver. 1'b1 sets the ADME <samp class="ph codeph">set_rx_locktoref</samp> register. See									<samp class="ph codeph">override_set_rx_locktoref</samp> row below.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E0[2]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">override_set_rx_locktodata</samp>							              </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%"> Selects whether the receiver								listens to the ADME <samp class="ph codeph">set_rx_locktodata</samp> register or the <samp class="ph codeph">rx_set_locktodata</samp> port. 1'b1 indicates								that the receiver listens to the ADME <samp class="ph codeph">set_rx_locktodata</samp> register. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E0[3]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">override_set_rx_locktoref</samp>							              </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%"> Selects whether the receiver is								listens to the AMDE <samp class="ph codeph">set_rx_locktoref</samp> register or the <samp class="ph codeph">rx_set_locktoref</samp> port. 1'b1 indicates								that the receiver listens to the ADME <samp class="ph codeph">set_rx_locktoref</samp> register. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E1[0]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">rx_seriallpbken</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Enables the									<samp class="ph codeph">rx_seriallopbken</samp> feature in the transceiver.								1âb1 enables reverse serial loopback.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[0]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">rx_analogreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Drives <samp class="ph codeph">rx_analogreset</samp> when the override is set.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[1]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">rx_digitalreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Drives  <samp class="ph codeph">rx_digitalreset</samp> when the override is set.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[2]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">tx_analogreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Drives <samp class="ph codeph">tx_analogreset</samp> when the override is set.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[3]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">tx_digitalreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Drives <samp class="ph codeph">tx_digitalreset</samp> when the override is set.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[4]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">override_rx_analogreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Selects whether the receiver								listens to the ADME <samp class="ph codeph">rx_analogreset</samp>								register or the <samp class="ph codeph">rx_analogreset</samp>								port. 1'b1 indicates the receiver listens to the ADME <samp class="ph codeph">rx_analogreset</samp> register.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[5]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">override_rx_digitalreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Selects whether the receiver								listens to the ADME <samp class="ph codeph">rx_digitalreset</samp> register or the <samp class="ph codeph">rx_digitalreset</samp> port. 1'b1 indicates								the receiver listens to the ADME <samp class="ph codeph">rx_digitalreset</samp> register.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[6]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">override_tx_analogreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Selects whether the receiver								listens to the ADME <samp class="ph codeph">tx_analogreset</samp>								register or the <samp class="ph codeph">tx_analogreset</samp>								port. 1'b1 indicates the receiver listens to the ADME <samp class="ph codeph">tx_analogreset</samp> register.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e200 " valign="top" width="22.22222222222222%">0x2E2[7]</td>							              <td class="entry" headers="d298493e203 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e206 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">override_tx_digitalreset</samp>                     </td>							              <td class="entry" headers="d298493e209 " valign="top" width="44.44444444444444%">Selects whether the receiver								listens to the ADME <samp class="ph codeph">tx_digitalreset</samp> register or the <samp class="ph codeph">tx_digitalreset</samp> port. 1'b1 indicates								the receiver listens to the ADME <samp class="ph codeph">tx_digitalreset</samp> register.</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1430364781878__table_N100E8_N1003A_N10017_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 287. &nbsp;</span>Status Registers for the Native PHY IP Core</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d298493e562" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d298493e565" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d298493e568" valign="top" width="22.22222222222222%">Register</th>							              <th class="entry" id="d298493e571" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d298493e562 " valign="top" width="22.22222222222222%">0x280[0]</td>							              <td class="entry" headers="d298493e565 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e568 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">rx_is_lockedtodata</samp>							              </td>							              <td class="entry" headers="d298493e571 " valign="top" width="44.44444444444444%">Shows the status of the current								channelâs <samp class="ph codeph">rx_is_lockedtodata</samp> signal. 1âb1 indicates								the receiver is locked to the incoming data.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e562 " valign="top" width="22.22222222222222%">0x280[1]</td>							              <td class="entry" headers="d298493e565 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e568 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">rx_is_lockedtoref</samp>							              </td>							              <td class="entry" headers="d298493e571 " valign="top" width="44.44444444444444%">Shows the status of the current								channelâs <samp class="ph codeph">rx_is_lockedtoref</samp> signal. 1âb1 indicates								the receiver is locked to the reference clock. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e562 " valign="top" width="22.22222222222222%">0x281[0]</td>							              <td class="entry" headers="d298493e565 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e568 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph"> tx_cal_busy </samp>							              </td>							              <td class="entry" headers="d298493e571 " valign="top" width="44.44444444444444%">Shows the status of the								transmitter calibration status. 1âb1 indicates the transmitter								calibration is in progress.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e562 " valign="top" width="22.22222222222222%">0x281[1]</td>							              <td class="entry" headers="d298493e565 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e568 " valign="top" width="22.22222222222222%">								                <samp class="ph codeph">rx_cal_busy</samp>							              </td>							              <td class="entry" headers="d298493e571 " valign="top" width="44.44444444444444%">Shows the status of the receiver								calibration status. 1âb1 indicates the receiver calibration is in								progress.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e562 " valign="top" width="22.22222222222222%">0x281[2]</td>							              <td class="entry" headers="d298493e565 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e568 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">avmm_busy</samp>                     </td>							              <td class="entry" headers="d298493e571 " valign="top" width="44.44444444444444%">Shows the status of the internal configuration bus								arbitration. 1âb1 indicates PreSICE has control of the internal								configuration bus. 1'b0 indicates the user has control of the								internal configuration bus. Refer to the <cite class="cite">Arbitration</cite> section for more details. For more details								about calibration registers and performing user recalibration, refer								to the <cite class="cite">Calibration</cite> chapter.</td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">The following control and status registers are available for the PLL IP cores.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1430364781878__table_N10118_N10043_N1001E_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 288. &nbsp;</span>Control Registers for the PLL IP Cores</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d298493e706" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d298493e709" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d298493e712" valign="top" width="22.22222222222222%">Register</th>							              <th class="entry" id="d298493e715" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d298493e706 " valign="top" width="22.22222222222222%">0x2E0[0]</td>							              <td class="entry" headers="d298493e709 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e712 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_powerdown</samp>                     </td>							              <td class="entry" headers="d298493e715 " valign="top" width="44.44444444444444%">Drives the PLL powerdown when the								Override is set.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e706 " valign="top" width="22.22222222222222%">0x2E0[1]</td>							              <td class="entry" headers="d298493e709 " valign="top" width="11.11111111111111%">RW</td>							              <td class="entry" headers="d298493e712 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">override_pll_powerdown</samp>                     </td>							              <td class="entry" headers="d298493e715 " valign="top" width="44.44444444444444%">Selects whether the receiver listens to the ADME									<samp class="ph codeph">pll_powerdown</samp> register or the									<samp class="ph codeph">pll_powerdown</samp> port. 1âb1								indicates the receiver								listens								to the ADME <samp class="ph codeph">pll_powerdown</samp>.</td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1430364781878__table_N1003F_N1003B_N1001B_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 289. &nbsp;</span>Status Registers for the PLL IP Cores</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d298493e791" valign="top" width="22.22222222222222%">Address</th>							              <th class="entry" id="d298493e794" valign="top" width="11.11111111111111%">Type</th>							              <th class="entry" id="d298493e797" valign="top" width="22.22222222222222%">Register</th>							              <th class="entry" id="d298493e800" valign="top" width="44.44444444444444%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d298493e791 " valign="top" width="22.22222222222222%">0x280[0]</td>							              <td class="entry" headers="d298493e794 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e797 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_locked</samp>                     </td>							              <td class="entry" headers="d298493e800 " valign="top" width="44.44444444444444%">Indicates if the PLL is locked.								1'b1 indicates the PLL is locked.</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e791 " valign="top" width="22.22222222222222%">0x280[1]</td>							              <td class="entry" headers="d298493e794 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e797 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">pll_cal_busy</samp>                     </td>							              <td class="entry" headers="d298493e800 " valign="top" width="44.44444444444444%">Indicates the calibration status.								1'b1 indicates the PLL is currently being calibrated. </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d298493e791 " valign="top" width="22.22222222222222%">0x280[2]</td>							              <td class="entry" headers="d298493e794 " valign="top" width="11.11111111111111%">RO</td>							              <td class="entry" headers="d298493e797 " valign="top" width="22.22222222222222%">                        <samp class="ph codeph">avmm_busy</samp>                     </td>							              <td class="entry" headers="d298493e800 " valign="top" width="44.44444444444444%">Shows the status of the internal configuration bus								arbitration. 1âb1 indicates PreSICE has control of the internal								configuration bus. 1'b0 indicates the user has control of the								internal configuration bus. Refer to the <cite class="cite">Arbitration</cite> section for more details.</td>						            </tr>					          </tbody>				        </table></div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1407098811799">
          <h1>
          
            PRBS Soft Accumulators 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	    	  <div class="body refbody"><div class="abstract">       <span class="shortdesc">The			Pseudo Random Binary Sequence (PRBS) soft accumulators are used in conjunction with the			hard PRBS blocks in the transceiver channel.</span> This section describes the soft		logic that can be added to the Native PHY IP core. To enable this option, turn on the			<span class="keyword wintitle">Enable PRBS Soft Accumulators</span> option in the Native PHY IP Parameter		Editor.</div>      <div class="section" id="nik1407098811799__section_N10024_N10016_N10001">The PRBS soft accumulator has three			control bits (Enable, Reset, and Snapshot) and one status bit (PRBS Done).<ul class="ul" id="nik1407098811799__ul_zv3_ntw_kr">				        <li class="li">					          <span class="ph uicontrol">Enable</span> bitâused to turn on the					accumulation logic. This bit is also used for selective error accumulation and					to pause the sequence.</li>				        <li class="li">               <span class="ph uicontrol">Reset</span> bitâresets the PRBS					polynomial and the bit and error accumulators. It also resets the snapshot					registers if independent channel snapshots are used.</li>				        <li class="li">               <span class="ph uicontrol">Snapshot</span> bitâcaptures the					current value of the accumulated bits and the errors simultaneously. This					neutralizes the impact of the added read time when the Avalon-MM interface is					used. Capturing a snapshot provides an accurate error count with respect to the					bit count at a specific time.</li>				        <li class="li">               <span class="ph uicontrol">PRBS Done</span> bitâindicates					the PRBS checker has had sufficient time to lock to the incoming pattern.</li>			      </ul>         <p class="p">For example, to capture the accumulated errors at any instance				of time and read them back, you can perform the following operations.</p>         <ol class="ol" id="nik1407098811799__ol_rjc_ptl_wr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li">Perform read-modify-write to address 0x300 and set bit 0 to					1'b1. This action enables the error and bit counters.</li>				        <li class="li">To capture the errors accumulated at a particular instant,					perform read-modify-write to address 0x300 and set bit 2 to 1'b1. This takes a					snapshot of the error counters and stores the value to the error count					registers.</li>				        <li class="li">To read the number of errors accumulated when the snapshot was					captured, perform a read from the corresponding error registers 0x301 to					0x307.</li>				        <li class="li">To reset the bit and error accumulators, perform a					read-modify-write to address 0x300 bit 1.</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>			      </ol>         <div class="note note" id="nik1407098811799__note_N10065_N10020_N1001D_N10001"><span class="notetitle">Note:</span> You can enable the				error and bit counters (0x300[0]) and capture the accumulated bits and errors at				different times. The error count registers and bit count registers are updated with				the latest counter values as long as the counter enable bit is set.</div>         <p class="p">Use the PRBS soft accumulators to count the number of accumulated				bits and errors when the hard PRBS blocks are used. PRBS soft accumulators are				word-based counter. The value read out from the PRBS soft accumulators represent the				number of words counted. Hence, in order to obtain the total accumulated bit, user				needs to multiply the value read out from the Accumulated bit pass through count				[49:0] registers with the width of PCS-PMA interface. For Accumulated error count				[49:0] registers, it				counts				one as long as there are bit errors in a word (be it one bit error in a word or all				the bits in a word are erroneous). Hence, the Accumulated error count [49:0]				registers				do				not give absolute bit errors counted. For each count, the absolute bit errors could				range from one to the width of PCS-PMA interface.</p>         <p class="p">For more				information about using the hard PRBS blocks, refer to the "Using Data Pattern				Generators and Checkers" section.</p>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1407098811799__table_iv1_4wl_wr" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 290. &nbsp;</span>PRBS Accumulator Registers</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d300741e247" valign="top" width="20%">Address</th>							              <th class="entry" id="d300741e250" valign="top" width="10%">Type</th>							              <th class="entry" id="d300741e253" valign="top" width="30%">Name</th>							              <th class="entry" id="d300741e256" valign="top" width="40%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x300[0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RW</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Counter enable (enables both error and bit								counters)</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Counter enable (enables both error and bit								counters)</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x300[1]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RW</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Reset</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Reset the error accumulators</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x300[2]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RW</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Error Count Snapshot</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Snapshot captures the current value of								accumulated bits and the errors at that time instance</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x300[3]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">PRBS Done</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">PRBS Done when asserted indicates the verifier								has captured consecutive PRBS patterns and first pass of polynomial								is complete</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x301[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [7:0]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [7:0]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x302[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [15:8]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [15:8]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x303[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [23:16]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [23:16]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x304[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [31:24]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [31:24]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x305[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [39:32]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [39:32]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x306[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [47:40]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [47:40]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x307[1:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated error count [49:48]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated error count [49:48]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x30D[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[7:0]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[7:0]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x30E[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[15:8]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[15:8]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x30F[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[23:16]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[23:16]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x310[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[31:24]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[31:24]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x311[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[39:32]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[39:32]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x312[7:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[47:40]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through count[47:40]</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d300741e247 " valign="top" width="20%">0x313[1:0]</td>							              <td class="entry" headers="d300741e250 " valign="top" width="10%">RO</td>							              <td class="entry" headers="d300741e253 " valign="top" width="30%">Accumulated bit pass through count[49:48]</td>							              <td class="entry" headers="d300741e256 " valign="top" width="40%">Accumulated bit pass through								count[49:48]</td>						            </tr>					          </tbody>				        </table></div>         <div class="note note" id="nik1407098811799__note_N10269_N10023_N10020_N10001"><span class="notetitle">Note:</span>             <span class="keyword">Intel</span> recommends that you disable the byte				serializer and deserializer blocks when using the soft PRBS accumulators. When the				byte serializer and deserializer blocks are enabled, the number of bits counted are				halved because the clock is running at half the rate.</div>      </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="#nik1398707199337" title="The Arria 10 transceivers contain hardened data generators and checkers to provide a simple and easy way to verify and characterize high speed links. Hardening the data generators and verifiers saves FPGA fabric logic resources. The pattern generator block supports the following patterns:">Using Data Pattern Generators and Checkers</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707199337">
          <h1>
          
            Using Data Pattern Generators and Checkers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body conbody"><div class="abstract"> 	      <span class="shortdesc"> The <span class="keyword">               Arria<sup>Â®</sup> 10 </span> transceivers			contain hardened data generators and checkers to provide a simple and easy way to verify			and characterize high speed links. Hardening the data generators and verifiers saves			FPGA fabric logic resources. The pattern generator block supports the following			patterns: </span>   </div> 	     <ul class="ul" id="nik1398707199337__ul_38CE5789922D4D29A3774D8D31613BC8">		       <li class="li" id="nik1398707199337__li_35444089F9FD49EAAA206DF5CCC2B491">Pseudo Random Binary		  Sequence (PRBS)		</li>			      <li class="li" id="nik1398707199337__li_B3727DBFDACB4222BC53D365DE9C6926">Pseudo Random Pattern (PRP) </li>	     </ul>		    <p class="p">The pattern generators and checkers are supported only for non-bonded channels.</p>  </div> <div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1398707199759">
          <h1>
          
            Using PRBS Data Pattern Generator and Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
        <div class="body refbody"><div class="abstract">		     <span class="shortdesc"> Use the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> PRBS			generator and checker to simulate traffic and easily characterize high-speed links			without fully implementing any upper protocol stack layer.</span> The PRBS		generator generates a self-aligning pattern and covers a known number of unique sequences.		Because the PRBS pattern is generated by a Linear Feedback Shift Register (LFSR), the next		pattern can be determined from the previous pattern. When the PRBS checker receives a		portion of the received pattern, it can generate the next sequence of bits to verify whether		the next data sequence received is correct.</div> 	     <div class="section" id="nik1398707199759__section_9DE1BB10554C4DF2B302366FB16F7731"> 		       <p class="p"> The PRBS generator and checker are shared between the Standard and Enhanced				datapaths through the PCS. Therefore, they have only one set of control signals and				registers. The data lines from the various PCSs and shared PRBS generator are MUXed				before they are sent to the PMA. When the PRBS generator is enabled, the data on the				PRBS data lines is selected to be sent to the PMA. Either the data from the PCS or				the data generated from the PRBS generator can be sent to the PMA at any time.</p> 		       <p class="p">The PRBS generator and checker can be configured for two widths of the PCS-PMA				interface: 10 bits and 64 bits. PRBS9 is available in both 10-bit and 64-bit PCS-PMA				widths. All other PRBS patterns are available in 64-bit PCS-PMA width only. The PRBS				generator and checker patterns can only be used when the PCS-PMA interface width is				configured to 10 bits or 64 bits. For any other PCS-PMA width, to ensure the correct				clocks are provided to the PRBS blocks you must first reconfigure the width to				either 10 or 64 bits before using the PRBS generator and checker. For example, when				the transceiver is configured to a 20-bit PCS/PMA interface, you must first				reconfigure the PCS-PMA width to 10 bits before setting up the PRBS generator and				checker. The PRBS setup				does				not automatically change the PCS/PMA width.</p>			      <p class="p">The 10-bit PCS-PMA width for PRBS9 is available for lower frequency testing.				You can configure PRBS9 in either 10-bit or 64-bit width, based on the data rate.				The FPGA fabric-PCS interface must run in the recommended speed range of the FPGA				core. Therefore, you must configure PRBS9 in one of the two bit width modes, so that				the FPGA fabric-PCS interface parallel clock runs in this operating range.</p>			      <p class="p">Examples:</p>			      <ul class="ul" id="nik1398707199759__ul_jvy_m3w_mr">				        <li class="li">If you want to use PRBS9 and the data rate is 2.5 Gbps, you can use the					PRBS9 in 10-bit mode (PCS-PMA width = 10). In this case, the parallel clock					frequency = Data rate / PCS-PMA width = 2500 Mbps/10 = 250 MHz.</li>				        <li class="li">If you want to use PRBS9 and the data rate is 6.4 Gbps, you can use the PRBS9 in 64-bit mode					(PCS-PMA width = 64). In this case, the parallel clock frequency = Data rate /					PCS-PMA width = 6400 Mbps/64 = 100 MHz.</li>				        <li class="li">If you want to use PRBS9 and the data rate is 12.5 Gbps, you can use the PRBS9 in 64 bit					mode (PCS-PMA width = 64). In this case, the parallel clock frequency = Data					rate / PCS-PMA width = 12500 Mbps/64 = 195.3125 MHz.</li>			      </ul> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707199759__table_08CD798A831041F5AD8529B836F85DA8" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 291. &nbsp;</span> PRBS Supported Polynomials and Data Widths</span></span><span class="desc tabledesc">Use the 10-bit mode of PRBS9 when the data rate is lower than 3 Gbps.</span></caption> 		              		              		                             		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d302379e190" valign="top" width="25%">Pattern 				</th> 				                 <th align="center" class="entry" id="d302379e193" valign="top" width="50%">Polynomial 				</th> 				                 <th align="center" class="entry" id="d302379e196" valign="top" width="12.5%">64-Bit 				</th> 				                 <th align="center" class="entry" id="d302379e199" valign="top" width="12.5%">10-Bit 				</th> 			               </tr>               </thead> 		             <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d302379e190 " valign="top" width="25%">PRBS7</td>							              <td align="center" class="entry" headers="d302379e193 " valign="top" width="50%"> G(x) = 1+ x<sup class="ph sup">6</sup> + x<sup class="ph sup">7</sup>							              </td>							              <td align="center" class="entry" headers="d302379e196 " valign="top" width="12.5%">X</td>							              <td align="center" class="entry" headers="d302379e199 " valign="top" width="12.5%">&nbsp;</td>						            </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d302379e190 " valign="top" width="25%">PRBS9 </td> 				                 <td align="center" class="entry" headers="d302379e193 " valign="top" width="50%"> G(x) = 1+ x<sup class="ph sup">5</sup> + x<sup class="ph sup">9</sup> 				                 </td> 				                 <td align="center" class="entry" headers="d302379e196 " valign="top" width="12.5%">X</td> 				                 <td align="center" class="entry" headers="d302379e199 " valign="top" width="12.5%">X</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d302379e190 " valign="top" width="25%">PRBS15 </td> 				                 <td align="center" class="entry" headers="d302379e193 " valign="top" width="50%"> G(x) = 1+ x<sup class="ph sup">14</sup> + x<sup class="ph sup">15</sup> 				                 </td> 				                 <td align="center" class="entry" headers="d302379e196 " valign="top" width="12.5%">X</td> 				                 <td align="center" class="entry" headers="d302379e199 " valign="top" width="12.5%"> 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d302379e190 " valign="top" width="25%">PRBS23 </td> 				                 <td align="center" class="entry" headers="d302379e193 " valign="top" width="50%"> G(x) = 1+ x<sup class="ph sup">18</sup> + x<sup class="ph sup">23</sup> 				                 </td> 				                 <td align="center" class="entry" headers="d302379e196 " valign="top" width="12.5%">X</td> 				                 <td align="center" class="entry" headers="d302379e199 " valign="top" width="12.5%"> 				</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d302379e190 " valign="top" width="25%">PRBS31 </td> 				                 <td align="center" class="entry" headers="d302379e193 " valign="top" width="50%"> G(x) = 1+ x<sup class="ph sup">28</sup> + x<sup class="ph sup">31</sup> 				                 </td> 				                 <td align="center" class="entry" headers="d302379e196 " valign="top" width="12.5%">X							</td> 				                 <td align="center" class="entry" headers="d302379e199 " valign="top" width="12.5%"> 				</td> 			               </tr> 		             </tbody> 		          </table></div>			      <p class="p">The PRBS checker has the following control and status signals available to the FPGA				fabric:</p>			      <ul class="ul" id="nik1398707199759__ul_ijf_1bq_vs">				        <li class="li">               <samp class="ph codeph">rx_prbs_done</samp>âIndicates the PRBS sequence has completed one full					cycle. It stays high until you reset it with					<samp class="ph codeph">rx_prbs_err_clr</samp>.</li>				        <li class="li">               <samp class="ph codeph">rx_prbs_err</samp>âGoes high if an error occurs. This signal is					pulse-extended to allow you to capture it in the RX FPGA CLK domain.</li>				        <li class="li">               <samp class="ph codeph">rx_prbs_err_clr</samp>âUsed to reset the <samp class="ph codeph">rx_prbs_err						signal</samp>.</li>			      </ul>			      <p class="p">Enable the PRBS checker control and status ports through the Native PHY IP				Parameter Editor in the Quartus Prime software.</p>			      <p class="p">Use the PRBS soft accumulators to count the number of accumulated bits and				errors when the hard PRBS blocks are used. For more information about using the				accumulators and reading the error values, refer to the <cite class="cite">PRBS Soft					Accumulators</cite> section.</p>				 	      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 292. &nbsp;</span> Register Map for PRBS Generators for bonded and non bonded designs </span></span></caption>	 			          	 			          	 			          	 			          	 			          	 			          	 			          	 			          <thead align="left" class="thead">	 				            <tr class="row">	 					              <th class="entry" id="d302379e379" valign="top" width="11.11111111111111%">	 						                <strong class="ph b">Reconfiguration Address (HEX)</strong>	 					              </th>	 					              <th class="entry" id="d302379e385" valign="top" width="11.11111111111111%">	 						                <strong class="ph b">Reconfiguration Bit</strong>	 					              </th>	 					              <th class="entry" id="d302379e391" valign="top" width="16.666666666666664%">	 						                <strong class="ph b">Attribute Name</strong>	 					              </th>	 					              <th class="entry" id="d302379e397" valign="top" width="11.11111111111111%">	 						                <strong class="ph b">Related Addresses</strong>	 					              </th>	 					              <th class="entry" id="d302379e403" valign="top" width="16.666666666666664%">	 						                <strong class="ph b">Attribute Encoding</strong>	 					              </th>	 					              <th class="entry" id="d302379e410" valign="top" width="11.11111111111111%">	 						                <strong class="ph b">Bit Encoding</strong>	 					              </th>	 					              <th class="entry" id="d302379e416" valign="top" width="22.22222222222222%">	 						                <strong class="ph b">Description</strong>	 					              </th>	 				            </tr>	 			          </thead>	 			          <tbody class="tbody">	 				            <tr class="row">	 					              <td class="entry" headers="d302379e379 " rowspan="5" valign="top" width="11.11111111111111%"> 0x006 </td>	 					              <td class="entry" headers="d302379e385 " valign="top" width="11.11111111111111%"> [2:0] </td>	 					              <td class="entry" headers="d302379e391 " valign="top" width="16.666666666666664%"> tx_pma_data_sel </td>	 					              <td class="entry" headers="d302379e397 " valign="top" width="11.11111111111111%"> 0x8 </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_pat </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 3'b100 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Select PRBS Generator	 						Block</td>	 				            </tr>	 					 				            <tr class="row">	 					              <td class="entry" headers="d302379e385 " rowspan="2" valign="top" width="11.11111111111111%">[3] </td>	 					              <td class="entry" headers="d302379e391 " rowspan="2" valign="top" width="16.666666666666664%">prbs9_dwidth </td>	 					              <td class="entry" headers="d302379e397 " rowspan="2" valign="top" width="11.11111111111111%"> </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs9_10b </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b1 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS9 in 10-bit mode	 					</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs9_64b </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS9 in 64-bit mode	 					</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e385 " rowspan="2" valign="top" width="11.11111111111111%">[6] </td>	 					              <td class="entry" headers="d302379e391 " rowspan="2" valign="top" width="16.666666666666664%">prbs_clken </td>	 					              <td class="entry" headers="d302379e397 " rowspan="2" valign="top" width="11.11111111111111%"> </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_clk_dis </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Disable PRBS generator clock	 					</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_clk_en </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b1 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS generator clock	 					</td>	 				            </tr>	 					 				            <tr class="row">	 					              <td class="entry" headers="d302379e379 " rowspan="5" valign="top" width="11.11111111111111%">0x007 </td>	 					              <td class="entry" headers="d302379e385 " rowspan="5" valign="top" width="11.11111111111111%"> [7:4] </td>	 					              <td class="entry" headers="d302379e391 " rowspan="5" valign="top" width="16.666666666666664%"> prbs_gen_pat </td>	 					              <td class="entry" headers="d302379e397 " rowspan="5" valign="top" width="11.11111111111111%"> 0x8 </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_7</td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 4'b0001 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS7 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_9 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 4'b0010 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS9 pattern </td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%">prbs_15 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%">4'b0100</td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%">Enable PRBS15 pattern </td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_23 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 4'b1000 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS23 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_31 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 4'b0000</td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS31 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e379 " rowspan="6" valign="top" width="11.11111111111111%">0x008 </td>	 					              <td class="entry" headers="d302379e385 " rowspan="5" valign="top" width="11.11111111111111%">[4] </td>	 					              <td class="entry" headers="d302379e391 " rowspan="5" valign="top" width="16.666666666666664%">prbs_gen_pat </td>	 					              <td class="entry" headers="d302379e397 " rowspan="5" valign="top" width="11.11111111111111%">0x7 </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_7 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS7 pattern</td>	 				            </tr>	 					 					 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_9 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS9 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_15 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS15 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_23 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b0 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS23 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_31 </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 1'b1 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS31 pattern</td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e385 " valign="top" width="11.11111111111111%">[6:5] </td>	 					              <td class="entry" headers="d302379e391 " valign="top" width="16.666666666666664%"> tx_pma_data_sel </td>	 					              <td class="entry" headers="d302379e397 " valign="top" width="11.11111111111111%">0x6 </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> prbs_pat </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 2'b00 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> Enable PRBS generator </td>	 				            </tr>	 					 				            <tr class="row">	 					              <td class="entry" headers="d302379e379 " rowspan="2" valign="top" width="11.11111111111111%">0x110 </td>	 					              <td class="entry" headers="d302379e385 " rowspan="2" valign="top" width="11.11111111111111%">[2:0] </td>	 					              <td class="entry" headers="d302379e391 " rowspan="2" valign="top" width="16.666666666666664%">ser_mode </td>	 					              <td class="entry" headers="d302379e397 " rowspan="2" valign="top" width="11.11111111111111%"> </td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> sixty_four_bit </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 3'b011 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> 64-bit mode </td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%"> ten_bit </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%"> 3'b100 </td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%"> 10-bit mode </td>	 				            </tr>	 				            <tr class="row">	 					              <td class="entry" headers="d302379e379 " valign="top" width="11.11111111111111%">0x111</td>	 					              <td class="entry" headers="d302379e385 " valign="top" width="11.11111111111111%">[4:0]</td>	 					              <td class="entry" headers="d302379e391 " valign="top" width="16.666666666666664%">x1_clock_source_sel</td>	 					              <td class="entry" headers="d302379e397 " valign="top" width="11.11111111111111%">0x119</td>	 					              <td class="entry" headers="d302379e403 " valign="top" width="16.666666666666664%">xn_non_bonding<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_64" name="fnsrc_64"><sup>64</sup></a>                     </td>	 					              <td class="entry" headers="d302379e410 " valign="top" width="11.11111111111111%">5'b11000</td>	 					              <td class="entry" headers="d302379e416 " valign="top" width="22.22222222222222%">Enables xn non bonding</td>	 				            </tr>	 			          </tbody>	 		        </table></div>						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 293. &nbsp;</span>Register Map for PRBS Checker for bonded and non bonded					designs</span></span></caption>					          					          					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d302379e788" valign="top" width="14.634146341463413%">								                <strong class="ph b">Reconfiguration Address (HEX)</strong>							              </th>							              <th class="entry" id="d302379e794" valign="top" width="14.634146341463413%">Reconfiguration Bit</th>							              <th class="entry" id="d302379e797" valign="top" width="14.634146341463413%">Attribute Name</th>							              <th class="entry" id="d302379e800" valign="top" width="12.195121951219512%">Related Addresses</th>							              <th class="entry" id="d302379e803" valign="top" width="14.634146341463413%">Attribute Encoding</th>							              <th class="entry" id="d302379e807" valign="top" width="9.75609756097561%">Bit Encoding</th>							              <th class="entry" id="d302379e810" valign="top" width="19.51219512195122%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d302379e788 " rowspan="2" valign="top" width="14.634146341463413%">0x00A</td>							              <td class="entry" headers="d302379e794 " rowspan="2" valign="top" width="14.634146341463413%">[7]</td>							              <td class="entry" headers="d302379e797 " rowspan="2" valign="top" width="14.634146341463413%">prbs_clken</td>							              <td class="entry" headers="d302379e800 " rowspan="2" valign="top" width="12.195121951219512%">&nbsp;</td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbs_clk_dis</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">1'b0</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Disable PRBS checker clock</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbs_clk_en</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">1'b1</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Enable PRBS checker clock</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e788 " rowspan="9" valign="top" width="14.634146341463413%">0x00B</td>							              <td class="entry" headers="d302379e794 " rowspan="4" valign="top" width="14.634146341463413%">[3:2]</td>							              <td class="entry" headers="d302379e797 " rowspan="4" valign="top" width="14.634146341463413%">rx_prbs_mask </td>							              <td class="entry" headers="d302379e800 " rowspan="4" valign="top" width="12.195121951219512%"> </td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbsmask1024 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">2'b11 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Counter threshold to 1023 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbsmask128</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">2'b00</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Counter threshold to 127</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbsmask256 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 2'b01 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Counter threshold to 255 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbsmask512 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 2'b10 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Counter threshold to 511 </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e794 " rowspan="5" valign="top" width="14.634146341463413%">[7:4]</td>							              <td class="entry" headers="d302379e797 " rowspan="5" valign="top" width="14.634146341463413%">prbs_ver</td>							              <td class="entry" headers="d302379e800 " rowspan="5" valign="top" width="12.195121951219512%">0xC</td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_7</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 4'b0001 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS7 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_9 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 4'b0010</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS9 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbs_15 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">4'b0100</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">Enable PRBS15 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_23 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 4'b1000</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS23 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_31 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 4'b0000</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS31 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e788 " rowspan="7" valign="top" width="14.634146341463413%">0x00C</td>							              <td class="entry" headers="d302379e794 " rowspan="5" valign="top" width="14.634146341463413%">[0]</td>							              <td class="entry" headers="d302379e797 " rowspan="5" valign="top" width="14.634146341463413%">prbs_ver</td>							              <td class="entry" headers="d302379e800 " rowspan="5" valign="top" width="12.195121951219512%">0xB</td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_7 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 1'b0 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS7 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_9 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 1'b0 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS9 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_15 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 1'b0 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS15 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_23 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 1'b0 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS23 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%"> prbs_31 </td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%"> 1'b1 </td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%"> Enable PRBS31 pattern</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e794 " rowspan="2" valign="top" width="14.634146341463413%">[3]</td>							              <td class="entry" headers="d302379e797 " rowspan="2" valign="top" width="14.634146341463413%">prbs9_dwidth</td>							              <td class="entry" headers="d302379e800 " rowspan="2" valign="top" width="12.195121951219512%">&nbsp;</td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbs9_10b</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">1'b1</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">PRBS9 10-bit</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">prbs9_64b</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">1'b0</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">PRBS9 64-bit</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e788 " rowspan="2" valign="top" width="14.634146341463413%">0x13F</td>							              <td class="entry" headers="d302379e794 " rowspan="2" valign="top" width="14.634146341463413%">[3:0]</td>							              <td class="entry" headers="d302379e797 " rowspan="2" valign="top" width="14.634146341463413%">deser_factor</td>							              <td class="entry" headers="d302379e800 " rowspan="2" valign="top" width="12.195121951219512%">&nbsp;</td>							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">10</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">4'b0001</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">10-bit mode</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d302379e803 " valign="top" width="14.634146341463413%">64</td>							              <td class="entry" headers="d302379e807 " valign="top" width="9.75609756097561%">4'b1110</td>							              <td class="entry" headers="d302379e810 " valign="top" width="19.51219512195122%">64-bit mode</td>						            </tr>					          </tbody>				        </table></div> 	     </div>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407098811799" title="The Pseudo Random Binary Sequence (PRBS) soft accumulators are used in conjunction with the hard PRBS blocks in the transceiver channel.">PRBS Soft Accumulators</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_64" name="fntarg_64"><sup>64</sup></a>  You must read and									save the value in the register 0x111[5:0] before changing the										<samp xmlns="" class="ph codeph">x1_clcok_source_sel</samp>									setting to xN non bonding. To disable the PRBS generator, write									the original values back into the read-modify-write									address.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707200243">
          <h1>
          
            Enabling the PRBS Data Generator in non bonded designs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		     <span class="shortdesc">You must perform a sequence of read-modify-writes to addresses			0x006, 0x007, 0x008, and 0x110 to enable either the PRBS data generator.</span> To		enable either the PRBS data generator, follow these steps: </div> 	     <ol class="ol steps" id="nik1398707200243__steps_8EC7466153654ECC86980DB0F148A2FE"><li class="li step stepexpand" id="nik1398707200243__step_418A813BC687456F87CDABAF4501411BNIC"> 		          <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>         </li><li class="li step stepexpand" id="nik1398707200243__step_418A813BC687456F87CDABAF4501411B">				        <span class="ph cmd"> Perform a read-modify-write to address 0x006 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="nik1398707200243__step_F2D3D05EA13A41538E9186662A1C0EA3">				        <span class="ph cmd"> Perform a read-modify-write to address 0x007 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="nik1398707200243__step_N10047_N1001C_N10019_N10001">				        <span class="ph cmd">Perform a read-modify-write to address 0x008 according to						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="nik1398707200243__step_9FA7D21168D14F44A33871A88862B9DE">            <span class="ph cmd"> Perform a read-modify-write to address 0x110 with the specified width. This					data width is either 64-bit or 10-bit.</span> 		       </li><li class="li step stepexpand" id="nik1398707200243__step_N1006C_N1001C_N10019_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup stepresult"> To disable the PRBS generator, write the original values back into					the read-modify-write addresses in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>. </div>			      </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div><div><a class="link" href="#mta1428290708115">Arbitration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1428344054486">
          <h1>
          
            Examples of Enabling the PRBS9 and PRBS31 Pattern Generators in non bonded designs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS9 pattern generator in 10-bit mode</h2>			      			      <ol class="ol" id="mta1428344054486__ol_cz4_4dd_nr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x006[7:0] with the following bits:					8âb01- - 1100</li>				        <li class="li">Perform a read-modify-write to address x007[7:0] with the following bits:					8âb0010 - - - - </li>				        <li class="li">Perform a read-modify-write to address x008[7:0] with the following bits:					8âb - 000 - - - -</li>				        <li class="li">Perform a read-modify-write to address x110[7:0] with the following bits:					8âb - - - - - 100</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1428344054486__note_N104AC_N10488_N10019_N10001"><span class="notetitle">Note:</span> A dash (-) indicates that the				corresponding bit value should not be modified during read-modify-write.</div>		    </div>		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS31 pattern generator in 64-bit mode</h2>			      			      <ol class="ol" id="mta1428344054486__ol_ip4_ckx_pr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x006[7:0] with the following bits:					8âb01- - 0100</li>				        <li class="li">Perform a read-modify-write to address x007[7:0] with the following bits:					8âb0000 - - - - </li>				        <li class="li">Perform a read-modify-write to address x008[7:0] with the following bits:					8âb - 001 - - - -</li>				        <li class="li">Perform a read-modify-write to address x110[7:0] with the following bits:					8âb - - - - - 011</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1428344054486__note_N10072_N10048_N1000E_N10001"><span class="notetitle">Note:</span> A dash (-) indicates that the				corresponding bit value should not be modified during read-modify-write.</div>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="pra1458073043039">
          <h1>
          
            Enabling the PRBS Data Generator in bonded designs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body taskbody"><div class="abstract">		     <span class="shortdesc">You must perform a sequence of read-modify-writes to addresses			0x006, 0x007, 0x008, and 0x110, 0x111and to enable either the PRBS data generator in			bonded designs.</span> To enable either the PRBS data generator, follow these		steps: </div>		    <ol class="ol steps" id="pra1458073043039__steps_8EC7466153654ECC86980DB0F148A2FE"><li class="li step stepexpand" id="pra1458073043039__step_418A813BC687456F87CDABAF4501411BNIC">				        <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_418A813BC687456F87CDABAF4501411B">				        <span class="ph cmd"> Perform a read-modify-write to address 0x006 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_F2D3D05EA13A41538E9186662A1C0EA3">				        <span class="ph cmd"> Perform a read-modify-write to address 0x007 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_N10047_N1001C_N10019_N10001">				        <span class="ph cmd">Perform a read-modify-write to address 0x008 according to						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_9FA7D21168D14F44A33871A88862B9DE">				        <span class="ph cmd"> Perform a read-modify-write to address 0x110 with the					specified width. This data width is either 64-bit or 10-bit.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_N1006E_N1001C_N10019_N10001">				        <span class="ph cmd">Perform a read-modify-write to address 0x111 according to						<a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>. You must read and save the value in the register 0x111[5:0]					before changing the <samp class="ph codeph">x1_clock_source_sel</samp>					setting to xN non bonding.</span>			      </li><li class="li step stepexpand" id="pra1458073043039__step_N1006C_N1001C_N10019_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup stepresult"> To disable the PRBS generator, write the original values back into					the read-modify-write addresses in <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_BAE914B235BF4DBEA8603B053DC910C6">Register Map for PRBS Generators for bonded and non bonded						designs</a>. </div>			      </li></ol>	  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="pra1458590032766">
          <h1>
          
            Examples of Enabling the PRBS9 and PRBS31 Pattern Generators in bonded designs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS9 pattern generator in 10-bit mode</h2>			      			      <ol class="ol" id="pra1458590032766__ol_pdp_2bv_jv">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x006[7:0] with the					following bits: 8âb01- - 1100</li>				        <li class="li">Perform a read-modify-write to address x007[7:0] with the					following bits: 8âb0010 - - - - </li>				        <li class="li">Perform a read-modify-write to address x008[7:0] with the					following bits: 8âb - 000 - - - -</li>				        <li class="li">Perform a read-modify-write to address x110[7:0] with the					following bits: 8âb - - - - - 100</li>				        <li class="li">Perform a read-modify-write to address x111[5:0] with the following bits:					8'b---11000. You must read and save the value in the register 0x111[5:0] before					changing the <samp class="ph codeph">x1_clock_source_sel</samp> setting to xN non					bonding.</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="pra1458590032766__note_N10050_N10012_N1000F_N10001"><span class="notetitle">Note:</span> A dash (-) indicates that the corresponding bit value should not				be modified during read-modify-write.</div>		    </div>		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS31 pattern generator in 64-bit mode</h2>			      			      <ol class="ol" id="pra1458590032766__ol_ip4_ckx_pr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x006[7:0] with the					following bits: 8âb01- - 0100</li>				        <li class="li">Perform a read-modify-write to address x007[7:0] with the					following bits: 8âb0000 - - - - </li>				        <li class="li">Perform a read-modify-write to address x008[7:0] with the					following bits: 8âb - 001 - - - -</li>				        <li class="li">Perform a read-modify-write to address x110[7:0] with the					following bits: 8âb - - - - - 011</li>				        <li class="li">Perform a read-modify-write to address x111[5:0] with the following bits:					8'b---11000. You must read and save the value in the register 0x111[5:0] before					changing the <samp class="ph codeph">x1_clock_source_sel</samp> setting to xN non					bonding.</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="pra1458590032766__note_N10072_N10048_N1000E_N10001"><span class="notetitle">Note:</span> A dash (-) indicates that				the corresponding bit value should not be modified during read-modify-write.</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707200711">
          <h1>
          
            Enabling the PRBS Data Checker in non bonded design 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body taskbody"><div class="abstract">		     <span class="shortdesc"> You must perform a sequence of read-modify-writes to the			Transceiver Native PHY reconfiguration interface to enable the PRBS checker. You must			perform read-modify-writes to addresses 0x00A, 0x00B, 0x00C, and 0x13F. </span> To		enable the PRBS checker, follow these steps: </div>		    <ol class="ol steps" id="nik1398707200711__steps_D1D8D283D69C41A6BB5E577F6C77B149"><li class="li step stepexpand" id="nik1398707200711__step_418A813BC687456F87CDABAF4501411BNIC">								        <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>							      </li><li class="li step stepexpand" id="nik1398707200711__step_5E9662E7093144C493329DFFE6938DA9">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00A with a value of 1'b1 to					bit[7].</span>			      </li><li class="li step stepexpand" id="nik1398707200711__step_7F4A98A532BC46109E59DBFCC4BFCDB6">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00B according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="nik1398707200711__step_4E9C0041D810480EACA1284859CA8612">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00C according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="nik1398707200711__step_9DC2216C215B47AAB9E79C4A7172C519">				        <span class="ph cmd"> Perform a read-modify-write to address 0x13F according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="nik1398707200711__step_N10078_N1001C_N10019_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup stepresult"> To disable the PRBS verifier write the original values back into					the read-modify-write addresses listed above.  </div>			      </li></ol>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-5 section-overflow">

        <header class="anchor" id="mta1428351044934">
          <h1>
          
            Examples of Enabling the PRBS Data Checker 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS9 pattern checker in 10-bit mode</h2>			      			      <ol class="ol" id="mta1428351044934__ol_cz4_4dd_nr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x00A[7:0] with the following bits:					8âb1- - - - - - -</li>				        <li class="li">Perform a read-modify-write to address x00B[7:0] with the following bits:					8âb0010 00 - - </li>				        <li class="li">Perform a read-modify-write to address x00C[7:0] with the following bits:					8âb - - - - 1 - - 0</li>				        <li class="li">Perform a read-modify-write to address x13F[7:0] with the following bits:					8âb - - - - 0001</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1428351044934__note_N103C6_N103A2_N10019_N10001"><span class="notetitle">Note:</span> 				        <p class="p">A dash (-) indicates that the corresponding bit value should not					be modified</p>			      </div>		    </div>		    <div class="example"><h2 class="title sectiontitle">Enabling the PRBS31 pattern checker in 64-bit mode</h2>			      			      <ol class="ol" id="mta1428351044934__ol_jrc_vyx_pr">				        <li class="li">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>				        <li class="li">Perform a read-modify-write to address x00A[7:0] with the following bits:					8âb1- - - - - - -</li>				        <li class="li">Perform a read-modify-write to address x00B[7:0] with the following bits:					8âb0000 11 - - </li>				        <li class="li">Perform a read-modify-write to address x00C[7:0] with the following bits:					8âb - - - - - - - 1</li>				        <li class="li">Perform a read-modify-write to address x13F[7:0] with the following bits:					8âb - - - - 1110</li>				        <li class="li">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic						Reconfiguration</cite>.</li>			      </ol>			      <div class="note note" id="mta1428351044934__note_N10078_N10048_N1000E_N10001"><span class="notetitle">Note:</span> 				        <p class="p">A dash (-) indicates that the corresponding bit value should not					be modified</p>			      </div>		    </div>		    <div class="section" id="mta1428351044934__section_N1008A_N1000F_N10001">			      <p class="p">Use the PRBS soft accumulators to count the number of accumulated bits and errors				when the hard PRBS blocks are used. For more details about using the accumulators				and reading the error values, refer to the "PRBS Soft Accumulators" section.</p>		    </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1407098811799" title="The Pseudo Random Binary Sequence (PRBS) soft accumulators are used in conjunction with the hard PRBS blocks in the transceiver channel.">PRBS Soft Accumulators</a></div><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="pra1458074890232">
          <h1>
          
            Enabling the PRBS Checker in bonded designs 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  	  <div class="body taskbody"><div class="abstract">		     <span class="shortdesc"> You must perform a sequence of read-modify-writes to addresses			0x00A, 0x00B, 0x00C, 0x13F, 0x111 and to enable the PRBS data checker in bonded designs.		</span> To enable the PRBS checker, follow these steps: </div>		    <ol class="ol steps" id="pra1458074890232__steps_D1D8D283D69C41A6BB5E577F6C77B149"><li class="li step stepexpand" id="pra1458074890232__step_418A813BC687456F87CDABAF4501411BNIC">				        <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_5E9662E7093144C493329DFFE6938DA9">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00A with a value of					1'b1 to bit[7].</span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_7F4A98A532BC46109E59DBFCC4BFCDB6">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00B according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_4E9C0041D810480EACA1284859CA8612">				        <span class="ph cmd"> Perform a read-modify-write to address 0x00C according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_9DC2216C215B47AAB9E79C4A7172C519">				        <span class="ph cmd"> Perform a read-modify-write to address 0x13F according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_N1006A_N1001B_N10018_N10001">				        <span class="ph cmd">Perform a read-modify-write to address 0x111 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707199759__table_N10064_N1005D_N10055_N10019_N10016_N10001">Register Map for PRBS Checker for bonded and non bonded designs</a>. </span>			      </li><li class="li step stepexpand" id="pra1458074890232__step_N10078_N1001C_N10019_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup stepresult"> To disable the PRBS verifier write the original values back into					the read-modify-write addresses listed above.  </div>			      </li></ol>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707201632">
          <h1>
          
            Disabling/Enabling PRBS Pattern Inversion 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		     <span class="shortdesc"> The default PRBS pattern is inverted for both the PRBS generator			and checker. You can disable pattern inversion for PRBS data leaving or entering the			PRBS data pattern generator and checker, respectively.</span>		    <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707201632__table_C4EFDAB6A807420BB0BE7CA9C156D3FD">Table 294</a> shows the addresses and bits to control the inversion of the PRBS		generator or checker. To disable the PRBS pattern inversion for the PRBS generator or		checker, follow these steps: </div>		    <ol class="ol steps" id="nik1398707201632__steps_zcz_xwv_qcb"><li class="li step stepexpand" id="nik1398707201632__step_N10026_N10022_N1001F_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to						Perform Dynamic Reconfiguration</cite>.</span>			      </li><li class="li step stepexpand" id="nik1398707201632__step_N10034_N10022_N1001F_N10001">				        <span class="ph cmd">To disable the inverted PRBS pattern leaving the PRBS generator, perform a					read-modify-write to bit[2] with a value of 1'b1 to address 0x7.</span>			      </li><li class="li step stepexpand" id="nik1398707201632__step_N1003D_N10022_N1001F_N10001">				        <span class="ph cmd">To disable the inverted PRBS pattern entering the PRBS checker, perform a					read-modify-write to bit[4] with a value of 1'b1 to address 0xA.</span>			      </li><li class="li step stepexpand" id="nik1398707201632__step_N10046_N10022_N1001F_N10001">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps						to Perform Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup info">					          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707201632__table_C4EFDAB6A807420BB0BE7CA9C156D3FD" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 294. &nbsp;</span>Register Map for PRBS Pattern Inversion</span></span></caption>							              							              							              							              							              							              <thead align="left" class="thead">								                <tr class="row">									                  <th align="center" class="entry" id="d308335e235" valign="top">Reconfiguration Address (HEX)</th>									                  <th align="center" class="entry" id="d308335e238" valign="top">Reconfiguration Bit</th>									                  <th class="entry" id="d308335e241" valign="top">Attribute Name</th>									                  <th align="center" class="entry" id="d308335e244" valign="top">Bit Encoding</th>									                  <th class="entry" id="d308335e247" valign="top">										                    <strong class="ph b">Description</strong>									                  </th>								                </tr>							              </thead>							              <tbody class="tbody">								                <tr class="row">									                  <td align="center" class="entry" headers="d308335e235 " rowspan="2" valign="top"> 0x7 </td>									                  <td align="center" class="entry" headers="d308335e238 " rowspan="2" valign="top">[2] </td>									                  <td class="entry" headers="d308335e241 " rowspan="2" valign="top">tx_static_polarity_inversion </td>									                  <td align="center" class="entry" headers="d308335e244 " valign="top"> 1'b1</td>									                  <td class="entry" headers="d308335e247 " valign="top">Disables PRBS inversion </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308335e244 " valign="top"> 1'b0</td>									                  <td class="entry" headers="d308335e247 " valign="top">Enables PRBS inversion (default)</td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308335e235 " rowspan="2" valign="top"> 0xA </td>									                  <td align="center" class="entry" headers="d308335e238 " rowspan="2" valign="top">[4] </td>									                  <td class="entry" headers="d308335e241 " rowspan="2" valign="top">rx_static_polarity_inversion </td>									                  <td align="center" class="entry" headers="d308335e244 " valign="top"> 1'b1</td>									                  <td class="entry" headers="d308335e247 " valign="top">Disables PRBS inversion </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308335e244 " valign="top"> 1'b0</td>									                  <td class="entry" headers="d308335e247 " valign="top">Enables PRBS inversion (default)</td>								                </tr>							              </tbody>						            </table></div>				        </div>			      </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1428355323466">
          <h1>
          
            Using Pseudo Random Pattern Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="abstract">       <span class="shortdesc">You can use the <span class="keyword">               Arria<sup>Â®</sup> 10 </span>      Pseudo Random Pattern (PRP) generator and verifier in the scrambler and descrambler to      generate random data pattern and seed that the scrambler can use.</span> PRP mode is a    test mode of the scrambler. Two seeds are available to seed the scrambler: all 0s or two local    fault-ordered sets. The seed is used in the scrambler to produce the pattern. The <samp class="ph codeph">r_tx_data_pat_sel</samp> is the data pattern that the scrambler will    scramble. PRP is only available when the scrambler is enabled. The PRP verifier shares the      <samp class="ph codeph">rx_prbs_err</samp> error signal with PRBS. The error count can be    read out from the corresponding registers. </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1398707201164">
          <h1>
          
            Enabling Pseudo Random Pattern Mode 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body taskbody"><div class="abstract">		     <span class="shortdesc">You must perform a sequence of read-modify-writes to the			reconfiguration interface to enable the Pseudo Random Pattern.</span> The		read-modify-writes are required to addresses 0x082, 0x097, and 0x0AC. To enable the Pseudo		Random Pattern, complete the following steps:</div> 	     <ol class="ol steps" id="nik1398707201164__steps_EBACCA6073F24C96A5294FBAD59886A2"><li class="li step stepexpand" id="nik1398707201164__step_45FF13A5C10B439EADF7E67A4A12D354">				        <span class="ph cmd">Perform the necessary steps from steps 1 to 7 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>         </li><li class="li step stepexpand" id="nik1398707201164__step_45FF13A5C10B439EADF7E67A4A12D354NEW">            <span class="ph cmd"> Perform a read-modify-write to address 0x082 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707201164__table_C4EFDAB6A807420BB0BE7CA9C156D3FD">Table 295</a>.</span> 		       </li><li class="li step stepexpand" id="nik1398707201164__step_A8DF5A1958F245F6A9CC213738A13C55">            <span class="ph cmd"> Perform a read-modify-write to address 0x097 according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707201164__table_C4EFDAB6A807420BB0BE7CA9C156D3FD">Table 295</a>.</span> 		       </li><li class="li step stepexpand" id="nik1398707201164__step_0F0CEEBE4B124B3381DE1D320632B01C">            <span class="ph cmd"> Perform a read-modify-write to address 0x0AC according to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707201164__table_C4EFDAB6A807420BB0BE7CA9C156D3FD">Table 295</a>.</span> 		       </li><li class="li step stepexpand" id="nik1398707201164__step_367FDF78DD8E4ECF807C8A4C5D8899E5NCK">				        <span class="ph cmd">Perform the necessary steps from steps 9 to 12 in <cite class="cite">Steps to Perform						Dynamic Reconfiguration</cite>.</span>				        <div class="itemgroup stepresult"> To disable the PRP verifier, write the original values back					to					the read-modify-write addresses listed above. <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1398707201164__table_C4EFDAB6A807420BB0BE7CA9C156D3FD" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 295. &nbsp;</span> Register Map for Pseudo Random Pattern Mode</span></span></caption>							              							              							              							              							              <thead align="left" class="thead">								                <tr class="row">									                  <th align="center" class="entry" id="d308823e246" valign="top" width="75.0pt">										                    <strong class="ph b">Reconfiguration Address (HEX)</strong>									                  </th>									                  <th align="center" class="entry" id="d308823e252" valign="top" width="75.0">										                    <strong class="ph b">Reconfiguration Bit</strong>									                  </th>									                  <th class="entry" id="d308823e258" valign="top" width="150pt">										                    <strong class="ph b">Attribute Name</strong>									                  </th>									                  <th align="center" class="entry" id="d308823e264" valign="top" width="75.0pt">										                    <strong class="ph b">Bit Encoding</strong>									                  </th>									                  <th class="entry" id="d308823e270" valign="top" width="75.0pt">										                    <strong class="ph b">Description</strong>									                  </th>								                </tr>							              </thead>							              <tbody class="tbody">								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x72 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[7:0] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[7:0] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x73 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[15:8] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[15:8] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x74 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[23:16] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[23:16] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x75 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[31:24] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[31:24] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x76 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[39:32] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[39:32] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x77 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[47:40] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[47:40] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x78 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[55:48] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[55:48] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x79 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [1:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_a[57:56] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed A value bit[57:56] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7A </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[7:0] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[7:0] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7B </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[15:8] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[15:8] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7C </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[23:16] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[23:16] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7D </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[31:24] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[31:24] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7E </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[39:32] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[39:32] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x7F </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[47:40] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[47:40] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x80 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[55:48] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[55:48] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x81 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [1:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_seed_b[57:56] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Seed B value bit[57:56] </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " rowspan="4" valign="top" width="75.0pt"> 0x82 </td>									                  <td align="center" class="entry" headers="d308823e252 " rowspan="2" valign="top" width="75.0">[0] </td>									                  <td class="entry" headers="d308823e258 " rowspan="2" valign="top" width="150pt">										r_tx_data_pat_sel </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b0 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 2 local faults </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b1 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0's </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0">[1] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt">r_tx_test_pat_sel </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b0 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Pseudo Random </td>								                </tr>																                <tr class="row">									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0">[3] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_tx_test_en </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b1 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0x97 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0">[2] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> r_rx_test_en </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b1 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0xAC </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0">[0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt">										r_rx_test_pat_sel </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> 1'b0 </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Pseudo random </td>								                </tr>																                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0xD7 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> random_err_cnt[7:0] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> Error count </td>								                </tr>								                <tr class="row">									                  <td align="center" class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> 0xD8 </td>									                  <td align="center" class="entry" headers="d308823e252 " valign="top" width="75.0"> [7:0] </td>									                  <td class="entry" headers="d308823e258 " valign="top" width="150pt"> random_err_cnt[7:0] </td>									                  <td align="center" class="entry" headers="d308823e264 " valign="top" width="75.0pt"> </td>									                  <td class="entry" headers="d308823e246 d308823e270 " valign="top" width="75.0pt"> </td>								                </tr>							              </tbody>						            </table></div>				        </div> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1427245043738" title="You can dynamically reconfigure blocks in the transceiver channel or PLL through the reconfiguration interface.">Steps to Perform Dynamic Reconfiguration</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415328696727">
          <h1>
          
            Timing Closure Recommendations 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">		     <span class="shortdesc">         <span class="keyword">Intel</span> recommends that you enable the			multiple reconfiguration profiles feature in the Native PHY IP core if any of the			modified or target configurations involve changes to PCS settings.</span> Using		multiple reconfiguration profiles is optional if the reconfiguration involves changes to		only PMA settings such as PLL switching, CGB divider switching, and refclk switching. When		you enable multiple reconfiguration profiles, the Quartus Prime TimeQuest Timing Analyzer		includes the necessary PCS timing arcs for all profiles (initial profile and target		profiles) during timing driven compilation. These timing arcs make the timing more		accurate.</div>      <div class="section" id="nik1415328696727__section_N10081_N1001B_N10001">			      <p class="p">When performing a dynamic reconfiguration, you must:</p>			      <ul class="ul" id="nik1415328696727__ul_gpw_4t4_xr">				        <li class="li">Include constraints to create the extra clocks for all modified or target					configurations at the PCS-FPGA fabric interface. Clocks for the base					configuration are created by the Quartus Prime software. These clocks enable the					Quartus Prime software to perform static timing analysis for all the transceiver					configurations and their corresponding FPGA fabric core logic blocks.</li>				        <li class="li">Include the necessary false paths between the PCS â FPGA fabric interface and					the core logic.</li>			      </ul>			      <p class="p">For example, you can perform dynamic reconfiguration to switch the datapath				from Standard PCS to Enhanced PCS using the multiple reconfiguration profiles				feature. In the following example, the base configuration uses the Standard PCS				(data rate = 1.25 Gbps, PCS-PMA width = 10) and drives core logic A in the FPGA				fabric. The target or modified configuration is configured to use the Enhanced PCS				(data rate = 12.5 Gbps, PCS-PMA width = 64) and drives core logic B in the FPGA				fabric.</p>			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1415328696727__fig_vc5_154_xr"><span class="figcap"><span class="enumeration fig-enumeration">Figure 279.&nbsp;</span>Using Multiple Reconfiguration Profiles</span><div class="figbody">				        				        <embed xmlns="" class="image doc-portal-img" id="nik1415328696727__image_qtt_b54_xr" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/mta1430713273292.svg" type="image/svg+xml"></embed>			      </div></div>			      <p class="p">To enable the Quartus Prime software to close timing more accurately in this				example, the following constraints must be created:</p>			      <ul class="ul" id="nik1415328696727__ul_k4c_f54_xr">				        <li class="li">               <samp class="ph codeph">create_clock -name tx_clkout_enh -period 5.12						[get_pins						{native_inst|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pcs_tx_clk_out}]						-add</samp>               <p class="p">This constraint creates the <samp class="ph codeph">tx_clkout</samp> clock that is used to clock the core						logic B in the FPGA fabric.</p>            </li>				        <li class="li">               <samp class="ph codeph">create_clock -name rx_clkout_enh âperiod 5.12						[get_pins						{native_inst|xcvr_native_a10_0|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pcs_rx_clk_out}]						-add</samp>               <p class="p">This constraint creates the <samp class="ph codeph">rx_clkout</samp> clock that is used to clock the core						logic B in the FPGA fabric.</p>            </li>				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_clocks {tx_clkout_enh}] -to [get_registers						&lt;Core Logic A&gt;]</samp>               <p class="p">Based on how the clocks are connected in						the design, you might have to include additional constraints to set false						paths from the registers in the core logic to the clocks.</p>            </li>				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_clocks {rx_clkout_enh}] -to [get_registers						&lt;Core Logic A&gt;]</samp>               <p class="p">Based on how the clocks are connected in						the design, you may have to include additional constraints to set false						paths from the registers in the core logic to the clocks.</p>            </li>				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_clocks {tx_clkout}] -to [get_registers						&lt;Core Logic B&gt;]</samp>               <p class="p">Based on how the clocks are connected in						the design, you may have to include additional constraints to set false						paths from the registers in the core logic to the clocks.</p>            </li>				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_clocks {rx_clkout}] -to [get_registers						&lt;Core Logic B&gt;]</samp>               <p class="p">Based on how the clocks are connected in						the design, you may have to include additional constraints to set false						paths from the registers in the core logic to the clocks.</p>               <div class="note note" id="nik1415328696727__note_N1008B_N10083_N1004A_N1001D_N1001A_N10001"><span class="notetitle">Note:</span> If any of						the profile or configuration switch involves switching from FIFO to the						register mode, then the false paths should be set between the PCS-PMA						interface register and the core logic because the common clock point is						within the PCS-PMA interface.</div>            </li>			      </ul>			      <p class="p">For example, if the base configuration of the above case is configured for the TX and				RX FIFOs in the Register Mode, the following constraint needs to be created:</p>			      <ul class="ul" id="nik1415328696727__ul_k43_jgp_xr">				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_registers						{native:native_inst|native_altera_xcvr_native_a10_150_lzjn6xi:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5es:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5es:inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface~pma_tx_pma_clk_reg.reg}]						-to [get_registers &lt;Core Logic B&gt;]</samp>            </li>				        <li class="li">               <samp class="ph codeph">set_false_path -from [get_registers						{native:native_inst|native_altera_xcvr_native_a10_150_lzjn6xi:xcvr_native_a10_0|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm5es:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm5es:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pma_rx_pma_clk_reg.reg}]						-to [get_registers &lt;Core Logic B&gt;]</samp>            </li>			      </ul>			      <div class="note note" id="nik1415328696727__note_N100CA_N1001F_N1001D_N10001"><span class="notetitle">Note:</span> When the dynamic reconfiguration				(multi profiles) is enabled, do not move or rename the IP directory. Moving the IP location				causes				Quartus				to				fail to pick up the configuration profiles. If the IP directory is changed, the				default configuration can be successfully time constrained and analyzed, but the				non-default configuration								has timing issues as the timing arc may be missing.</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707202053">
          <h1>
          
            Unsupported Features 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The following features are not supported by either the Transceiver			Native PHY IP core or the PLL IP reconfiguration interface: </span>   </div> 	     <div class="section" id="nik1398707202053__section_1ED2169C4C8B420D8D42E037F3FA7D5E"> 		       <ul class="ul" id="nik1398707202053__ul_45E7AAEA33EA498A93F3C63931AC3990"> 		          <li class="li" id="nik1398707202053__li_36A03A52FC184332A08621CB8198C9FA">Reconfiguration from a			 bonded configuration to a non-bonded configuration, or vice versa 		  </li> 		          <li class="li" id="nik1398707202053__li_1882961760C248548C57BE9C34BD659B">Reconfiguration from a			 bonded protocol to another bonded protocol 		  </li> 		          <li class="li" id="nik1398707202053__li_B48F5FFD662F48429075B34DD8461E10">Reconfiguration from PCIe*			 (with Hard IP) to PCIe (without Hard IP) or non-PCIe bonded protocol switching 		  </li> 		          <li class="li" id="nik1398707202053__li_2EB2902F9DAC49D39B2A7C0B9CCBD842">Switching between bonding			 schemes, such as xN to feedback compensation 		  </li> 		   		          <li class="li" id="nik1398707202053__li_4A3746E5E1C7486A8CCDEF9321088916">Master CGB reconfiguration			 		  </li> 		          <li class="li" id="nik1398707202053__li_98857FB42D324C9496065535024AFF55">Switching between two			 master CGBs 		  </li> 		   		          <li class="li" id="nik1398707202053__li_EBE549B78EB747F799860076FFE3DCE2">Serialization factor			 changes on bonded channels 		  </li> 		          <li class="li" id="nik1398707202053__li_923EDB328BC743B08E610FC9E6459D6D">TX PLL switching on bonded			 channels 		  </li> 		       </ul> 		       <div class="note note" id="nik1398707202053__note_N1004E_N10019_N10016_N10001"><span class="notetitle">Note:</span> Transceiver Native PHY IP non-bonded configuration to another		  Transceiver Native PHY IP non-bonded configuration is supported. 		</div> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1398707202427">
          <h1>
          
            Arria 10 Transceiver Register Map 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
       <div class="body refbody"><div class="abstract"> 	      <span class="shortdesc">The transceiver register map provides a list of available		PCS, PMA, and PLL addresses that are used in the reconfiguration process.</span>   </div> 	     <div class="section" id="nik1398707202427__section_5990C4C7861549458F57ED1DDAC87A0D"> 		       <p class="p">Use the register map in conjunction with a transceiver configuration file				generated by the <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Native PHY IP				core. This configuration file includes details about the registers that are set for				a specific transceiver configuration. Do not use the register map to locate and				modify specific registers in the transceiver. Doing so may result in an illegal				configuration. Refer to a valid transceiver configuration file for legal register				values and combinations. </p>         <p class="p"> The register map  is		provided as an Excel spreadsheet for easy search and filtering. 		</p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/others/literature/hb/arria-10/a10_registermap.xlsx" target="_blank">            <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Transceiver				Register Map</a></div></div></div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="qsj1527613350854">
          <h1>
          
            Reconfiguration Interface and Dynamic Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="qsj1527613350854__table_q1p_3kg_zdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d311624e120" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d311624e123" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made							the following change:<ul class="ul" id="qsj1527613350854__ul_afc_4kw_qcb">								                <li class="li">Added instructions on how to enable the									Transceiver Toolkit capability in the Native PHY IP to <cite class="cite">Dynamic Reconfiguration									Parameters</cite>.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_yfz_sf5_dbb">								                <li class="li">Updated the note in "Changing VOD,									Pre-emphasis Using Direct Reconfiguration Flow" topic to "The									PMA analog settings are governed by a set of rules. Not all									combinations of V<sub class="ph sub">OD</sub> and pre-emphasis									are valid. Please refer to <cite class="cite">                              <span class="keyword">               Arria<sup>Â®</sup> 10 </span> Pre-Emphasis										and Output Swing Settings</cite> for current valid settings.									Also, refer to "Analog Parameter Settings" and setup guidelines									on post_tap polarity settings."</li>								                <li class="li">Updated the description of bit [25:16] in									table "Mapping of SystemVerilog Configuration File Line" to									"DPRIO address. Refer to <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> Transceiver Register Map for details of									the address."</li>								                <li class="li">Changes the configurations file path to										"<span class="ph filepath">&lt;IP instance										name&gt;\altera_xcvr_&lt;IP type&gt;_a10_&lt;quartus										version&gt;\synth\reconfig</span>".</li>								                <li class="li">Added Examples 1 and 2 in "fPLL Reference									Clock Switching" topic.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_bm2_33y_dx">								                <li class="li">"VGA" PMA Analog Feature added in "PMA Analog									Settings that are Channel or System Dependent" table.</li>								                <li class="li">Updated the value of <span class="ph uicontrol">AC Gain Control of High Gain Mode										CTLE</span> parameter to <span class="ph uicontrol">radp_ctle_acgain_4s_0 to radp_ctle_acgain_4s_28</span>									in the "Analog PMA Settings (Optional) for Dynamic									Reconfiguration" table.</li>								                <li class="li">Updated the value of <span class="ph uicontrol">Slew Rate Control</span> parameter to										<span class="ph uicontrol">slew_r0 to slew_r5</span>									in the "Analog PMA Settings (Optional) for Dynamic									Reconfiguration" table.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes<ul class="ul" id="qsj1527613350854__ul_qfl_4xf_sv_joc10">								                <li class="li">Removed the topic "On-Die Instrumentation" and									related information from the user guide.</li>								                <li class="li">Edited "Native PHY IP" with "Native PHY IP and									ATX PLL IP" wherever necessary.</li>								                <li class="li">Edited "Embedded Reconfiguration Steamer"									topic.</li>								                <li class="li">Edited the "Arbitration" topic.</li>								                <li class="li">Edited the "Using PRBS and Square Wave Data									Pattern Generator and Checker" for bonded as well as non bonded									designs. Also added all the examples for each case.</li>								                <li class="li">Updated "Changing CTLE Settings in Manual Mode									Using Direct Reconfiguration Flow" topic.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_b1l_qwj_35_joc22">								                <li class="li">Updated the switching bit register definitions									in the âRegister Map for Switching fPLL Reference Clock Inputsâ									table </li>								                <li class="li">Updated the âBit Values to Be Setâ table in									the âEnabling and Disabling Loopback Modes Using Direct									Reconfiguration Flowâ section. </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_o2t_drj_vt">								                <li class="li">Changed the procedure in the "Steps to Perform									Dynamic Reconfiguration" section to be more general, allowing									procedures in other sections to refer to it.</li>								                <li class="li">Added the "Changing VOD, Pre-emphasis Using									Direct Reconfiguration Flow" section.</li>								                <li class="li">Added the "Analog PMA Settings (Optional) for									Dynamic Reconfiguration" table.</li>								                <li class="li">Removed four tables from the "On-Die									Instrumentation" section.</li>								                <li class="li">Changed the procedure in the "Using ODI to									Build On-chip Eye Process" section.</li>								                <li class="li">Added entry to âArria 10 Dynamic									Reconfiguration Feature Supportâ table</li>								                <li class="li">Improved description of access requests in the									âInteracting with the Reconfiguration Interfaceâ section</li>								                <li class="li">Updated the âConfiguration Filesâ section</li>								                <li class="li">Added information to the âEmbedded									Reconfiguration Streamerâ section</li>								                <li class="li">Modified the âArria 10 Native PHY with									Embedded Streamerâ figure</li>								                <li class="li">Described the two levels of arbitration in the									âArbitrationâ section</li>								                <li class="li">Converted the âSteps to Perform Dynamic									Reconfigurationâ figure in the âSteps to Perform Dynamic									Reconfigurationâ section to a set of procedures</li>								                <li class="li">Added the âReset Recommendations for Dynamic									Reconfigurationâ section</li>								                <li class="li">Added information about the PMA analog									settings to the âChanging PMA Analog Parametersâ section</li>								                <li class="li">Added steps to the procedure in the âChanging									CTLE Settings in Manual Modeâ section</li>								                <li class="li">Updated the steps in the procedures in the									âSerial Loopback Modeâ section</li>								                <li class="li">Changed title of âIP Guided Reconfiguration									Flowâ to âNative PHY or PLL IP Guided Reconfiguration Flowâ</li>								                <li class="li">Updated the steps in the procedures in the									âNative PHY or PLL IP Guided Reconfiguration Flowâ and added a									note following the first procedure</li>								                <li class="li">Updated the steps in the procedure in the									âSwitching Transmitter PLLâ section</li>								                <li class="li">Updated the steps in the procedures in the									âATX Reference Clock,â âfPLL Reference Clock,â and âCDR and CMU									Reference Clock,â sections</li>								                <li class="li">Updated the âAvalon Interface Parametersâ									table to show which parameter editors are valid for each									parameter</li>								                <li class="li">Corrected values in step 1a in the âStart									Pattern Checkerâ section</li>								                <li class="li">Added information about hard PRBS blocks to									the âPRBS Soft Accumulatorsâ section</li>								                <li class="li">Added list of PRBS checker control and status									signals to the âUsing PRBS and Square Wave Data Pattern									Generator and Checkerâ section</li>								                <li class="li">Updated the steps in the procedures in the									âEnabling the PRBS and Square Wave Data Generatorâ and the									âEnabling the PRBS and Data Checkerâ sections</li>								                <li class="li">Updated the steps in the procedures in the									âExamples of Enabling the PRBS9 and PRBS31 Pattern Generatorsâ									and the âExamples of Enabling the PRBS Data Checkerâ									sections</li>								                <li class="li">Updated the steps in the procedure in the									âEnabling Pseudo Random Pattern Modeâ section</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_lwm_by1_qr">								                <li class="li">Completely revised, updated, and reorganized									the chapter.</li>								                <li class="li">Added the following new sections:<ul class="ul" id="qsj1527613350854__ul_sdd_zmp_yr">										                    <li class="li">Multiple Reconfiguration Profiles</li>										                    <li class="li">Embedded Reconfiguration Streamer</li>										                    <li class="li">Arbitration</li>										                    <li class="li">Enabling and Disabling Loopback											Modes</li>										                    <li class="li">IP Guided Reconfiguration Flow</li>										                    <li class="li">On-Die Instrumentation</li>										                    <li class="li">Altera Debug Master Endpoint</li>										                    <li class="li">ODI Acceleration Logic</li>									                  </ul>                        </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_jnb_bml_xq">								                <li class="li">Re-organized the chapter outline to better									match the reconfiguration flow.</li>								                <li class="li">Updated the introduction section of the									chapter to better explain dynamic reconfiguration use cases. </li>								                <li class="li">Added figures <cite class="cite">Reconfiguration Interface in Arria 10 Transceiver IP										Cores</cite> and <cite class="cite">Top Level Signals										of the Reconfiguration Interface</cite>.</li>								                <li class="li">Added <cite class="cite">Timing Closure										Recommendations</cite> section.</li>								                <li class="li">Changed Max Vod Value in Table: <cite class="cite">PMA Analog Feature Offsets</cite>.</li>								                <li class="li">Updated Table: Valid Maximum Pre-Emphasis									Settings.</li>								                <li class="li">Updated the Ports and Parameters section:<ul class="ul" id="qsj1527613350854__ul_xwb_bml_xq">										                    <li class="li">Updated the description to better											indicate the difference between "Shared" and "Not											Shared" reconfiguration interface.</li>										                    <li class="li">Updated Avalon clock frequency to 100											MHz.</li>										                    <li class="li">Updated the signal names in Table:												<cite class="cite">Reconfiguration Interface												Ports with Shared Reconfiguration Interface												Enabled</cite> and <cite class="cite">Reconfiguration Interface Ports with Shared												Reconfiguration Interface Disabled</cite>.</li>									                  </ul>                        </li>								                <li class="li">Added a description in <cite class="cite">Interfacing with Reconfiguration Interface</cite> section									to indicate the steps to request access of the Avalon-MM									interface.</li>								                <li class="li">Updated steps in <cite class="cite">Performing a Read to the Reconfiguration Interface</cite>									and <cite class="cite">Performing a Write to the										Reconfiguration Interface</cite> sections.</li>								                <li class="li">Updated <cite class="cite">Using										Configuration Files</cite> section to with a detailed									description of when to use configuration files.</li>								                <li class="li">Updated the steps in <cite class="cite">Switching Transmitter PLL</cite>, <cite class="cite">Switching Reference Clocks</cite>, and <cite class="cite">Changing PMA Analog Parameters</cite>									sections.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2014.10.08</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_d3m_wmg_zdb">								                <li class="li">Minor editorial changes. Corrected typographical									errors in <cite class="cite">Ports and Parameters</cite> and										<cite class="cite">Native PHY IP Core Embedded										Debug</cite> sections.</li>								                <li class="li">Corrected an error in "Example 6-1: Steps to									Merge Transceiver Channels" in <cite class="cite">Document										Channel Merging Requirements</cite> section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qsj1527613350854__ul_a4r_bng_zdb">								                <li class="li">Updated MegaWizard references to IP Catalog or									Parameter Editor.</li>								                <li class="li">Updated table "Avalon Interface Parameters"<ul class="ul" id="qsj1527613350854__ul_b4r_bng_zdb">										                    <li class="li">Added description for Altera Debug											Master Endpoint.</li>										                    <li class="li">Added Embedded Debug Parameters.</li>									                  </ul>                        </li>								                <li class="li">Corrected typos and updated values in table									"PMA Analog Feature Offsets".</li>								                <li class="li">Added a new table "Valid Maximum Pre-Emphasis									Settings" in <cite class="cite">Changing Analog Parameters										Section</cite>.</li>								                <li class="li">Updated the description for 0xB reconfiguration									address bit[7:5] in table "PRBS Checker Offsets".</li>								                <li class="li">Updated the <cite class="cite">Unsupported										Features</cite> section and removed some unsupported									features.</li>								                <li class="li">Changed the name of <cite class="cite">Transceiver and PLL Address Map</cite> to <cite class="cite">Arria 10 Transceiver Register Map</cite>.									Updated the description to better explain the scope of the									register map.</li>								                <li class="li">Added a new section for Embedded Debug									feature.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d311624e120 " valign="top" width="70.0pt">2013.12.02 </td>						            <td align="left" class="entry" headers="d311624e123 " valign="top" width="NaN%">Initial release. </td>					          </tr>				        </tbody>			      </table></div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1415404156118">
          <h1>
          
            Calibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody"><div class="abstract">       <span class="shortdesc">Transceivers include both analog and digital blocks that require calibration to compensate for process, voltage, and temperature (PVT) variations. Arria 10 transceiver uses hardened Precision Signal Integrity Calibration Engine (PreSICE) to perform calibration routines.</span>  </div>      <p class="p">Power-up Calibration and User Recalibration are the main types of calibration.</p>      <ul class="ul">         <li class="li">Power-up calibration occurs automatically at device power-up. It runs during device configuration.</li>         <li class="li">If you perform dynamic reconfiguration, then you must perform User Recalibration. In this case, you are responsible for enabling the required calibration sequence.</li>      </ul>      <div class="note note" id="nik1415404156118__note_N1002C_N10019_N10001"><span class="notetitle">Note:</span> If you are recalibrating your ATX PLL or      fPLL, follow the ATX PLL-to-ATX PLL or fPLL-to-ATX PLL spacing guideline as stated in the      "Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs" chapter. </div>      <p class="p">         <span class="keyword">               Arria<sup>Â®</sup> 10 </span> devices use CLKUSR for transceiver calibration.      To successfully complete the calibration process, the CLKUSR clock must be stable and free      running at the start of FPGA configuration. Also, all reference clocks driving transceiver      PLLs (ATX PLL, fPLL, CDR/CMU PLL) must be stable and free running at start of FPGA      configuration. For more information about <samp class="ph codeph">CLKUSR</samp> pin      requirements, refer to the <cite class="cite">Arria 10 GX, GT, and SX Device Family Pin        Connection Guidelines</cite>.</p>   </div>  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#aoz1492212055938">Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</a></div><div><a class="link" href="http://www.altera.com/literature/dp/arria-10/PCG-01017.pdf">Arria 10 GX, GT, and SX Device Family Pin Connection        Guidelines</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415404385309">
          <h1>
          
            Reconfiguration Interface and Arbitration with PreSICE Calibration Engine 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">In Arria 10 devices, calibration is performed using the Precision Signal Integrity      Calibration Engine (PreSICE). The PreSICE includes an Avalon-MM interface to access the      transceiver channel and PLL programmable registers. This Avalon-MM interface includes a      communication mechanism that enables you to request specific calibration sequences from the      calibration controller.</p>      <p class="p"> The PreSICE Avalon-MM interface and user Avalon-MM reconfiguration interface both share an      internal configuration bus. This bus is arbitrated to gain access to the transceiver channel      and PLL programmable registers, and the calibration registers. </p>      <p class="p">There are two ways to check who has the access to the internal configuration bus: </p>      <ul class="ul" id="nik1415404385309__ul_fn3_kkd_tt">         <li class="li">Use <samp class="ph codeph">reconfig_waitrequest</samp>         </li>         <li class="li">Use capability registers</li>      </ul>      <p class="p">The Native PHY IP core and PLL default setting is to use <samp class="ph codeph">reconfig_waitrequest</samp>. When PreSICE controls the internal      configuration bus, the <samp class="ph codeph">reconfig_waitrequest</samp> from the internal      configuration bus is high. When user access is granted, the <samp class="ph codeph">reconfig_waitrequest</samp> from the internal configuration bus goes low. At the      Avalon-MM reconfiguration interface, the <samp class="ph codeph">reconfig_waitrequest</samp>      can come from a few places inside Native PHY IP core. For example, it can come from the      internal configuration bus, streamer, and so on. They are bundled together and become single        <samp class="ph codeph">reconfig_waitrequest</samp> at the Avalon-MM reconfiguration      interface. The <samp class="ph codeph">reconfig_address</samp> determines which <samp class="ph codeph">reconfig_waitrequest</samp> to show at the Avalon-MM reconfiguration      interface. After you return the internal configuration bus to PreSICE, the <samp class="ph codeph">reconfig_waitrequest</samp> from the internal configuration bus is high.      If you set the <samp class="ph codeph">reconfig_address</samp> to the streamer offset      address at the Avalon-MM reconfiguration interface during calibration, the <samp class="ph codeph">reconfig_waitrequest</samp> can be low before calibration is finished. If      you keep the <samp class="ph codeph">reconfig_address</samp> the same as the internal      configuration bus offset address during calibration, the <samp class="ph codeph">reconfig_waitrequest</samp> at the Avalon-MM reconfiguration interface      is      high until PreSICE returns the internal configuration bus to you. It is important to keep      reconfig_address static during calibration.</p>      <p class="p">To use capability registers to check bus      arbitration, you do the      following to generate the IP: </p>      <ol class="ol" id="nik1415404385309__ol_igf_bld_tt">         <li class="li">Select <span class="ph uicontrol">Enable dynamic reconfiguration</span> from the <span class="ph uicontrol">Dynamic          Reconfiguration</span> tab.</li>         <li class="li">Select both the <span class="ph uicontrol">Separate reconfig_waitrequest from the status of AVMM          arbitration with PreSICE</span> and <span class="ph uicontrol">Enable control and status          registers</span> options.</li>      </ol>      <p class="p">You can read the capability register 0x281[2] to check who is controlling the      channel access, and read the capability register 0x280[2] to check who is controlling the PLL      access. When <span class="ph uicontrol">Separate reconfig_waitrequest from the status of AVMM        arbitration with PreSICE</span> and <span class="ph uicontrol">Enable control and        status registers</span> are enabled, the <samp class="ph codeph">reconfig_waitrequest</samp>      is      not asserted      high when PreSICE controls the internal configuration bus.</p>      <p class="p">         <strong class="ph b">To return the internal configuration bus to      PreSICE:</strong>      </p>      <ul class="ul" id="nik1415404385309__ul_dt4_hhg_vs">         <li class="li">In order to trigger user re-calibration:<ul class="ul" id="nik1415404385309__ul_dgc_mkg_sbb">               <li class="li">Write 0x01 to offset address 0x000 [7:0], user re-calibration has to            request through offset address 0x100.</li>            </ul>         </li>         <li class="li">In order to trigger DFE adaptation:<ul class="ul" id="nik1415404385309__ul_yjk_pkg_sbb">               <li class="li">Write 0x03 to offset address 0x000 [7:0], DFE adaptation triggering            has to enable through 0x100[6].</li>            </ul>         </li>         <li class="li">If you no longer need to use the internal reconfiguration bus:<ul class="ul" id="nik1415404385309__ul_a2g_skg_sbb">               <li class="li">Write 0x03 to offset address 0x000 [7:0].</li>            </ul>         </li>      </ul>      <p class="p">To check if the calibration process is running, do one of the following:</p>      <ul class="ul" id="nik1415404385309__ul_erg_mjg_vs">         <li class="li">Monitor the <samp class="ph codeph">pll_cal_busy</samp>, <samp class="ph codeph">tx_cal_busy</samp>, and <samp class="ph codeph">rx_cal_busy</samp> signals.</li>         <li class="li">Read the <samp class="ph codeph">*_cal_busy</samp> signal status from        the capability registers.</li>      </ul>      <p class="p">The <samp class="ph codeph">*_cal_busy</samp> signals remain asserted as      long as the calibration process is running. To check whether or not calibration is done, you      can read the capability registers or check the <samp class="ph codeph">*_cal_busy</samp>      signals. The <samp class="ph codeph">reconfig_waitrequest</samp> from the Avalon-MM      reconfiguration interface is not a reliable indicator to check whether or not calibration is      done. If you write 0x2 to 0x0 during calibration, PreSICE can stop the calibration process and      return the internal configuration bus back to you; therefore, calibration is not done while      the <samp class="ph codeph">reconfig_waitrequest</samp> is low. The PMA <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> are      from the same internal node which cannot be separated from the hardware. Configure the      capability register 0x281[5:4] to enable or disable <samp class="ph codeph">tx_cal_busy</samp> or <samp class="ph codeph">rx_cal_busy</samp> individually through      the      Avalon-MM      reconfiguration interface.</p>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#mta1428290708115">Arbitration</a></div><div><a class="link" href="http://www.altera.com/literature/manual/mnl_avalon_spec.pdf" target="_blank">            <em class="ph i">Avalon Interface Specifications</em>         </a></div><div><a class="link" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1398707190694" title="This chapter explains the purpose and the use of the Arria 10 reconfiguration interface that is part of the Transceiver Native PHY IP core and the Transceiver PLL IP cores.">Reconfiguration Interface and Dynamic Reconfiguration        Chapter</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415406336272">
          <h1>
          
            Calibration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">The Arria 10 transceiver PMA and PLLs include the following types of registers      for calibration:</p>      <ul class="ul">         <li class="li"> Avalon-MM interface arbitration registers</li>         <li class="li">Calibration enable registers</li>         <li class="li">Capability registers</li>         <li class="li">Rate switch flag registers</li>      </ul>      <p class="p">The Avalon-MM interface arbitration registers enable you to request internal      configuration bus access.</p>      <p class="p">The PMA and PLL calibration enable registers for user recalibration are mapped      to offset address 0x100. All calibration enable registers are self-cleared after the      calibration process is completed.</p>          <p class="p">The <samp class="ph codeph">tx_cal_busy</samp>, <samp class="ph codeph">rx_cal_busy</samp>, ATX PLL <samp class="ph codeph">pll_cal_busy</samp>, and fPLL        <samp class="ph codeph">pll_cal_busy</samp> signals are available from the capability      registers.</p>      <p class="p">The rate switch flag registers are only used for      CDR      rate change.</p>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415407019307">
          <h1>
          
            Avalon-MM Interface Arbitration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1415407019307__section_N10023_N10020_N10001">						      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415407019307__table_N1002E_N10023_N10020_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 296. &nbsp;</span>Avalon-MM Interface Arbitration Registers</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d313093e137" valign="top" width="13.908205841446456%">Bit</th>							              <th align="center" class="entry" id="d313093e140" valign="top" width="30.458970792767737%">Offset								Address</th>							              <th align="center" class="entry" id="d313093e143" valign="top" width="55.632823365785825%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d313093e137 " valign="top" width="13.908205841446456%">[0]</td>							              <td align="center" class="entry" headers="d313093e140 " valign="top" width="30.458970792767737%"> 0x0<a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_65" name="fnsrc_65"><sup>65</sup></a>                     </td>							              <td class="entry" headers="d313093e143 " valign="top" width="55.632823365785825%">This bit arbitrates the control of Avalon-MM interface.<ul class="ul">									                  <li class="li">Set this bit to 0 to										request										control										of										the internal configuration bus by										user.</li>									                  <li class="li">Set this bit to 1 to pass the internal configuration bus control to										PreSICE.</li>								                </ul>                     </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313093e137 " valign="top" width="13.908205841446456%">[1]</td>							              <td align="center" class="entry" headers="d313093e140 " valign="top" width="30.458970792767737%">0x0</td>							              <td class="entry" headers="d313093e143 " valign="top" width="55.632823365785825%">This bit indicates whether or not calibration is done.								This is the inverted <samp class="ph codeph">cal_busy</samp>								signal. You can write to this bit; however, if you accidentally								write 0x0 without enabling any calibration bit in 0x100, PreSICE may								not set this bit to 0x1, and <samp class="ph codeph">cal_busy</samp>								remain								high. Channel reset is triggered if <samp class="ph codeph">cal_busy</samp> is connected to the reset controller.<ul class="ul" id="nik1415407019307__ul_w11_png_4r">									                  <li class="li">0x1 = calibration completed.</li>									                  <li class="li">0x0 = calibration not completed.<p class="p">The <samp class="ph codeph">cal_busy</samp> signal is activated two clock											cycles after you write 0x0 to this bit.</p>									                  </li>								                </ul>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="note note" id="nik1415407019307__note_N100B8_N10012_N1000F_N10001"><span class="notetitle">Note:</span>  During calibration when				Nios				is controlling the internal configuration				bus,				you can not read offset address 0x0. However, you can write 0x0 to offset address				0x0[0] to request bus access. </div>					    </div>	  </div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_65" name="fntarg_65"><sup>65</sup></a>  The transceiver									channel, ATX PLL, and fPLL use the same offset								address.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415407201678">
          <h1>
          
            Transceiver Channel Calibration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="nik1415407201678__section_N10019_N10016_N10001">         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415407201678__table_N1001D_N10019_N10016_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 297. &nbsp;</span>Transceiver Channel PMA Calibration Registers</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row" valign="middle">							              <th align="center" class="entry" id="d313327e135" valign="middle" width="20.703933747412005%">Bit</th>							              <th align="center" class="entry" id="d313327e138" valign="middle" width="79.29606625258799%">PMA Calibration								Enable Register Offset Address 0x100</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">0</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Reserved</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">1</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">PMA RX calibration enable</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">2</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Reserved</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">3</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Reserved</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">4</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Reserved</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">5</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">PMA TX calibration enable</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">6</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Write 1'b0 to 0x100 [6] when you enable any PMA channel								calibration to ensure adaptation triggering request is								disable.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313327e135 " valign="top" width="20.703933747412005%">7</td>							              <td class="entry" headers="d313327e138 " valign="top" width="79.29606625258799%">Reserved</td>						            </tr>					          </tbody>				        </table></div>					    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415407242773">
          <h1>
          
            Fractional PLL Calibration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
     <div class="body conbody">          <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415407242773__table_N10023_N1001D_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 298. &nbsp;</span>Fractional PLL Calibration Registers</span></span></caption>                                    <thead align="left" class="thead">               <tr class="row">                  <th align="center" class="entry" id="d313654e133" valign="top" width="27.173913043478258%">Bit</th>                  <th align="center" class="entry" id="d313654e136" valign="top" width="72.82608695652173%"> fPLL Calibration Enable Register              Offset Address 0x100</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td align="center" class="entry" headers="d313654e133 " valign="top" width="27.173913043478258%">0</td>                  <td class="entry" headers="d313654e136 " valign="top" width="72.82608695652173%">Reserved</td>               </tr>               <tr class="row">                  <td align="center" class="entry" headers="d313654e133 " valign="top" width="27.173913043478258%">1</td>                  <td class="entry" headers="d313654e136 " valign="top" width="72.82608695652173%">fPLL calibration enable. Set 1 to enable              calibration. </td>               </tr>            </tbody>         </table></div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415407720096">
          <h1>
          
            ATX PLL Calibration Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="nik1415407720096__section_N1001C_N10019_N10001">					       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1415407720096__table_N10024_N1001C_N10019_N10001" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 299. &nbsp;</span>ATX PLL Calibration Registers</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d313778e135" valign="top" width="27.173913043478258%">Bit</th>							              <th align="center" class="entry" id="d313778e138" valign="top" width="72.82608695652173%"> ATX PLL Calibration								Enable Register Offset Address 0x100</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d313778e135 " valign="top" width="27.173913043478258%">0</td>							              <td class="entry" headers="d313778e138 " valign="top" width="72.82608695652173%">ATX PLL calibration enable. Set 1								to enable calibration.</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d313778e135 " valign="top" width="27.173913043478258%">1</td>							              <td class="entry" headers="d313778e138 " valign="top" width="72.82608695652173%">Reserved</td>						            </tr>					          </tbody>				        </table></div>			      <p class="p">During calibration when <samp class="ph codeph">reconfig_waitrequest</samp>				is high, you cannot read or write calibration enable registers. </p>			      <p class="p">To enable calibration, you must perform a read-modify-write on offset address 0x100.				The following steps are an example of how to enable the ATX PLL calibration enable				bit:</p>			      <ol class="ol" id="nik1415407720096__ol_zh1_lgq_vs">				        <li class="li">Read the offset address 0x100.</li>				        <li class="li">Keep the value from MSB[7:1] and set LSB[0] to 1.</li>				        <li class="li">Write new value to offset address 0x100.</li>			      </ol>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="joc1429213388130">
          <h1>
          
            Capability Registers 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">Capability registers allow you to read calibration status through the			Avalon-MM reconfiguration interface. They are soft logic and reside in the FPGA			fabric.</span>  </div>		    <div class="section" id="joc1429213388130__section_N10018_N10015_N10001">			      <p class="p">Reading capability registers does not require bus arbitration. You				can read them during the calibration process.</p>			      <p class="p">To use capability registers to check calibration status, you must				enable the capability registers when generating the Native PHY or PLL IP cores. To				enable the capability registers, select the <span class="ph uicontrol">Enable					capability registers</span> option in the <span class="ph uicontrol">Dynamic Reconfiguration</span> tab.</p>			      <p class="p">The <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> signals from the hard PHY are from the same hardware and				change				state (high/low) concurrently during calibration. The register bits 0x281[5:4] are				defined to solve this issue. This prevents a TX channel being affected by RX				calibration, or an RX channel being affected by TX calibration. This feature cannot				be enabled, when a Simplex TX and Simplex RX channel merging is involved. To merge a				Simplex TX and a Simplex RX channel into one physical channel, refer to <a xmlns="http://www.w3.org/1999/xhtml" class="xref" href="/content/altera-www/global/en_us/index/documentation/nik1398707230472.html#nik1404875723802" title="The Native PHY provides the ability to create channels that are either simplex or duplex instances.">Dynamic Reconfiguration Interface Merging Across Multiple IP Blocks</a>.</p>								    </div>				    <div class="section" id="joc1429213388130__section_N1023A_N10019_N10001"><h2 class="title sectiontitle">Rules to Build Customized Gating Logic to Separate tx_cal_busy				and rx_cal_busy signals</h2>			      			      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="joc1429213388130__fig_sg4_fqt_qv"><span class="figcap"><span class="enumeration fig-enumeration">Figure 280.&nbsp;</span>An Example of an AND Gate used as Customized Logic</span><span class="desc figdesc">The customized gates shown in the following figure are an					example and not a unique solution</span><div class="figbody">				        				        				        <embed xmlns="" class="image doc-portal-img" id="joc1429213388130__image_n3p_xqt_qv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1460735921217.svg" type="image/svg+xml"></embed>			      </div></div>			      <div class="p">				The				capability register is not available for merging a Simplex TX and a Simplex RX				signal into the same physical channel. The <samp class="ph codeph">tx_cal_busy_out</samp> and <samp class="ph codeph">rx_cal_busy_out</samp>				signals share the same port. So, you should build customized gating logic to				separate them.<ul class="ul" id="joc1429213388130__ul_jpd_cst_qv">					          <li class="li">The <samp class="ph codeph">tx_cal_busy_out_en</samp>						signal						enables						the <samp class="ph codeph">tx_cal_busy</samp>						output.</li>					          <li class="li">The <samp class="ph codeph">rx_cal_busy_out_en</samp>						signal						enables the						<samp class="ph codeph">rx_cal_busy</samp>						output.</li>					          <li class="li">At power up, <samp class="ph codeph">tx_cal_busy_out_en</samp>						and <samp class="ph codeph">rx_cal_busy_out_en</samp>						should be set to						â1â.</li>					          <li class="li">At normal operation:<ul class="ul" id="joc1429213388130__ul_yqh_fl5_qv">							              <li class="li">When								the								RX is calibrating,								setting									<samp class="ph codeph">tx_cal_busy_out_en</samp> to â0â and									<samp class="ph codeph">rx_cal_busy_out_en</samp> to â1â								disables tx_cal_busy, so								the								TX does not reset while RX is								calibrating.</li>							              <li class="li">When								the								TX is calibrating,								setting									<samp class="ph codeph">rx_cal_busy_out_en</samp> to â0â and									<samp class="ph codeph">tx_cal_busy_out_en</samp> to â1â								disables <samp class="ph codeph">rx_cal_busy</samp>, so								the								RX does not reset while TX is								calibrating.</li>						            </ul>               </li>				        </ul>         </div>		    </div>		    <div class="section" id="joc1429213388130__section_N10294_N10019_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="joc1429213388130__table_xqj_gpp_rv" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 300. &nbsp;</span>PMA Capability Registers for Calibration Status</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d313936e255" valign="top" width="31.545741324921135%">Bit</th>							              <th class="entry" id="d313936e258" valign="top" width="68.45425867507886%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d313936e255 " valign="top" width="31.545741324921135%">0x281[5]</td>							              <td class="entry" headers="d313936e258 " valign="top" width="68.45425867507886%">								                <p class="p">PMA channel <samp class="ph codeph">rx_cal_busy</samp> output enable. The power up default									value is 0x1.</p>								                <p class="p">0x1: The <samp class="ph codeph">rx_cal_busy</samp> output and 0x281[1] are asserted high									whenever PMA TX or RX calibration is running.</p>								                <p class="p"> 0x0: The <samp class="ph codeph">rx_cal_busy</samp> output or 0x281[1]									is									never									asserted									high.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e255 " valign="top" width="31.545741324921135%">0x281[4] </td>							              <td class="entry" headers="d313936e258 " valign="top" width="68.45425867507886%">								                <p class="p">PMA channel <samp class="ph codeph">tx_cal_busy</samp> output enable. The power up default									value is 0x1.</p>								                <p class="p">0x1: The <samp class="ph codeph">tx_cal_busy</samp> output and 0x281[0] are asserted high									whenever PMA TX or RX calibration is running.</p>								                <p class="p">0x0: The <samp class="ph codeph">tx_cal_busy</samp> output or 0x281[0]									is									never									asserted									high.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e255 " valign="top" width="31.545741324921135%">0x281[2]</td>							              <td class="entry" headers="d313936e258 " valign="top" width="68.45425867507886%">PreSICE Avalon-MM interface control. This								register is available to check who controls the bus, no matter if,								separate <samp class="ph codeph">reconfig_waitrequest</samp> from								the status of AVMM arbitration with PreSICE is enabled or not.<p class="p">0x1: PreSICE is controlling the internal									configuration bus.</p>                        <p class="p">0x0: The user has									control of the internal configuration bus.</p>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e255 " valign="top" width="31.545741324921135%">0x281[1]</td>							              <td class="entry" headers="d313936e258 " valign="top" width="68.45425867507886%">								                <p class="p">PMA channel <samp class="ph codeph">rx_cal_busy</samp> active high</p>								                <p class="p">0x1: PMA RX calibration is running</p>								                <p class="p">0x0: PMA RX calibration is done</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e255 " valign="top" width="31.545741324921135%">0x281[0]</td>							              <td class="entry" headers="d313936e258 " valign="top" width="68.45425867507886%">								                <p class="p">PMA channel <samp class="ph codeph">tx_cal_busy</samp> active high</p>								                <p class="p">0x1: PMA TX calibration is running</p>								                <p class="p">0x0: PMA TX calibration is done</p>							              </td>						            </tr>					          </tbody>				        </table></div>						      <p class="p">The PMA 0x281[5:4] is used to isolate the TX and RX calibration busy status.				If you want <samp class="ph codeph">rx_cal_busy</samp> unchanged during the TX				calibration, you must set 0x281[5] to 0x0 before returning the bus to PreSICE. The				channel RX				is				not				reset				due to the TX calibration. If you want <samp class="ph codeph">tx_cal_busy</samp>				unchanged during the RX calibration, you must set 0x281[4] to 0x0 before returning				the bus to PreSICE. The channel TX				is				not				reset				due to the RX calibration. If you accidentally write 0x00 to 0x281[5:4], <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp>				are				never				activated				to high in the user interface. Neither of the 0x281[1:0] registers				go				high either.</p>						      <table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="joc1429213388130__table_rcd_grx_kt" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 301. &nbsp;</span>ATX PLL Capability Registers for Calibration Status</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d313936e412" valign="top" width="31.948881789137378%">Bit</th>							              <th class="entry" id="d313936e415" valign="top" width="68.05111821086261%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d313936e412 " valign="top" width="31.948881789137378%">0x280[2]</td>							              <td class="entry" headers="d313936e415 " valign="top" width="68.05111821086261%">PreSICE Avalon-MM interface control. This								register is available to check who controls the bus, no matter if,								separate <samp class="ph codeph">reconfig_waitrequest</samp> from								the status of AVMM arbitration with PreSICE is enabled or not.<p class="p">0x1: PreSICE is controlling the internal									configuration bus.</p>                        <p class="p">0x0: The user has									control of the internal configuration bus.</p>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e412 " valign="top" width="31.948881789137378%">0x280[1]</td>							              <td class="entry" headers="d313936e415 " valign="top" width="68.05111821086261%">								                <p class="p">ATX PLL <samp class="ph codeph">pll_cal_busy</samp>                        </p>								                <p class="p">0x1: ATX PLL calibration is running</p>								                <p class="p">0x0: ATX PLL calibration is done</p>							              </td>						            </tr>					          </tbody>				        </table></td></tr></table>			      <table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="joc1429213388130__table_igj_nrx_kt" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 302. &nbsp;</span>fPLL Capability Registers for Calibration Status</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d313936e479" valign="top" width="31.948881789137378%">Bit</th>							              <th class="entry" id="d313936e482" valign="top" width="68.05111821086261%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d313936e479 " valign="top" width="31.948881789137378%">0x280[2]</td>							              <td class="entry" headers="d313936e482 " valign="top" width="68.05111821086261%">PreSICE Avalon-MM interface control<p class="p">0x1: PreSICE is controlling the internal									configuration bus. This register is available to check who									controls the bus, no matter if, separate <samp class="ph codeph">reconfig_waitrequest</samp> from the status of AVMM									arbitration with PreSICE is enabled or not.</p>                        <p class="p">0x0: The user has control of the internal									configuration bus.</p>                     </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d313936e479 " valign="top" width="31.948881789137378%">0x280[1]</td>							              <td class="entry" headers="d313936e482 " valign="top" width="68.05111821086261%">								                <p class="p">fPLL <samp class="ph codeph">pll_cal_busy</samp>                        </p>								                <p class="p">0x1: fPLL calibration is running</p>								                <p class="p">0x0: fPLL calibration is done</p>							              </td>						            </tr>					          </tbody>				        </table></td></tr></table>					    </div>			  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="joc1442867401304">
          <h1>
          
            Rate Switch Flag Register 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">The rate switch flag is for CDR charge pump calibration. Each SOF has CDR      default charge pump settings. After power up, these settings are loaded into the PreSICE      memory space. If you change the line rate, it may require new charge pump settings, which      are      stored into the Avalon-MM reconfiguration register space. During RX PMA calibration (including      CDR), PreSICE needs to know which set of CDR charge pump setting to use.</p>      <p class="p">If you set 0x166[7] = 0x1, PreSICE assumes the setting in its memory space is      still valid. If after a rate change you set 0x166[7]=0x0, PreSICE uses the setting from the      Avalon-MM reconfiguration register uploaded from the dynamic reconfiguration interface or MIF      streamed in. After calibration, 0x166[7] = 0x1 is set automatically and PreSICE uses the      settings in its memory space. The rate switch flag only tells PreSICE where to obtain the CDR      charge pump settings for CDR calibration. The rate switch flag should be used only when there      is a rate change.</p>          <p class="p">Multiple MIF files are required for rate change and reconfiguration. When the      MIF, which you want to stream in, has CDR charge pump setting 0x139[7] and 0x133[7:5] that is      different from the previous MIF, you need to recalibrate with 0x166[7]=0x0. If you stream in      the whole MIF, the 0x166[7]      is      set to the      correct value inside the MIF. If you stream in reduced MIF, you need to      check if CDR charge pump setting 0x139[7] and 0x133[7:5] are inside the reduced MIF or not. If      the reduced MIF has CDR charge pump setting 0x139[7] and 0x133[7:5] updated, you need to set      0x166[7]=0x0, if the reduced MIF does not include 0x139[7] and 0x133[7:5], you need to set      0x166[7]=0x1.</p>              <table border="1" cellpadding="4" cellspacing="0" class="tableborder"><tr><td><table border="0" cellpadding="4" cellspacing="0" class="table" id="joc1442867401304__table_g2t_h5x_kt" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 303. &nbsp;</span>Rate Switch Flag Register for CDR Calibration</span></span></caption>                                    <thead align="left" class="thead">               <tr class="row">                  <th class="entry" id="d314727e142" valign="top" width="25.510204081632654%">Bit</th>                  <th class="entry" id="d314727e145" valign="top" width="74.48979591836735%">Description</th>               </tr>            </thead>            <tbody class="tbody">               <tr class="row">                  <td class="entry" headers="d314727e142 " valign="top" width="25.510204081632654%">0x166[7]</td>                  <td class="entry" headers="d314727e145 " valign="top" width="74.48979591836735%">                     <p class="p">Rate switch flag register. Power up default value is 0x1.</p>                     <p class="p">0x1, PreSICE uses the default CDR charge pump bandwidth from the                default memory space.</p>                     <p class="p">0x0, PreSICE uses the CDR charge pump bandwidth setting from the                DPRIO register space.</p>                  </td>               </tr>            </tbody>         </table></td></tr></table>      <p class="p">If you use the Avalon-MM reconfiguration interface to perform a rate change,      you must write 0x0 to 0x166[7] before returning the bus to PreSICE.      </p>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415407985270">
          <h1>
          
            Power-up Calibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">After the device is powered up and programmed, PreSICE automatically initiates      the calibration process. The calibration process may continue during device programming. The      time required after device power-up to complete the calibration process can vary by device.      The total time taken can extend into the user-mode. The <samp class="ph codeph">cal_busy</samp> signals deassert to indicate the completion of the calibration process.      You must ensure that the transceiver reset sequence in your design waits for the calibration      to complete before resetting the transceiver PLL and the transceiver channel.</p>      <p class="p"> The PreSICE may still control the internal configuration bus even after      power-up calibration is complete. You can request access when needed. If a system has an fPLL,      an ATX PLL, and channels, the fPLL <samp class="ph codeph">cal_busy</samp> signal goes low      first. The ATX PLL <samp class="ph codeph">cal_busy</samp> signal goes low after the      channelsâ <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> signals. <span class="keyword">Intel</span> recommends      that you wait until all <samp class="ph codeph">*_cal_busy</samp> signals are low before      requesting any access.</p>      <p class="p">All power-up calibration starts from Vreg calibration for all banks and      channels. </p>          <p class="p">         <span class="keyword">               PCIe*            </span> link does not allow user recalibration, so you must perform power-up      calibration. </p>      <p class="p">Furthermore, power-up calibration for channels configured with the <span class="keyword">               PCIe*            </span>      protocol require a reference clock. Without the presence of a reference clock, power-up      calibration does not start but waits indefinitely, so supply a reference clock to the <span class="keyword">               PCIe*            </span>         <samp class="ph codeph">refclk</samp> pin for the power-up calibration process.</p>          <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1415407985270__fig_v2k_5l3_wq"><span class="figcap"><span class="enumeration fig-enumeration">Figure 281.&nbsp;</span>Power-up Calibration Sequence for Non-<span xmlns="" class="keyword">               PCIe*            </span> Hard IP        (HIP) Channels</span><span class="desc figdesc">For applications not using <span xmlns="" class="keyword">               PCIe*            </span> Hard IP, the        power-up calibration starts from Vreg calibration for all banks and channels. Then, PreSICE        calibration is done in the sequence as shown in the following figure.</span><div class="figbody">                           <embed xmlns="" class="image doc-portal-img" id="nik1415407985270__image_ld5_dm3_wq" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1422297607339.svg" type="image/svg+xml"></embed>      </div></div>      <div class="p">For applications using both <span class="keyword">               PCIe*            </span> Hard IP and non-<span class="keyword">               PCIe*            </span> channels, the power-up calibration sequence is:<ol class="ol" id="nik1415407985270__ol_hn5_xxw_wq">            <li class="li">Vreg calibration for all banks and channels.</li>            <li class="li">Wait for <span class="keyword">               PCIe*            </span> reference clock toggle.</li>            <li class="li">               <span class="keyword">               PCIe*            </span> Hard IP 0 calibration (if used).</li>            <li class="li">               <span class="keyword">               PCIe*            </span> Hard IP 1 calibration (if used).</li>            <li class="li">Calibration of all non-<span class="keyword">               PCIe*            </span> Hard IP channels in          calibration sequence.</li>         </ol>      </div>      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="nik1415407985270__fig_o2n_2m3_wq"><span class="figcap"><span class="enumeration fig-enumeration">Figure 282.&nbsp;</span>Power-up Calibration Sequence for <span xmlns="" class="keyword">               PCIe*            </span> Hard IP and          non-<span xmlns="" class="keyword">               PCIe*            </span> Channels</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="nik1415407985270__image_epx_3vq_rv" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/jba1461011169276.svg" type="image/svg+xml"></embed>      </div></div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415408064161">
          <h1>
          
            User Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <div class="p">User Recalibration is needed if below conditions are met:<ul class="ul" id="nik1415408064161__ul_d2x_zrj_4bb">            <li class="li">               <strong class="ph b">During Device Power Up:</strong>               <ul class="ul" id="nik1415408064161__ul_lrl_bsj_4bb">                  <li class="li">During device power up, <samp class="ph codeph">CLKUSR</samp> is              asserted and running, but the transceiver reference clock remains deasserted until              after the power up process is complete.</li>                  <li class="li">During device power up, <samp class="ph codeph">CLKUSR</samp> and              the transceiver reference clock are asserted and running. When the device power up              process is complete, the transceiver reference clock changes frequency. Either the              transceiver reference clock could become unstable, or your application requires a              different transceiver reference clock during normal operation, which could cause a              data rate change.</li>               </ul>            </li>            <li class="li">               <strong class="ph b">After a dynamic reconfiguration process that triggers a data rate change:</strong>               <p class="p">After            device power up in normal operation, you reconfigure the transceiver data rate by            changing the channel configurations or the PLLs, recalibrate the:</p>               <ul class="ul" id="nik1415408064161__ul_wlz_hsj_4bb">                  <li class="li">ATX PLL if ATX PLL has new VCO frequency to support new data rate.</li>                  <li class="li">fPLL if the fPLL has new VCO frequency to support new data rate.<div class="note note" id="nik1415408064161__note_N1004A_N10047_N1003F_N10037_N10015_N10012_N1000F_N10001"><span class="notetitle">Note:</span> fPLL                recalibration is not needed if the dynamic reconfiguration method used to achieve                new data rate (new VCO frequency) is done using the fPLL L counter /1,2,4,8 division                factor.</div>                  </li>                  <li class="li">CDU/CMU as TX PLL. You must recalibrate the RX PMA of the channel which uses the CMU              as TX PLL.</li>                  <li class="li">RX PMA and TX PMA channel if the transceiver configuration changes to support new              data rates.</li>               </ul>            </li>            <li class="li">               <strong class="ph b">Other conditions that require a user recalibration:</strong>               <ul class="ul" id="nik1415408064161__ul_fby_ntj_4bb">                  <li class="li">Recalibrate the fPLL if the fPLL is connected as a second PLL              (downstream cascaded PLL). The downstream fPLL received the reference clock from the              upstream PLL (could be from fPLL/ CDR). Recalibrating the second fPLL is important              especially if the upstream PLL output clock (which is the downstream fPLL's reference              clock) is not present or stable during power-up calibration.</li>                  <li class="li">For ATX PLL or fPLL used to drive PLL feedback compensation bonding,              recalibrate the PLL after power up calibration.</li>               </ul>            </li>         </ul>      </div>      <div class="note note" id="nik1415408064161__note_N1002A_N1000F_N10001"><span class="notetitle">Note:</span> If you are recalibrating your ATX PLL or      fPLL, follow the ATX PLL-to-ATX PLL or fPLL-to-ATX PLL spacing guideline as stated in the      "Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs" chapter. </div>      <p class="p">You can initiate the recalibration process by      writing      to the specific recalibration registers. You must also reset the transceivers after performing      user recalibration. For example, if you perform data rate auto-negotiation that involves PLL      reconfiguration, and PLL and channel interface switching, then you must reset the      transceivers.</p>      <p class="p">The proper reset sequence is required after calibration. <span class="keyword">Intel</span> recommends you use the Transceiver PHY Reset      Controller which has <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> inputs and follow <span class="keyword">Intel</span>'s recommended reset      sequence. You need to connect <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> from the Native PHY IP core outputs to the reset      controller inputs in your design. Reset upon calibration is automatically processed when you      perform user recalibration. </p>      <p class="p">Follow these steps to perform user recalibration:</p>      <ol class="ol">         <li class="li">Request internal configuration bus user access to the calibration registers        by        writing        0x2 to offset address 0x0[7:0].</li>         <li class="li">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to be        deasserted (logic low). Or wait until capability register of PreSICE Avalon-MM interface        control =0x0. The <samp class="ph codeph">avmm_busy</samp> status register is 0x281[2] for PMA channel        calibration and 0x280[2] for ATX PLL and fPLL calibration.</li>         <li class="li">Set the required calibration enable bits by doing Read-Modify-Write the        proper value to offset address 0x100. You must also set the 0x100 [6] to 0x0 when you enable        any PMA channel calibration to ensure adaptation triggering is disabled.</li>         <li class="li">Set rate switch flag register for PMA calibration, skip this step for ATX        PLL and fPLL calibration.<ul class="ul" id="nik1415408064161__ul_a2f_z5x_kt">               <li class="li">Read-Modify-Write            0x1 to offset address 0x166[7] if no            CDR            rate switch.</li>               <li class="li">Read-Modify-Write            0x0 to offset address 0x166[7] if switched rate with different CDR bandwidth            setting.</li>            </ul>         </li>         <li class="li">Set the proper value to capability register 0x281[5:4] for PMA calibration        to enable/disable <samp class="ph codeph">tx_cal_busy</samp> or <samp class="ph codeph">rx_cal_busy</samp> output.<ul class="ul" id="nik1415408064161__ul_qjp_fvx_kt">               <li class="li">To enable <samp class="ph codeph">rx_cal_busy</samp>,            Read-Modify-Write            0x1 to 0x281[5].</li>               <li class="li">To disable <samp class="ph codeph">rx_cal_busy</samp>,            Read-Modify-Write            0x0 to 0x281[5].</li>               <li class="li">To enable <samp class="ph codeph">tx_cal_busy</samp>,            Read-Modify-Write            0x1 to 0x281[4].</li>               <li class="li">To disable <samp class="ph codeph">tx_cal_busy</samp>,            Read-Modify-Write            0x0 to 0x281[4].</li>            </ul>         </li>         <li class="li">Release the internal configuration bus to PreSICE to perform recalibration        by writing 0x1 to offset address        0x0[7:0].        Recalibration is in progress until the <samp class="ph codeph">cal_busy</samp> signals are        deasserted (logic low).</li>         <li class="li">Periodically check the <samp class="ph codeph">*cal_busy</samp> output        signals or read the capability registers to check <samp class="ph codeph">*cal_busy</samp>        status until calibration is complete.</li>      </ol>   </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1398707069857">Recommended Reset Sequence</a></div><div><a class="link" href="#nik1398707062627" title="In this bonding mode, the channel span limitations of xN bonding mode are removed. This is achieved by dividing all channels into multiple bonding groups.">Implementing PLL Feedback Compensation Bonding Mode</a></div><div><a class="link" href="#nik1398707062939">Implementing PLL Cascading</a></div><div><a class="link" href="#aoz1492212055938">Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="joc1422300019876">
          <h1>
          
            Recalibration After Transceiver Reference Clock Frequency or Data Rate Change 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <div xmlns="http://www.w3.org/1999/xhtml" class="fig fignone" id="joc1422300019876__fig_zfm_xfj_wq"><span class="figcap"><span class="enumeration fig-enumeration">Figure 283.&nbsp;</span>Recalibration Sequence when the Transceiver Reference Clock or Data        Rate Changes</span><div class="figbody">                  <embed xmlns="" class="image doc-portal-img" id="joc1422300019876__image_tq3_ngj_wq" src="/content/dam/altera-www/global/en_US/documentation/nik1398707230472/joc1422306963900.svg" type="image/svg+xml"></embed>      </div></div>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="joc1422307341395">
          <h1>
          
            User Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body taskbody">		    <div class="section context" id="joc1422307341395__context_N10019_N10016_N10001">			      <p class="p">User recalibration requires access to the internal configuration bus and				calibration registers through the Avalon-MM reconfiguration interface. Follow the				steps below to perform a user recalibration.</p>		    </div>		    <ol class="ol steps"><li class="li step stepexpand" id="joc1422307341395__step_N10022_N1001D_N1000F_N10001">				        <span class="ph cmd">Proceed to the next step if ATX PLL is not used in your					application, otherwise perform the ATX PLL calibration process:</span>				        <ol class="ol substeps" id="joc1422307341395__substeps_ujx_zbn_2v" type="a">					          <li class="li substep">						            <span class="ph cmd">Request access to the internal configuration bus by							writing 0x2 to offset address 0x0[7:0].</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to deassert (logic low), or wait							until capability register of PreSICE Avalon-MM interface control							0x280[2]=0x0.</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Read-Modify-Write 0x1 to the offset address 0x100[0] of							the ATX PLL.</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Release the internal configuration bus to PreSICE to							perform recalibration by writing 0x1 to offset address 0x0[7:0].</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Periodically check the <samp class="ph codeph">*cal_busy</samp> output signals or read the capability registers							0x280[1] to check <samp class="ph codeph">*cal_busy</samp> status							until calibration is complete.</span>					          </li>				        </ol>				        <div class="itemgroup info">If you are recalibrating your ATX PLL and have adjacent ATX PLL used on					the same side of the device, follow the ATX PLL-to-ATX PLL spacing guideline as					stated in the "Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs"					chapter. </div>			      </li><li class="li step stepexpand" id="joc1422307341395__step_N1003C_N10022_N10016_N10001">				        <span class="ph cmd">Proceed to the next step if fPLL is not used in your					application, otherwise perform the fPLL user recalibration process:</span>				        <ol class="ol substeps" id="joc1422307341395__substeps_rlr_hkc_wr" type="a">					          <li class="li substep">						            <span class="ph cmd">Access the internal configuration bus by writing 0x2 to							offset address 0x0[7:0].</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to deassert (logic low), or wait							until capability register of PreSICE Avalon-MM interface control							0x280[2]=0x0.</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Read-Modify-Write							0x1 to the offset address 0x100[1] of the fPLL.</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Release the internal configuration bus to PreSICE to perform							recalibration by 							writing							0x1 to offset address 0x0[7:0].</span>					          </li>					          <li class="li substep">						            <span class="ph cmd">Periodically check the <samp class="ph codeph">*cal_busy</samp> output signals or read the capability registers							0x280[1] to check <samp class="ph codeph">*cal_busy</samp> status							until calibration is complete.</span>					          </li>				        </ol>				        <div class="itemgroup info">If you are recalibrating your fPLL and have ATX PLL used on the same side					of the device, follow the fPLL-to-ATX PLL spacing guideline as stated in the					"Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs" chapter. </div>			      </li><li class="li step stepexpand" id="joc1422307341395__step_N1007D_N10022_N10016_N10001">				        <span class="ph cmd">Perform the PMA user recalibration process:					</span>				        <ol class="ol substeps" id="joc1422307341395__substeps_qx4_g5x_vs" type="a">					          <li class="li substep substepexpand">						            <span class="ph cmd">Request access to the internal configuration bus by							writing							0x2 to offset address 0x0[7:0].</span>					          </li>					          <li class="li substep substepexpand">						            <span class="ph cmd">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to deassert (logic low), or wait							until capability register of PreSICE Avalon-MM interface control							0x281[2]=0x0.</span>					          </li>					          <li class="li substep substepexpand">						            <span class="ph cmd">Configure the PMA calibration enable register 0x100.							You must							set							0x0 to 0x100[6] to enable any calibration.</span>						            <div class="itemgroup stepresult">							              <ul class="ul" id="joc1422307341395__ul_d2p_gjj_wq">								                <li class="li">Read-Modify-Write 0x1 to 0x100[1] to start PMA									RX calibration.</li>								                <li class="li">Read-Modify-Write 0x1 to 0x100[5] to start PMA									TX calibration.</li>							              </ul>						            </div>					          </li>					          <li class="li substep substepexpand">						            <span class="ph cmd">Do							Read-Modify-Write on the rate switch flag							register							if you switched rates with a different CDR bandwidth							setting.</span>					          </li>					          <li class="li substep substepexpand">						            <span class="ph cmd">Do							Read-Modify-Write on 0x281[5:4] to disable/enable								<samp class="ph codeph">rx_cal_busy</samp> and <samp class="ph codeph">tx_cal_busy</samp>. </span>												            <div class="itemgroup stepresult">							              <ul class="ul" id="joc1422307341395__ul_gvx_lky_rv">								                <li class="li">To enable <samp class="ph codeph">rx_cal_busy, write</samp>									0x1 to 0x281[5].</li>								                <li class="li">To disable <samp class="ph codeph">rx_cal_busy, write</samp>									0x0 to 0x281[5].</li>								                <li class="li">To enable <samp class="ph codeph">tx_cal_busy, write</samp>									0x1 to 0x281[4].</li>								                <li class="li">To disable <samp class="ph codeph">tx_cal_busy, write</samp>									0x0 to 0x281[4].</li>							              </ul>						            </div>											          </li>										          <li class="li substep substepexpand">						            <span class="ph cmd">Release the internal configuration bus to PreSICE to							perform recalibration by writing 0x1 to offset address 0x0[7:0].</span>					          </li>					          <li class="li substep substepexpand">						            <span class="ph cmd">Perform a loop to check the <samp class="ph codeph">tx_cal_busy</samp> and <samp class="ph codeph">rx_cal_busy</samp> output signals or read the capability							registers 0x281[1:0] to check <samp class="ph codeph">*cal_busy</samp>							status until calibration is complete.</span>					          </li>				        </ol>			      </li></ol>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#aoz1492212055938">Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1415488904289">
          <h1>
          
            Calibration Example 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody"></div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415488931807">
          <h1>
          
            ATX PLL Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc">When you use			the ATX PLL in your application, and it requires a line rate or clock frequency change,			you must recalibrate the ATX PLL after you have made the			changes.</span>  </div>		    <div class="section" id="nik1415488931807__section_N10023_N10020_N10001">			      <p class="p">Follow				these steps to recalibrate the ATX PLL:</p>		       <ol class="ol">				        <li class="li">Request user access to the internal configuration bus by 					writing					0x2 to offset address 0x0[7:0].</li>				        <li class="li">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to be					deasserted (logic low) or wait until capability register of PreSICE Avalon-MM					interface control 0x280[2]=0x0.</li>				        <li class="li">To calibrate the ATX PLL,					doing					Read-Modify-Write 0x1 to bit[0] of address 0x100 of the ATX					PLL.</li>				        <li class="li">Release the internal configuration bus to PreSICE to perform recalibration					by 					writing					0x1 to offset address 0x0[7:0]. </li>				        <li class="li">Periodically check the <samp class="ph codeph">*cal_busy</samp> output signals or read the capability registers 0x280[1]					to check <samp class="ph codeph">*cal_busy</samp> status until calibration is					complete.</li>			      </ol>			      <div class="note note" id="nik1415488931807__note_N10052_N1001C_N10019_N10001"><span class="notetitle">Note:</span> If you are recalibrating your ATX PLL				and have adjacent ATX PLL used on the same side of the device, follow the ATX				PLL-to-ATX PLL spacing guideline as stated in the "Transmit PLLs Spacing Guideline				when using ATX PLLs and fPLLs" chapter.</div>      </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#aoz1492212055938">Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415488945900">
          <h1>
          
            Fractional PLL Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1415488945900__section_N1002B_N10026_N10001">			      <p class="p">Follow these steps to recalibrate the fPLL:</p>		       <ol class="ol">				        <li class="li">Request user access to the internal configuration bus by					writing					0x2 to offset address 0x0[7:0].</li>				        <li class="li">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to be					deasserted (logic low) or wait until capability register of PreSICE Avalon-MM					interface control 0x280[2]=0x0.</li>				        <li class="li">To calibrate the fPLL,					Read-Modify-Write					0x1 to bit[1] of address 0x100 of the fPLL. </li>				        <li class="li">Release the internal configuration bus to PreSICE to perform recalibration					by					writing					0x1 to offset address 0x0[7:0]. </li>				        <li class="li">Periodically check the <samp class="ph codeph">*cal_busy</samp> output signals or read the capability registers 0x280[1]					to check <samp class="ph codeph">*cal_busy</samp> status until calibration is					complete.</li>			      </ol>			      <div class="note note" id="nik1415488945900__note_N10048_N10012_N1000F_N10001"><span class="notetitle">Note:</span> If you are recalibrating your fPLL				and have ATX PLL used on the same side of the device, follow the fPLL-to-ATX PLL				spacing guideline as stated in the "Transmit PLLs Spacing Guideline when using ATX				PLLs and fPLLs" chapter. </div>      </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#aoz1492212055938">Transmit PLLs Spacing Guideline when using ATX PLLs and fPLLs</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415586781546">
          <h1>
          
            CDR/CMU PLL Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1415586781546__section_N10020_N1001B_N10001">			      <p class="p">CDR/CMU PLL user recalibration is integrated into the PMA RX user				recalibration. Enabling 0x100[1] PMA RX calibration recalibrates the CDR/CMU				PLL.</p>      </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1415587287471">
          <h1>
          
            PMA Recalibration 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="nik1415587287471__section_N1001B_N10016_N10001">			      <p class="p">PMA calibration includes:    </p>			      <ul class="ul" id="nik1415587287471__ul_yyg_sd1_tr">				        <li class="li">PMA TX calibration</li>				        <li class="li">PMA RX calibration</li>			      </ul>			      <p class="p">The PMA RX calibration includes CDR/CMU PLL calibration, offset cancellation				calibration, and V<sub class="ph sub">CM</sub> calibration. The TX PMA calibration includes TX				termination, Vod, and DCD calibration.</p>			      <p class="p">Follow these steps to recalibrate the PMA:</p>		       <ol class="ol">				        <li class="li">Request access to the internal configuration bus by					writing					0x2 to offset address 0x0[7:0].</li>				        <li class="li">Wait for <samp class="ph codeph">reconfig_waitrequest</samp> to be					deasserted (logic low), or wait until capability register of PreSICE Avalon-MM					interface control 0x281[2]=0x0.</li>				        <li class="li">Set the proper value to offset address 0x100 to enable PMA calibration. You					must also set the 0x100 [6] to 0x0 when you enable any PMA channel calibration					to ensure adaptation triggering is disabled.</li>				        <li class="li">Set the rate switch flag register for PMA RX calibration after					the rate change.<ul class="ul" id="nik1415587287471__ul_k4h_xwx_kt">						            <li class="li">Read-Modify-Write							0x1 to offset address 0x166[7] if no rate switch.</li>						            <li class="li">Read-Modify-Write							0x0 to offset address 0x166[7] if switched rate with different CDR							bandwidth setting.</li>					          </ul>            </li>				        <li class="li">Do					Read-Modify-Write the proper value to capability register					0x281[5:4] for PMA calibration to enable/disable <samp class="ph codeph">tx_cal_busy</samp> or <samp class="ph codeph">rx_cal_busy</samp>						output.<ul class="ul" id="nik1415587287471__ul_lxl_bxx_kt">						            <li class="li">To enable <samp class="ph codeph">rx_cal_busy</samp>,							Read-Modify-Write 0x1 to 0x281[5].</li>						            <li class="li">To disable <samp class="ph codeph">rx_cal_busy</samp>,							Read-Modify-Write 0x0 to 0x281[5].</li>						            <li class="li">To enable <samp class="ph codeph">tx_cal_busy</samp>,							Read-Modify-Write 0x1 to 0x281[4].</li>						            <li class="li">To disable <samp class="ph codeph">tx_cal_busy</samp>,							Read-Modify-Write 0x0 to 0x281[4].</li>					          </ul>            </li>				        <li class="li">Release the internal configuration bus to PreSICE to perform recalibration					by					writing					0x1 to offset address 0x0[7:0].</li>				        <li class="li">Periodically check the <samp class="ph codeph">*cal_busy</samp> output signals or read the capability registers					0x281[1:0] to check <samp class="ph codeph">*cal_busy</samp> status until					calibration is complete.</li>			      </ol>      </div>	  </div><div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1415407201678" title="For more details about PMA recalibration">Transceiver Channel Calibration Registers</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="qbw1527613732209">
          <h1>
          
            Calibration Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="qbw1527613732209__table_pqh_dlg_zdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d316355e111" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d316355e114" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">										          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2018.09.24</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="qbw1527613732209__ul_rrb_3pn_w2b">								                <li class="li">Noted that <span class="keyword">               PCIe*            </span> requires power-up calibration, and the power-up calibration requires a reference clock.                         </li>							              </ul>                  </td>					          </tr>										          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2018.06.15</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="qbw1527613732209__ul_ajr_rtd_d2b">								                <li class="li">Added a footnote: CDR and CMU PLL calibration									are part of RX PMA calibration.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qbw1527613732209__ul_ocr_yxj_4bb">								                <li class="li">Updated the flow of "User Recalibration"									topic.</li>								                <li class="li">Updated "<ul class="ul" id="qbw1527613732209__ul_dt4_hhg_vs">										                    <li class="li">In order to trigger user												re-calibration:<ul class="ul" id="qbw1527613732209__ul_dgc_mkg_sbb">												                        <li class="li">Write 0x01 to offset address												0x000 [7:0], user re-calibration has to request												through offset address 0x100.</li>											                      </ul>                              </li>										                    <li class="li">In order to trigger DFE adaptation:<ul class="ul" id="qbw1527613732209__ul_yjk_pkg_sbb">												                        <li class="li">Write 0x03 to offset address												0x000 [7:0], DFE adaptation triggering has to												enable through 0x100[6].</li>											                      </ul>                              </li>										                    <li class="li">If you no longer need to use the											internal reconfiguration bus:<ul class="ul" id="qbw1527613732209__ul_a2g_skg_sbb">												                        <li class="li">Write 0x03 to offset address												0x000 [7:0].</li>											                      </ul>                              </li>									                  </ul>" in the "Reconfiguration Interface and Arbitration with									PreSICE Calibration Engine" topic.</li>								                <li class="li">Updated "You must also set the 0x100 [6] to									0x0 when you enable any PMA channel calibration to ensure									adaptation triggering is disabled." in "User Recalibration"									topic.</li>								                <li class="li">Updated "PMA Calibration Enable Register									Offset Address 0x100" to "Write 1'b0 to 0x100 [6] when you									enable any PMA channel calibration to ensure adaptation									triggering request is disable." for bit 6 in "Transceiver									Channel PMA Calibration Registers" table.</li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following change:<ul class="ul" id="qbw1527613732209__ul_qqh_fps_kx">								                <li class="li">In table "Avalon-MM Interface Arbitration									Registers" the description for bit [1] is changed to									"0x1=calibration completed and 0x0=calibration not									started".</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">							              <ul class="ul" id="qbw1527613732209__ul_xrl_v12_sv_joc4">								                <li class="li">Changed the "user calibration" flow.</li>								                <li class="li">Changed the "power up calibration"									sequence.</li>								                <li class="li">Added descriptions for âSimplex									calibration".</li>								                <li class="li">Added a new section âRules to Build Customized									Gating Logic to Separate tx_cal_busy and rx_cal_busy									signalsâ.</li>								                <li class="li">Updated the âPower-up Calibration Sequence for										Non-PCIe* Hard IP (HIP) Channelsâ, âPower-up Calibration									Sequence for PCIe Hard IP and non-PCIe Channelsâ, and									âRecalibration Sequence when the Transceiver Reference Clock or									Data Rate Changesâ figures.</li>								                <li class="li">Changed the order of the âUser Recalibrationâ									steps in the âRecalibration After Transceiver Reference Clock									Frequency or Data Rate Changeâ section. </li>							              </ul>						            </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qbw1527613732209__ul_vvp_tmy_35_joc25">								                <li class="li">Changed the description in the "Rate Switch									Flag Register" section.</li>								                <li class="li">Added more description to the "User									Recalibration" section.</li>								                <li class="li">Added information in the "PMA Recalibration"									section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qbw1527613732209__ul_pmn_lsk_zs">								                <li class="li">Changed the description in the									"Reconfiguration Interface and Arbitration with PreSICE									Calibration Engine" section.</li>								                <li class="li">Changed the description in the "Calibration									Registers" section.</li>								                <li class="li">Changed the "Transceiver Channel PMA									Calibration Registers for Production Devices" table.</li>								                <li class="li">Removed description from the "Transceiver									Channel Calibration Registers" section.</li>								                <li class="li">Changed values in the "Fractional PLL									Calibration Registers" table.</li>								                <li class="li">Changed the "PMA Capability Registers for									Calibration Status" table.</li>								                <li class="li">Added the "ATX PLL Capability Registers for									Calibration Status" table.</li>								                <li class="li">Added the "fPLL Capability Registers for									Calibration Status" table.</li>								                <li class="li">Added description to the "Capability									Registers" section.</li>								                <li class="li">Added the "Rate Switch Flag Register"									section.</li>								                <li class="li">Added steps to the "User Recalibration"									section.</li>								                <li class="li">Changed the description in the "CDR/CMU PLL									Recalibration" section.</li>								                <li class="li">Added steps to the "PMA Recalibration"									section.</li>								                <li class="li">Changed the "Recalibration Sequence when the									Transceiver Reference Clock or Data Rate Changes" figure.</li>								                <li class="li">Added steps to the "User Recalibration"									section.</li>								                <li class="li">Updated the "Transceiver Channel PMA									Calibration Registers for Production Devices" table.</li>								                <li class="li">Updated the "Fractional PLL Calibration									Registers" table.</li>								                <li class="li">Updated the "ATX PLL Calibration Registers"									table.</li>								                <li class="li">Changed the description in the "ATX PLL									Calibration Registers" section.</li>								                <li class="li">Added description to the "Capability									Registers" section.</li>								                <li class="li">Changed the "Power-up Calibration Sequence for									Non-PCIe Hard IP (HIP) Channels" figure.</li>								                <li class="li">Changed the "Power-up Calibration Sequence for									PCIe HIP and non-PCIe Channels" figure.</li>								                <li class="li">Removed some steps from the "User									Recalibration" section.</li>								                <li class="li">Removed some steps from the "ATX PLL									Recalibration" section.</li>								                <li class="li">Removed some steps from the "Fractional PLL									Recalibration" section.</li>								                <li class="li">Removed some steps from the "PMA									Recalibration" section.</li>								                <li class="li">Removed the "Check Calibration Status"									section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="qbw1527613732209__ul_oqd_5ll_xq">								                <li class="li">Changed register offsets globally.</li>								                <li class="li">Changed the description in the "Reconfiguration									Interface and Arbitration with PreSICE Calibration Engine"									section.</li>								                <li class="li">Changed the description in the "Calibration									Registers" section.</li>								                <li class="li">Changed the descriptions and added a bit in the									"Avalon-MM Interface Arbitration Registers" table.</li>								                <li class="li">Changed the descriptions in the "Transceiver									Channel Calibration Registers" table.</li>								                <li class="li">Changed the descriptions in the "Fractional PLL									Calibration Registers" table.</li>								                <li class="li">Changed the descriptions in the "ATX PLL									Calibration Registers" table.</li>								                <li class="li">Added the "Power-up Calibration Sequence for									Non-PCIe Hard IP (HIP) Channels" and "Power-up Calibration									Sequence for PCIe HIP and non-PCIe Channels" figures.</li>								                <li class="li">Changed "Avalon-MM interface" to "internal									configuration bus" in the "User Recalibration" section.</li>								                <li class="li">Changed "Avalon-MM interface" to "internal									configuration bus" in the "ATX PLL Recalibration" section.</li>								                <li class="li">Changed the bit to calibrate the fPLL and									changed "Avalon-MM interface" to "internal configuration bus" in									the "Fractional PLL Recalibration" section.</li>								                <li class="li">Changed "Avalon-MM interface" to "internal									configuration bus" in the "CMU or CDR PLL Recalibration"									section.</li>								                <li class="li">Changed the addresses in the "User									Recalibration" section.</li>								                <li class="li">Changed the addresses in the "ATX PLL									Recalibration" section.</li>								                <li class="li">Changed the addresses in the "Fractional PLL									Recalibration" section.</li>								                <li class="li">Changed the addresses in the "CDR/CMU PLL									Recalibration" section.</li>								                <li class="li">Changed the addresses and added descriptions									in the "PMA Recalibration" section.</li>								                <li class="li">Changed the addresses in the "Check									Calibration Status" section.</li>								                <li class="li">Changed "Avalon-MM interface" to "internal									configuration bus" in the "PMA Recalibration" section.</li>								                <li class="li">Added the "Capability Registers" section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d316355e111 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d316355e114 " valign="top" width="NaN%">Initial release.</td>					          </tr>				        </tbody>			      </table></div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-1 section-overflow">

        <header class="anchor" id="nik1402798386738">
          <h1>
          
            Analog Parameter Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">Transceiver analog parameter settings are used to tune the analog		functions in the physical medium attachment (PMA) and the PLL blocks while		designing high-speed serial protocol solutions. You can use this feature to		compensate for signal losses for high data rate communication. 	 </p> 	     <p class="p">Most transceiver parameters can be set using the <span class="ph uicontrol">Parameter Editor</span> before generating the transceiver PHY IP. The			parameters that depend on place and route decisions, device constraints, and tunable			analog settings that cannot be set before IP generation are controlled in the following			ways: </p> 	     <ul class="ul">         <li class="li" id="nik1402798386738__li_7BDAA04027614DC3AE98CAC9597897D5">Making analog parameter		  settings to I/O pins using the Assignment Editor. 		</li>         <li class="li" id="nik1402798386738__li_A4AA6AEFBC0B457A93F3A8B9B52A484D">Updating the Quartus Prime Settings File					(<strong class="ph b">.qsf</strong>) with the known assignment.</li>			      <li class="li">Using the Reconfiguration Interface to dynamically change the analog settings.</li>      </ul>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798388087">
          <h1>
          
            Making Analog Parameter Settings using the Assignment Editor 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body taskbody"> 	     <div class="section context" id="nik1402798388087__context_890664A496814D618C3AA3660B694CCC"> 		       <p class="p">To make assignments using the 		  <span class="ph uicontrol">Assignment Editor</span>, complete the following steps:		  		</p> 	     </div> 	     <ol class="ol steps" id="nik1402798388087__steps_C5E5D2A12B254C18A61363E5787BF333"><li class="li step stepexpand" id="nik1402798388087__step_CCF5C49A70124E1FB3983FB2CA915E7C"> 		          <span class="ph cmd">On the 			 <span class="ph uicontrol">Assignments </span> menu, select 			 <span class="ph uicontrol">Assignment Editor</span>. The 			 <span class="ph uicontrol">Assignment Editor</span> appears.</span> 		       </li><li class="li step stepexpand" id="nik1402798388087__step_9D1703475EC047CEA9C04CA32F3838CC">            <span class="ph cmd">Click inside the 			 <span class="ph uicontrol">Assignment Name</span> column and select the			 appropriate assignment. Refer to the 			 <cite class="cite">PMA Analog Settings</cite> section for the list of available			 assignments for PMA analog settings.</span> 		       </li><li class="li step stepexpand" id="nik1402798388087__step_A861A6F796C14A3B95242801C595A81F">            <span class="ph cmd">Click inside the 			 <span class="ph uicontrol">Value</span> column and select the appropriate value			 for your assignment.</span> 		          <div class="itemgroup stepresult">The Quartus Prime software adds these instance assignments to the <strong class="ph b">.qsf</strong> file for your project. </div> 		       </li></ol>   </div> <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="#nik1402798388802">Analog Parameter Settings List</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798388427">
          <h1>
          
            Updating Quartus Settings File with the Known Assignment 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798388427__section_BE9CD7B75F6946A9864425BD7B369F9E"> 		       <p class="p"> The Quartus Prime Settings File (<strong class="ph b">.qsf</strong>) contains all the				entity-level assignments and settings for the current revision of the project. The				Quartus Settings File is based on Tcl script syntax. </p> 		       <p class="p"> When you create assignments and settings using the <span class="ph uicontrol">Parameter Editor</span> wizards and dialog boxes or Tcl commands, the				Quartus Prime software automatically places the assignments at the end of the				Quartus Prime Settings File. To control the analog parameters, you can directly add				or modify the appropriate assignment in the Quartus Prime Settings File. The				assignments you create are recognized, regardless of where you place them in the				file. </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://quartushelp.altera.com/13.0/mergedProjects/reference/glossary/def_qsf.htm" target="_blank" title="Describes the commands and options available to modify the assignments in the qsf file.">Quartus Prime Settings File (.qsf) </a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798388802">
          <h1>
          
            Analog Parameter Settings List 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798388802__section_75299491A727496D92DB2BFC34CE539F">			      <p class="p">The following table lists the analog parameter settings for the transmitter and				receiver. The details of each of these settings are in the sections following this				table.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798388802__table_770027C400F24A69993CF0536AD4BFE4" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 304. &nbsp;</span> Receiver					Analog					Parameter					Settings </span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d317330e191" valign="top" width="30.76923076923077%">								                <p class="p"> Analog Parameter Setting </p>							              </th>							              <th class="entry" id="d317330e197" valign="top" width="30.76923076923077%">								                <p class="p"> Pin Planner or Assignment Editor Name </p>							              </th>							              <th class="entry" id="d317330e203" valign="top" width="15.384615384615385%">								                <p class="p"> Assignment Destination</p>							              </th>							              <th class="entry" id="d317330e209" valign="top" width="23.076923076923077%">								                <p class="p">Usage Guideline</p>																							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_LINK									</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Link Type </p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial									data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">Chip-to-chip or backplane</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_TERM_SEL </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver									On-Chip-Termination								</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">On chip termination</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_VCCR_VCCT_VOLTAGE</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">VCCR_GXB/VCCT_GXB Voltage</td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">VCCR/VCCT voltage</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">																                <p class="p">XCVR_A10_RX_ONE_STAGE_ENABLE</p>															              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">Receiver								High Data Rate Mode Equalizer </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">RX								serial data</td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">Continuous time-linear equalization (CTLE)</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_EQ_DC_GAIN_TRIM</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver									High									Gain Mode Equalizer DC Gain Control								</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">CTLE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_CTLE_ACGAIN_4S </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver									High									Gain Mode Equalizer AC Gain Control								</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">CTLE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL									</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver									High									Data Rate Mode									Equalizer									AC									Gain Control </p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">CTLE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_VGA_SEL</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Variable Gain Amplifier Voltage Swing									Select </p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">VGA</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP1																	</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									One									Coefficient								</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">Decision feedback equalization (DFE)</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP2 </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Two									Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP2_SGN </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Two Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP3 </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Three									Coefficient								</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP3_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Three Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP4 </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Four									Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP4_SGN </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Four Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP5</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Five									Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP5_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Five Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP6 </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Six									Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP6_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Six Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP7 </p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Seven									Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX									serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">																                <p class="p">DFE</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP7_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Seven Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP8</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Eight Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP8_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eight Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP9</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Nine Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP9_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Nine Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP10</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Ten Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP10_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Ten Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP11</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eleven Coefficient</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e191 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP11_SGN</p>							              </td>							              <td class="entry" headers="d317330e197 " valign="top" width="30.76923076923077%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eleven Sign</p>							              </td>							              <td class="entry" headers="d317330e203 " valign="top" width="15.384615384615385%">								                <p class="p">RX serial data</p>							              </td>							              <td class="entry" headers="d317330e209 " valign="top" width="23.076923076923077%">								                <p class="p">DFE</p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798388802__table_E45B7FE75D304D27953835794596CA3C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 305. &nbsp;</span>Transmitter					Analog					Parameter					Settings</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d317330e1017" valign="top" width="30.76923076923077%">Analog Parameter Setting </th>							              <th class="entry" id="d317330e1020" valign="top" width="30.76923076923077%">Pin Planner or Assignment Editor								Name</th>							              <th class="entry" id="d317330e1023" valign="top" width="15.384615384615385%">Assignment Destination</th>							              <th class="entry" id="d317330e1026" valign="top" width="23.076923076923077%">Usage								Guideline</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_LINK</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Link Type </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX serial									data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">								                <p class="p">Chip-to-chip or									backplane</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_TERM_SEL</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter On-Chip Termination</p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">								                <p class="p">On chip termination</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_COMPENSATION_EN</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter High-Speed Compensation </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">								                <p class="p">PDN ISI									compensation</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_VCCR_VCCT_VOLTAGE</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">VCCR_GXB/VCCT_GXB Voltage</td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data								</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">VCCR/VCCT voltage</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">XCVR_A10_TX_SLEW_RATE_CTRL</td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">Transmitter Slew Rate								Control</td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">TX serial								data							</td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">Slew Rate</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis First Pre-Tap Polarity								</p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis Second Pre-Tap Polarity								</p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP								</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis First Post-Tap Polarity								</p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis Second Post-Tap									Polarity </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T								</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis First Pre-Tap Magnitude								</p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis Second Pre-Tap									Magnitude </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis First Post-Tap									Magnitude </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Pre-Emphasis Second Post-Tap									Magnitude </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">																                <p class="p">Pre-emphasis</p>															              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d317330e1017 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL</p>							              </td>							              <td class="entry" headers="d317330e1020 " valign="top" width="30.76923076923077%">								                <p class="p">Transmitter Output Swing Level </p>							              </td>							              <td class="entry" headers="d317330e1023 " valign="top" width="15.384615384615385%">								                <p class="p">TX									serial data</p>							              </td>							              <td class="entry" headers="d317330e1026 " valign="top" width="23.076923076923077%">								                <p class="p">Differential output voltage</p>																							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798388802__table_890A9149EB5746F2B2F8D1A8A2D60D07" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 306. &nbsp;</span>Reference Clock Analog					Parameter					Settings</span></span></caption>					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d317330e1418" valign="top" width="30.76923076923077%">								                <p class="p">Analog Parameter Setting</p>							              </th>							              <th class="entry" id="d317330e1424" valign="top" width="30.76923076923077%">								                <p class="p">Pin Planner or Assignment Editor Name</p>							              </th>							              <th class="entry" id="d317330e1430" valign="top" width="15.384615384615385%">								                <p class="p"> Assignment Destination</p>							              </th>							              <th class="entry" id="d317330e1436" valign="top" width="23.076923076923077%">								                <p class="p">Usage Guideline</p>																							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d317330e1418 " valign="top" width="30.76923076923077%">								                <p class="p">XCVR_A10_REFCLK_TERM_TRISTATE </p>							              </td>							              <td class="entry" headers="d317330e1424 " valign="top" width="30.76923076923077%">								                <p class="p">Dedicated									Reference Clock Pin Termination </p>							              </td>							              <td class="entry" headers="d317330e1430 " valign="top" width="15.384615384615385%">								                <p class="p">Reference clock pin </p>							              </td>							              <td class="entry" headers="d317330e1436 " valign="top" width="23.076923076923077%">								                <p class="p">On-chip termination</p>															              </td>						            </tr>					          </tbody>				        </table></div>						      <div class="note note" id="nik1402798388802__note_N1050E_N10017_N10014_N10001"><span class="notetitle">Note:</span> You must set all the required analog				settings according to your protocol configuration. If you do not set the appropriate				settings, then the Quartus Prime software selects the default values which may not				be appropriate for your protocol implementation. </div>					    </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798389158">
          <h1>
          
            Receiver General Analog Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798389158__section_C37ADC77D301442A970AA85FDED36804"></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798389489">
          <h1>
          
            XCVR_A10_RX_LINK 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798389489__section_522FE694CE6A4C4D9FCEE3685E77FF15"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Receiver Link Type 		  </span>		       </p> 	     </div> 	     <div class="section" id="nik1402798389489__section_C20693E686654FEFB92FE29311B660FE"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">This parameter is configured depending on the link characteristic. Value SR is				used for link insertion loss less than equal to 10dB and value LR is used for link				insertion loss greater than 10dB. If this QSF assignment is not done, Quartus Prime				assigns SR as the default value. Settings dependent on this parameter value are DC				gain, VGA and sd_threshold for SATA. This is also used for data rate legality check				during compilation. </p>			      <p class="p">For SR: sd_threshold for SATA = SDLV_4</p>			      <p class="p">For LR: sd_threshold for SATA = SDLV_6</p>			      <p class="p">For the default values of DC gain and VGA corresponding to RX_LINK setting,				look for QSF assignments <span class="ph uicontrol">XCVR_A10_RX_EQ_DC_GAIN_TRIM</span> and <span class="ph uicontrol">XCVR_A10_RX_ADP_VGA_SEL</span>.</p> 	     </div> 	     <div class="section" id="nik1402798389489__section_1C89471C2E8A4A4A86B8E5F356797B57"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798389489__table_4A885BEDB3F74060A8BA0FA790DA29AC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 307. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d321508e246" valign="top" width="25%"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d321508e252" valign="top" width="75%"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d321508e246 " valign="top" width="25%"> 				                    <p class="p">									                  <strong class="ph b">SR (Short Reach)</strong>								                </p> 				                 </td> 				                 <td class="entry" headers="d321508e252 " valign="top" width="75%">Less than or equal to10dB IL, used for Chip-to-chip communication</td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d321508e246 " valign="top" width="25%"> 				                    <p class="p">									                  <strong class="ph b">LR (Long Reach)</strong>								                </p> 				                 </td> 				                 <td class="entry" headers="d321508e252 " valign="top" width="75%">&gt;10dB IL, used for Backplane communication </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798389489__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798389489__section_E4C3162B81F94A5196FDF8920A1DFA5AS2"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name XCVR_A10_RX_LINK					&lt;value&gt; -to &lt;rx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798389794">
          <h1>
          
            XCVR_A10_RX_TERM_SEL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798389794__section_05C54D5D3A9A4C39B03C23AA8C2A60D8"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		                <span class="ph uicontrol">Receiver		  On-Chip Termination</span> 	     </div> 	     <div class="section" id="nik1402798389794__section_C96F2BAB452A460B864F9248CC2D0249"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the on-chip RX differential termination. For data rates higher than 25				Gbps, set the termination resistance to 85 Ohm.</p>			      <div class="note note" id="nik1402798389794__note_N1003A_N10021_N1000F_N10001"><span class="notetitle">Note:</span> For protocols such as QPI, you need to set the termination setting to R_R2. For				all the other protocols, you can either set this setting to R_R1 or R_R2. The				default value set for all the protocols other than QPI depends upon the data rate.				When the data rate is less than or equal to 17.4 Gbps, the default value is R_R1.				When the data rate is greater than 17.4 Gbps, the default value is R_R2. </div> 	     </div> 	     <div class="section" id="nik1402798389794__section_916C15DF1A19422D864F2FAA240CE88B"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798389794__table_A715178A53694864BDECF99C82508B5D" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 308. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d321767e231" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d321767e237" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d321767e231 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">R_EXT0</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d321767e237 " valign="top"> 				                    <p class="p">Tristate 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d321767e231 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> R_R1</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d321767e237 " valign="top"> 				                    <p class="p">100 Ohm 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d321767e231 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> R_R2 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d321767e237 " valign="top"> 				                    <p class="p">85 Ohm 				  </p> 				                 </td> 			               </tr> 			  		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798389794__section_47EB53A727C64FE58FF5730989D1172C"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798389794__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name XCVR_A10_RX_TERM_SEL					&lt;value&gt;					-to &lt;rx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1415393825041">
          <h1>
          
            XCVR_VCCR_VCCT_VOLTAGE - RX 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="jba1415393825041__section_N10013_N10010_N10001"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2>			               <p class="p">            <span class="ph uicontrol">VCCR_GXB and VCCT_GXB voltages</span>         </p>		    </div>	     <div class="section" id="jba1415393825041__section_N10027_N10010_N10001"><h2 class="title sectiontitle">Description</h2>                  <p class="p">Configures the VCCR_GXB and VCCT_GXB voltage for a GXB I/O pin by specifying the				intended supply voltages for a GXB I/O pin. <span class="keyword">Intel</span> recommends always including this				QSF assignment. </p>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1415393825041__table_N10030_N10010_N10001" rules="all" summary="">                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d322030e204" valign="top" width="NaN%">Value <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_66" name="fnsrc_66"><sup>66</sup></a>                     </th>                     <th class="entry" id="d322030e213" valign="top" width="NaN%">Description</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d322030e204 " valign="top" width="NaN%">1_1V</td>                     <td class="entry" headers="d322030e213 " valign="top" width="NaN%"> VCCR_GXB or VCCT_GXB voltage</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d322030e204 " valign="top" width="NaN%">1_0V</td>                     <td class="entry" headers="d322030e213 " valign="top" width="NaN%">VCCR_GXB or VCCT_GXB voltage</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d322030e204 " valign="top" width="NaN%">0_9V</td>                     <td class="entry" headers="d322030e213 " valign="top" width="NaN%">VCCR_GXB or VCCT_GXB voltage</td>                  </tr>               </tbody>            </table></div>      </div>      <div class="section" id="jba1415393825041__section_N1007C_N10011_N10001"><h2 class="title sectiontitle">Assign To</h2>                  <p class="p">RX serial data pin. </p>      </div>		    <div class="section" id="jba1415393825041__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2>			      			      <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_VCCR_VCCT_VOLTAGE &lt;value&gt; -to &lt;rx_serial_data pin					name&gt;</samp>. </p>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet </a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_66" name="fntarg_66"><sup>66</sup></a>  These values are for the assignment									editor. For the actual values, refer to the <cite xmlns="" class="cite">Arria 10 Device								Datasheet</cite>.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798390122">
          <h1>
          
            Receiver Analog Equalization Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="nik1402798390122__section_N10012_N1000F_N10001"></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1427676798269">
          <h1>
          
            CTLE Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p"></p>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1407963971296">
          <h1>
          
            XCVR_A10_RX_ONE_STAGE_ENABLE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="nik1407963971296__section_E2B961B262F446E28AB9DB183147A922"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		                <span class="ph uicontrol">Receiver		  High Data Rate Mode Equalizer</span> 	     </div> 	     <div class="section" id="nik1407963971296__section_48E66BFF9DCC43E29C7476FB757B1E50"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Selects between the CTLE high gain mode or CTLE high data rate mode for the				equalizer. For data rate greater than 17.4 Gbps, only high data rate mode is				allowed. For data rate less than or equal to 17.4 Gbps, you can select between high				gain mode and high data rate mode. If no assignment is made, <span class="ph uicontrol">S1_MODE</span> is chosen by default for datarate less than				or equal to 25.8 Gbps.</p> 	     </div> 	     <div class="section" id="nik1407963971296__section_AD16236F3CF340769165E020AF2CD625"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1407963971296__table_842A4C98ECD147339218491A0F984AA1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 309. &nbsp;</span>Available Options</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d322377e258" valign="top" width="20%">								                <p class="p">Value in QSF</p>							              </th>							              <th align="center" class="entry" id="d322377e264" valign="top" width="20%">Value in Assignment Editor</th>							              <th align="center" class="entry" id="d322377e267" valign="top" width="60%">								                <p class="p">Description </p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d322377e258 " valign="top" width="20%">								                <p class="p">                           <span class="ph uicontrol">NON_S1_MODE</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d322377e264 " valign="top" width="20%">                        <span class="ph uicontrol">Off</span>                     </td>							              <td class="entry" headers="d322377e267 " valign="top" width="60%">								                <p class="p">Selects high gain mode for data rates up to 17.4									Gbps.</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d322377e258 " valign="top" width="20%">								                <p class="p">                           <span class="ph uicontrol">S1_MODE</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d322377e264 " valign="top" width="20%">                        <span class="ph uicontrol">On</span>                     </td>							              <td class="entry" headers="d322377e267 " valign="top" width="60%">								                <p class="p">Selects high data rate mode up to 25.8 Gbps. Power consumption reduces in									high data rate mode, as compared to high gain mode, when									operating below 17.4 Gbps. This mode is the only option above									17.4 Gbps.</p>							              </td>						            </tr>					          </tbody>				        </table></div> 	     </div> 	     <div class="section" id="nik1407963971296__section_A1CF36C331CA40E8B3FE0CF085CAB97D"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin. </p> 	     </div>       <div class="section" id="nik1407963971296__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_RX_ONE_STAGE_ENABLE &lt;value&gt; -to &lt;rx_serial_data pin name&gt;				</samp>         </p> 	     </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1402798390465">
          <h1>
          
            XCVR_A10_RX_EQ_DC_GAIN_TRIM 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798390465__section_174A61EBC76C4551BFB3D7400D3117FF"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Receiver High Gain Mode Equalizer DC Gain Control</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798390465__section_0390D749BCCA48599802AF4853D9C5DD"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Controls the DC gain of the continuous time linear equalizer (CTLE) in				high gain mode. A higher gain setting results in a larger DC gain.</p>			      <p class="p">For RX_LINK=SR, the default value is <span class="ph uicontrol">STG2_GAIN7</span>.</p>						      <p class="p">For RX_LINK=LR, and if equalization mode = S1_MODE, default value of				DC gain is <span class="ph uicontrol">STG1_GAIN7</span>.</p>						      <p class="p">For RX_LINK=LR, and if equalization mode = NON_S1_MODE, default value				of DC gain is <span class="ph uicontrol">NO_DC_GAIN</span>.</p>						      <p class="p">For PCIe*, default value is <span class="ph uicontrol">NO_DC_GAIN</span>.</p>			      <p class="p">For datarate &gt; 17.4 Gbps, default value is <span class="ph uicontrol">NO_DC_GAIN</span>.</p>					    </div> 	     <div class="section" id="nik1402798390465__section_EAFE8C4B34964AEF83C40E2884AC7044"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798390465__table_DEC6529C9D3C4F3892E3AD88BE7D00A1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 310. &nbsp;</span>Available Options</span></span></caption>					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th class="entry" id="d322663e292" valign="top" width="20%">Value in TTK</th>							              <th align="center" class="entry" id="d322663e295" valign="top" width="40%">Value in Assignment Editor / qsf <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_67" name="fnsrc_67"><sup>67</sup></a>                     </th>							              <th align="center" class="entry" id="d322663e301" valign="top" width="40%">Description</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td class="entry" headers="d322663e292 " valign="top" width="20%">DC Gain 0</td>							              <td class="entry" headers="d322663e295 " valign="top" width="40%">                        <span class="ph uicontrol">NO_DC_GAIN</span>							              </td>							              <td class="entry" headers="d322663e301 " valign="top" width="40%">No DC gain </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d322663e292 " valign="top" width="20%">DC Gain 1</td>							              <td class="entry" headers="d322663e295 " valign="top" width="40%">                        <span class="ph uicontrol">STG1_GAIN7</span>							              </td>							              <td class="entry" headers="d322663e301 " valign="top" width="40%">Equalizer DC gain setting								7							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d322663e292 " valign="top" width="20%">DC Gain 2</td>							              <td class="entry" headers="d322663e295 " valign="top" width="40%">                        <span class="ph uicontrol">STG2_GAIN7</span>							              </td>							              <td class="entry" headers="d322663e301 " valign="top" width="40%">Equalizer DC gain setting								14							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d322663e292 " valign="top" width="20%">DC Gain 3</td>							              <td class="entry" headers="d322663e295 " valign="top" width="40%">                        <span class="ph uicontrol">STG3_GAIN7</span>							              </td>							              <td class="entry" headers="d322663e301 " valign="top" width="40%">Equalizer DC gain setting								21							</td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d322663e292 " valign="top" width="20%">DC Gain 4</td>							              <td class="entry" headers="d322663e295 " valign="top" width="40%">                        <span class="ph uicontrol">STG4_GAIN7</span>							              </td>							              <td class="entry" headers="d322663e301 " valign="top" width="40%">Equalizer DC gain setting								28							</td>						            </tr>					          </tbody>				        </table></div> 	     </div> 	     <div class="section" id="nik1402798390465__section_1B1380AD59A94F83B8B6FE4F5E1D90A0"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798390465__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_RX_EQ_DC_GAIN_TRIM &lt;value&gt; -to &lt;rx_serial_data pin name&gt;				</samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet</a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_67" name="fntarg_67"><sup>67</sup></a>  Refer to Arria 10									Data Sheet</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1402798390783">
          <h1>
          
            XCVR_A10_RX_ADP_CTLE_ACGAIN_4S 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798390783__section_678FEF737E474021ABBDCFE6B18D7154"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name </h2> 		                <span class="ph uicontrol">Receiver High Gain Mode Equalizer AC Gain Control 				  </span> 	     </div> 	     <div class="section" id="nik1402798390783__section_E8C1E131AF6440F083E09C8D033DAC25"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Controls the AC gain of the continuous time linear equalizer (CTLE) in				high gain mode. </p>			      <p class="p">Arria 10 transceivers support two CTLE modes, high gain mode and high				data rate mode. As a default, high data rate mode is enabled for data rates up to				25.8 Gbps. High gain mode can be enabled for datarate less than or equal to 17.4Gbps				Higher gain				setting results in larger AC gain.</p>									      <p class="p">he default value for PCIe* Gen3 is <span class="ph uicontrol">RADP_CTLE_ACGAIN_4S_7</span>.</p>			      <p class="p"> For all the other cases, the default value is <span class="ph uicontrol">RADP_CTLE_ACGAIN_4S_1</span>.</p>					    </div> 	     <div class="section" id="nik1402798390783__section_B5A32F58DBA94A8A8DB6492E841E5F2A"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798390783__table_5C238324556D4C5E9C8664B1F743612A" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 311. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d323153e271" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d323153e277" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d323153e271 " valign="top"> 				                    <span class="ph uicontrol">RADP_CTLE_ACGAIN_4S_&lt;0 to 28&gt;</span> 				                 </td> 				                 <td class="entry" headers="d323153e277 " valign="top"> 				                    <p class="p">CTLE AC gain setting &lt;0 to 28&gt; 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798390783__section_0F626F0E2ABC4894A41F070A97B80294"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798390783__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_RX_ADP_CTLE_ACGAIN_4S &lt;value&gt; -to &lt;rx_serial_data pin name&gt;				</samp>         </p> 	     </div>   </div> </mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1402798391157">
          <h1>
          
            XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798391157__section_BADF81DAB947485EA80EBC15374D08DB"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Receiver High Data Rate Mode Equalizer AC Gain Control</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798391157__section_7B689FD2711B4117810508EDF6947C6B"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Controls the AC gain of the continuous time linear equalizer (CTLE) in				high data rate mode and when adaptation is in manual mode (adaptation is disabled). </p>			      <p class="p">High data rate mode is enabled by default for data rates up				to 25.8 Gbps. In high data rate mode, there is only one CTLE stage				and 16 possible AC gain settings. Higher gain setting results in larger AC gain. The				default value is set to <span class="ph uicontrol">RADP_CTLE_EQZ_1S_SEL_3</span> i.e. CTLE AC Gain Setting 3. This QSF				assignment only takes effect when one stage CTLE is enabled. If configured in four				stage mode, it has no effect on CTLE gain value. </p>						      <p class="p">For datarate &gt; 17.4 Gbps, default value is <span class="ph uicontrol">RADP_CTLE_EQZ_1S_SEL_13</span>.</p>			      <p class="p">For datarate â¤ 17.4 Gbps, default value is <span class="ph uicontrol">RADP_CTLE_EQZ_1S_SEL_3</span>.</p>					    </div> 	     <div class="section" id="nik1402798391157__section_E9BD75A1B72341A6B895C1C66A4AF8EB"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798391157__table_FE0C68C7D57942FD920DCCABE95D97CA" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 312. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d323346e274" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d323346e280" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d323346e274 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol">RADP_CTLE_EQZ_1S_SEL_&lt;0 to 15&gt;</span> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d323346e280 " valign="top"> 				                    <p class="p">CTLE AC Gain Setting &lt; 0 to 15&gt; 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798391157__section_9AC8394BC17D4A5AB2E5AF0CEB5FDEFF"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798391157__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL &lt;value&gt; -to &lt;rx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1427677056570">
          <h1>
          
            VGA Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p"></p>  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1402798391472">
          <h1>
          
            XCVR_A10_RX_ADP_VGA_SEL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798391472__section_E2B961B262F446E28AB9DB183147A922"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		                <span class="ph uicontrol">Receiver		  Variable Gain Amplifier Voltage Swing Select</span> 	     </div> 	     <div class="section" id="nik1402798391472__section_48E66BFF9DCC43E29C7476FB757B1E50"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">The variable gain amplifier (VGA) amplifies the signal amplitude and				ensures a constant voltage swing before the data is fed to the CDR for sampling.				This assignment controls the VGA output voltage swing when adaptation mode of VGA is				set to manual. The default value is set to <span class="ph uicontrol">RADP_VGA_SEL_4</span> for VGA Output Voltage Swing Setting 4. </p>			      <p class="p">Default values for VGA if VGA are not set exclusively. </p>			      <p class="p">For PCIe* Gen1 &amp; Gen2:				default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>			      <p class="p">For PCIe Gen3: default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>						      <p class="p">For datarate &gt; 17.4 Gbps, default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>						      <p class="p">For RX_LINK = LR and CTLE mode = NON_S1_MODE: default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>			      <p class="p">For RX_LINK = LR and CTLE mode = S1_MODE and datarate &lt;= 4.5Gbps: default				value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>			      <p class="p">For RX_LINK = LR and CTLE mode = S1_MODE and datarate &gt; 4.5Gbps: default				value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>						      <p class="p">For RX_LINK = LR and CTLE mode = S1_MODE and datarate &gt; 4.5Gbps and data				rate â¤ 17.4Gbps,: default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>						      <p class="p"> For RX_LINK = SR and CTLE mode = NON_S1_MODE and datarate &lt;= 4.5Gbps:				default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>			      <p class="p">For RX_LINK = SR and CTLE mode = NON_S1_MODE and datarate &gt;				4.5Gbps: default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>			      <p class="p">For RX_LINK = SR and CTLE mode = S1_MODE: default value is <span class="ph uicontrol">RADP_VGA_SEL_4</span>.</p>		    </div> 	     <div class="section" id="nik1402798391472__section_AD16236F3CF340769165E020AF2CD625"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798391472__table_842A4C98ECD147339218491A0F984AA1" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 313. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d323592e324" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d323592e330" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d323592e324 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol">RADP_VGA_SEL_&lt;0 to 7&gt;</span> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d323592e330 " valign="top"> 				                    <p class="p">VGA Output Voltage Swing Setting &lt;0 to 7&gt; 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798391472__section_A1CF36C331CA40E8B3FE0CF085CAB97D"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">RX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798391472__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL					&lt;value&gt; -to &lt;rx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798391806">
          <h1>
          
            Decision Feedback Equalizer (DFE) Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body conbody"> 	     <p class="p">The decision feedback equalizer (DFE) amplifies the high frequency component of			a signal without amplifying the noise content. The DFE removes the post-cursor Inter			Symbol Interference (ISI) of the bits received previously from the current bit and			improves the Bit Error Rate (BER). The DFE architecture supports eleven fixed taps. The			fixed taps in DFE remove the ISI of the previous 11 bits from the current bit. </p> 	     <p class="p">The DFE circuit stores delayed versions of the data. The stored bit is		multiplied by a coefficient and then summed with the incoming signal. The		polarity of each coefficient is programmable.	 </p> 	     <div class="note note" id="nik1402798391806__note_N1001C_N1000F_N10001"><span class="notetitle">Note:</span> The DFE fixed tap assignments are described in			the following section.</div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-4 section-overflow">

        <header class="anchor" id="nik1402798392157">
          <h1>
          
            XCVR_A10_RX_ADP_DFE_FXTAP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798392157__section_659B16AE7F8043A3B792935C73D6F7EB"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">The following assignments specify the coefficient of DFE fixed taps 1 through				11. These assignments are applicable only when the DFE is enabled and adaptation is				disabled for the DFE (DFE operates in manual mode). The default value for all				assignments is set to <span class="ph uicontrol">RADP_DFE_FXTAP&lt;1 to					11&gt;_0</span> for DFE fixed tap&lt;1 to 11&gt; coefficient setting 0. DFE				tap1 in the only tap which is always positive and hence there is no QSF assignment				for DFE tap1 sign bit. Other taps can be positive or negative.</p> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798392157__table_6DA86C806019460688A65C5C32D2D9FD" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 314. &nbsp;</span>DFE Fixed Tap Assignments</span></span></caption> 		              		              		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th class="entry" id="d323919e248" valign="top" width="24.940047961630697%"> 				                    <p class="p">Assignment 				  </p> 				                 </th> 				                 <th class="entry" id="d323919e254" valign="top" width="24.940047961630697%"> 				                    <p class="p">Pin Planner or Assignment Editor Name 				  </p> 				                 </th> 				                 <th class="entry" id="d323919e260" valign="top" width="23.980815347721823%"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th class="entry" id="d323919e266" valign="top" width="26.13908872901679%"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP1 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap One Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP1_&lt;0 to 127&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 1 Coefficient Setting &lt;0 to 127&gt; 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP2 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Two Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP2_&lt;0 to 127&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 2 Coefficient Setting &lt; 0 to 127&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP2_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Two Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP2_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 2 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP3 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Three Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP3_&lt;0 to 127&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 3 Coefficient Setting &lt;0 to 127&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP3_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Three Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP3_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 3 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP4 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Four Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP4_&lt;0 to 63&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 4 Coefficient Setting &lt;0 to 63&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP4_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Four Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP4_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 4 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP5 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Five Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP5_&lt;0 to 63&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 5 Coefficient Setting &lt;0 to 63&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP5_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Five Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP5_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 5 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP6 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Six Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP6_&lt;0 to 31&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 6 Coefficient Setting &lt;0 to 31&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP6_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Six Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP6_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 6 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 			               <tr class="row"> 				                 <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%"> 				                    <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP7 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%"> 				                    <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Seven Coefficient </p> 				                 </td> 				                 <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%"> 				                    <p class="p">RADP_DFE_FXTAP7_&lt;0 to 31&gt; 				  </p> 				                 </td> 				                 <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%"> 				                    <p class="p">DFE fixed tap 7 Coefficient Setting &lt;0 to 31&gt; 				  </p> 				                 </td> 			               </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP7_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Seven Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP7_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 7 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP8 </p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eight Coefficient </p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP8_&lt;0 to 63&gt; </p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 8 Coefficient Setting &lt;0 to 63&gt; </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP8_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eight Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP8_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 8 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP9 </p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Nine Coefficient </p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP9_&lt;0 to 63&gt; </p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 9 Coefficient Setting &lt;0 to 63&gt; </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP9_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Nine Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP9_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 9 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP10 </p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap									Ten Coefficient. </p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP10_&lt;0 to 63&gt; </p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 10 Coefficient Setting &lt;0 to 63&gt; </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP10_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Ten Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP10_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 10 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP11 </p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eleven Coefficient </p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP11_&lt;0 to 63&gt; </p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 11 Coefficient Setting &lt;0 to 63&gt; </p>							              </td>						            </tr>						            <tr class="row">							              <td class="entry" headers="d323919e248 " valign="top" width="24.940047961630697%">								                <p class="p">XCVR_A10_RX_ADP_DFE_FXTAP11_SGN</p>							              </td>							              <td class="entry" headers="d323919e254 " valign="top" width="24.940047961630697%">								                <p class="p">Receiver Decision Feedback Equalizer Fixed Tap Eleven Sign</p>							              </td>							              <td class="entry" headers="d323919e260 " valign="top" width="23.980815347721823%">								                <p class="p">RADP_DFE_FXTAP11_SGN_&lt;0 or 1&gt;</p>							              </td>							              <td class="entry" headers="d323919e266 " valign="top" width="26.13908872901679%">								                <p class="p">DFE fixed tap 11 coefficient sign 0 or 1</p>								                <p class="p">0 = Positive and 1=Negative</p>							              </td>						            </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798392157__section_7485626DF1D744BBB0666D98BA35E559"><h2 class="title sectiontitle">Example DFE Fixed Tap Assignment</h2> 		        		       <p class="p">            <strong class="ph b">Assignment</strong>: XCVR_A10_RX_ADP_DFE_FXTAP1 		</p> 		       <p class="p">            <strong class="ph b">Value</strong>: RADP_DFE_FXTAP1_2 		</p> 		       <p class="p">            <strong class="ph b">Description</strong>: DFE fixed tap 1 Coefficient Setting 2 		</p> 	     </div> 	     <div class="section" id="nik1402798392157__section_17EC6DEC822B44EC8A05F26959EC6F9A"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p"> RX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798392157__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_RX_ADP_DFE_FXTAP1 &lt;value&gt; -to &lt;rx_serial_data pin name&gt;				</samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798392514">
          <h1>
          
            Transmitter General Analog Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798392514__section_93EC9577F0C7403B8B89363F24DF70EE"></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798392835">
          <h1>
          
            XCVR_A10_TX_LINK 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798392835__section_4C97640F735740A18E572C9417E56C8E"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Link Type</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798392835__section_0FD2127796004BCAAF35009CFF484277"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">This parameter is configured depending on the link characteristics. Value SR is				used for link insertion loss less than or equal to 10dB and value LR is used for				link insertion loss greater than 10dB. If this QSF assignment is not done, Quartus				Prime assigns SR as the default value. This is used for data rate legality check				during compilation.</p> 	     </div> 	     <div class="section" id="nik1402798392835__section_B5A07E89482E4DE7964CF7812E8EACCD"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798392835__table_B5E66F52A33F46F8A728ADCC36CBB0AC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 315. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d326076e231" valign="top"> 				                    <p class="p">Value</p> 				                 </th> 				                 <th class="entry" id="d326076e237" valign="top"> 				                    <p class="p">Description</p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d326076e231 " valign="top"> 				                    <p class="p"> 					                      <strong class="ph b">SR</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d326076e237 " valign="top"> 				                    <p class="p">Less than or equal to 10dB IL, used for Chip-to-chip communication</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d326076e231 " valign="top"> 				                    <p class="p"> 					                      <strong class="ph b">LR</strong> 				                    </p> 				                 </td> 				                 <td class="entry" headers="d326076e237 " valign="top"> 				                    <p class="p">&gt; 10dB IL, used for Backplane communication</p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798392835__note_N100B2_N1003B_N1000F_N10001"><span class="notetitle">Note:</span> The maximum data rate supported by transceiver channels depends on		  the device speed grade, power mode, and the type of transceiver channel. Refer		  to 		  <cite class="cite">Arria 10 Device Datasheet</cite> for more details. 		</div> 	     </div> 	     <div class="section" id="nik1402798392835__section_8275946970D64EE1AA9437BF87FA5BEA"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798392835__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name XCVR_A10_TX_LINK					&lt;value&gt; -to &lt;tx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet 		</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1441730462759">
          <h1>
          
            XCVR_A10_TX_TERM_SEL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="jba1441730462759__section_N10011_N1000E_N10001"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2>			      			      <p class="p">            <span class="ph uicontrol">Transmitter On-Chip Termination</span>			      </p>		    </div>		    <div class="section" id="jba1441730462759__section_N10024_N1000E_N10001"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Controls the on-chip TX differential termination for different protocols.</p>		    </div>		    <div class="section" id="jba1441730462759__section_N10032_N1000E_N10001">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1441730462759__table_B5E66F52A33F46F8A728ADCC36CBB0AC" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 316. &nbsp;</span>Available Options</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d326320e231" valign="top">								                <p class="p">Value</p>							              </th>							              <th class="entry" id="d326320e237" valign="top">								                <p class="p">Description</p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d326320e231 " valign="top">								                <p class="p">									                  <strong class="ph b">R_R1 </strong>								                </p>							              </td>							              <td class="entry" headers="d326320e237 " valign="top">								                <p class="p">100 Ohm</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d326320e231 " valign="top">								                <p class="p">									                  <strong class="ph b">R_R2 </strong>								                </p>							              </td>							              <td class="entry" headers="d326320e237 " valign="top">								                <p class="p">85 Ohm </p>							              </td>						            </tr>					          </tbody>				        </table></div>			      <div class="note note" id="jba1441730462759__note_N100A8_N10032_N1000E_N10001"><span class="notetitle">Note:</span> For protocols such as QPI, you need to set this setting to R_R2. For all the other				protocols, you can either set this setting to R_R1 or R_R2. The default value set				for all the protocols other than QPI depends upon the data rate.When the data rate				is less than or equal to 17.4 Gbps, the default value is R_R1. When the data rate is				greater than 17.4 Gbps, the default value is R_R2.</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798393157">
          <h1>
          
            XCVR_A10_TX_COMPENSATION_EN 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798393157__section_11F109C0814E47D08CA9A944772C7969"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter High-Speed Compensation</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798393157__section_87A02966302E474EA48A4A793AA121A0"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Specifies if the power distribution network (PDN) induced inter-symbol				interference (ISI) compensation is enabled or disabled in the TX driver. When				enabled, it reduces the PDN induced ISI jitter, but increases the power consumption.				Use this feature for high speed applications. It defaults to					<span class="ph uicontrol">ENABLE</span> for non-PCIe* modes.</p> 	     </div> 	     <div class="section" id="nik1402798393157__section_ECB1043DF71242B7926A93EE8C2187B5"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798393157__table_343699D490A94FBAA80BBFB62ABC37CF" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 317. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d326514e237" valign="top"> 				                    <p class="p">Value</p> 				                 </th> 				                 <th align="center" class="entry" id="d326514e243" valign="top"> 				                    <p class="p">Description</p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d326514e237 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> ENABLE</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d326514e243 " valign="top"> 				                    <p class="p">Compensation ON 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d326514e237 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> DISABLE</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d326514e243 " valign="top"> 				                    <p class="p">Compensation OFF 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798393157__table_A3F7C2DAE3684D12BDDB03D3DD55A046" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 318. &nbsp;</span>Rules</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d326514e307" valign="top">Data Rate</th> 				                 <th align="center" class="entry" id="d326514e310" valign="top">Value of								XCVR_A10_TX_COMPENSATION_EN</th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row">                     <td align="center" class="entry" headers="d326514e307 " valign="top">                        <p class="p">PCIe Gen1, Gen2</p>                     </td>                     <td align="center" class="entry" headers="d326514e310 " valign="top">                        <p class="p">DISABLE </p>                     </td>                  </tr>                  <tr class="row"> 				                 <td align="center" class="entry" headers="d326514e307 " valign="top"> 				                    <p class="p"> PCIe Gen3  </p> 				                 </td> 				                 <td align="center" class="entry" headers="d326514e310 " valign="top">                        <p class="p">ENABLE</p> 				   				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d326514e307 " valign="top"> 				                    <p class="p"> Others 				  </p> 				                 </td> 				                 <td align="center" class="entry" headers="d326514e310 " valign="top">                        <p class="p">ENABLE/DISABLE</p> 				   				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div>		    <div class="section" id="nik1402798393157__section_N1007C_N10011_N10001"><h2 class="title sectiontitle">Assign To</h2>			      			      <p class="p">TX serial data pin. </p>		    </div>       <div class="section" id="nik1402798393157__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_COMPENSATION_EN &lt;value&gt; -to &lt;tx_serial_data pin name&gt;				</samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="https://www.altera.com/support/support-resources/operation-and-testing/power/pow-powerplay.html" target="_blank">EPE (Early Power Estimator)</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1416862839140">
          <h1>
          
            XCVR_VCCR_VCCT_VOLTAGE - TX 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody">		    <div class="section" id="jba1416862839140__section_N10013_N10010_N10001"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2>			               <p class="p">            <span class="ph uicontrol">VCCR_GXB and VCCT_GXB voltages</span>         </p>		    </div>	     <div class="section" id="jba1416862839140__section_N10026_N10010_N10001"><h2 class="title sectiontitle">Description</h2>                  <p class="p">Configures the VCCR_GXB and VCCT_GXB voltage for a GXB I/O pin by specifying the				intended supply voltages for a GXB I/O pin. </p>         <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="jba1416862839140__table_N10030_N10010_N10001" rules="all" summary="">                                             <thead align="left" class="thead">                  <tr class="row">                     <th class="entry" id="d326894e225" valign="top" width="NaN%">Value <a xmlns="http://www.w3.org/1999/xhtml" href="#fntarg_68" name="fnsrc_68"><sup>68</sup></a>                     </th>                     <th class="entry" id="d326894e234" valign="top" width="NaN%">Description</th>                  </tr>               </thead>               <tbody class="tbody">                  <tr class="row">                     <td class="entry" headers="d326894e225 " valign="top" width="NaN%">1_1V</td>                     <td class="entry" headers="d326894e234 " valign="top" width="NaN%"> VCCR_GXB or VCCT_GXB voltage</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d326894e225 " valign="top" width="NaN%">1_0V</td>                     <td class="entry" headers="d326894e234 " valign="top" width="NaN%">VCCR_GXB or VCCT_GXB voltage</td>                  </tr>                  <tr class="row">                     <td class="entry" headers="d326894e225 " valign="top" width="NaN%">0_9V</td>                     <td class="entry" headers="d326894e234 " valign="top" width="NaN%">VCCR_GXB or VCCT_GXB voltage</td>                  </tr>               </tbody>            </table></div>      </div>      <div class="section" id="jba1416862839140__section_N1007C_N10011_N10001"><h2 class="title sectiontitle">Assign To</h2>                  <p class="p">TX serial data pin. </p>      </div>		    <div class="section" id="jba1416862839140__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2>			      			      <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_VCCR_VCCT_VOLTAGE &lt;value&gt; -to &lt;tx_serial_data pin name&gt;				</samp>         </p>		    </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/a10_datasheet.pdf" target="_blank">Arria 10 Device Datasheet </a></div></div></div><div xmlns="http://www.w3.org/1999/xhtml" class="fn"><a href="#fnsrc_68" name="fntarg_68"><sup>68</sup></a>  These are assignment editor values.									For the actual values, refer to the <cite xmlns="" class="cite">Arria										10 Device Datasheet</cite>.</div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="mta1428206358201">
          <h1>
          
            XCVR_A10_TX_SLEW_RATE_CTRL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1428206358201__section_B0956DC9571D41009134215EFDE22548"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2>			      			      <p class="p">            <span class="ph uicontrol">Transmitter Slew Rate					Control</span>			      </p>		    </div>		    <div class="section" id="mta1428206358201__section_9571BC95A9EB44B4BA06F50F5AFAF140"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Specifies the slew rate of the output signal. The valid values span				from the slowest rate to the fastest rate.</p>			      <div class="note note" id="mta1428206358201__note_N10035_N10026_N1000F_N10001"><span class="notetitle">Note:</span> Slew_R6 and Slew_R7 are not used.</div>		    </div>		    <div class="section" id="mta1428206358201__section_AF950B1876164C23BFA7276891E8EA6C">			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1428206358201__table_E27B015120F14824BEE955B942378127" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 319. &nbsp;</span>Available Options</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" id="d327142e234" valign="top">								                <p class="p">Value </p>							              </th>							              <th align="center" class="entry" id="d327142e240" valign="top">								                <p class="p">Description</p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d327142e234 " valign="top">								                <p class="p">									                  <span class="ph uicontrol">SLEW_R0</span> to <span class="ph uicontrol">SLEW_R5</span>                        </p>							              </td>							              <td align="center" class="entry" headers="d327142e240 " valign="top">								                <p class="p">R0 is the slowest rate. R5 is the fastest rate.</p>							              </td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="section" id="mta1428206358201__section_DCB82386F0534B749C8D6B99060D6E09">			      <p class="p">If QSF is not specified, the following table lists the default values.</p>			      <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="mta1428206358201__table_84DDCB9BFE8945A89DF8A8EA0C198E8C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 320. &nbsp;</span>Default Values</span></span></caption>					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" colspan="2" id="d327142e295" valign="top">								                <p class="p">                           PCIe*                        </p>							              </th>						            </tr>						            <tr class="row">							              <th align="center" class="entry" id="d327142e307" valign="top">								                <p class="p">Value</p>							              </th>							              <th align="center" class="entry" id="d327142e313" valign="top">								                <p class="p">Default Slew Rate</p>							              </th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d327142e295 d327142e307 " valign="top">								                <p class="p">									                  <span class="ph uicontrol">PCIe Gen1</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e295 d327142e313 " valign="top">								                <p class="p">SLEW_R4</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d327142e295 d327142e307 " valign="top">								                <p class="p">                           <span class="ph uicontrol">PCIe Gen2</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e295 d327142e313 " valign="top">								                <p class="p">SLEW_R5</p>							              </td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d327142e295 d327142e307 " valign="top">								                <p class="p">                           <span class="ph uicontrol">PCIe Gen3</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e295 d327142e313 " valign="top">								                <p class="p">SLEW_R5</p>							              </td>						            </tr>											          </tbody>				        					          					          					          					          					          					          <thead align="left" class="thead">						            <tr class="row">							              <th align="center" class="entry" colspan="5" id="d327142e396" valign="top">								                <p class="p">Non-PCIe</p>							              </th>						            </tr>						            <tr class="row">							              <th align="center" class="entry" id="d327142e405" rowspan="2" valign="top" width="1">								                <p class="p">Value</p>								                <p class="p">(VCCT/VCCR)</p>							              </th>							              <th align="center" class="entry" colspan="4" id="d327142e414" valign="top">								                <p class="p">Default Slew Rate</p>							              </th>						            </tr>						            <tr class="row">							              <th align="center" class="entry" id="d327142e423" valign="middle" width="1">Data rate &lt; 1G</th>							              <th class="entry" id="d327142e426" valign="middle" width="20%">Data rate â¥ 1G to &lt; 3G</th>							              <th class="entry" id="d327142e429" valign="middle" width="20%">Data rate â¥ 3G to &lt; 6G</th>							              <th class="entry" id="d327142e432" valign="middle" width="20%">Data rate â¥ 6G</th>						            </tr>					          </thead>					          <tbody class="tbody">						            <tr class="row">							              <td align="center" class="entry" headers="d327142e396 d327142e405 " valign="top" width="1">								                <p class="p">									                  <span class="ph uicontrol">0.95 V</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e423 " valign="top" width="1">								                <p class="p">SLEW_R0</p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e426 " valign="middle" width="20%">SLEW_R2</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e429 " valign="middle" width="20%">SLEW_R3</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e432 " valign="middle" width="20%">SLEW_R5</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d327142e396 d327142e405 " valign="top" width="1">								                <p class="p">                           <span class="ph uicontrol">1.03 V</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e423 " valign="top" width="1">								                <p class="p">SLEW_R1</p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e426 " valign="middle" width="20%">SLEW_R3</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e429 " valign="middle" width="20%">SLEW_R4</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e432 " valign="middle" width="20%">SLEW_R5</td>						            </tr>						            <tr class="row">							              <td align="center" class="entry" headers="d327142e396 d327142e405 " valign="top" width="1">								                <p class="p">                           <span class="ph uicontrol">1.12 V</span>								                </p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e423 " valign="top" width="1">								                <p class="p">SLEW_R2</p>							              </td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e426 " valign="middle" width="20%">SLEW_R4</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e429 " valign="middle" width="20%">SLEW_R5</td>							              <td align="center" class="entry" headers="d327142e396 d327142e414 d327142e432 " valign="middle" width="20%">SLEW_R5</td>						            </tr>					          </tbody>				        </table></div>		    </div>		    <div class="section" id="mta1428206358201__section_B9C374C707654D62A63A32F58E738459"><h2 class="title sectiontitle">Assign To</h2>			      			      <p class="p">TX serial data pin.</p>		    </div>				    <div class="section" id="mta1428206358201__section_E4C3162B81F94A5196FDF8920A1DFA5AS1"><h2 class="title sectiontitle">Syntax</h2>			      			      <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_SLEW_RATE_CTRL &lt;value&gt; -to &lt;tx_serial_data pin name&gt;				</samp>         </p>			      <div class="note note" id="mta1428206358201__note_N10289_N10277_N1000F_N10001"><span class="notetitle">Note:</span> Currently, the Quartus Prime				software doesn't choose the default values for Non-PCIe mode. You must specify the				setting in the <span class="ph uicontrol">.qsf</span> file.</div>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798393499">
          <h1>
          
            Transmitter Pre-Emphasis Analog Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798393499__section_ADDE5004B0FB4342B2ACE2CA11EA9135"> 		       <p class="p">The programmable pre-emphasis block in the transmit buffer amplifies		  the high frequencies in the transmit data to compensate for attenuation in the		  transmission media.		</p>			      <div class="note note" id="nik1402798393499__note_N1001C_N10012_N1000F_N10001"><span class="notetitle">Note:</span> Ignore all the pre-emphasis QSF				assignments for PCIe* Gen1 and				Gen2 if your transceiver link is within the PCI Express* spec requirements. Quartus Prime				assigns				default values for these parameters.</div> 	     </div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798393817">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798393817__section_B75CFDEA589A43819B435DF5CE38348C"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name		  </h2> 		                <span class="ph uicontrol">Transmitter Pre-Emphasis First Pre-Tap Polarity</span> 	     </div> 	     <div class="section" id="nik1402798393817__section_EE6150301ADE4A10BED75D643145DB60"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the polarity of the first				pre-tap				for pre-emphasis. The default value is <span class="ph uicontrol">FIR_PRE_1T_NEG</span>. </p> 	     </div> 	     <div class="section" id="nik1402798393817__section_26C51F09B93B41EBA70CFB4240DD78C1"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798393817__table_4CB1287546A04C8C8DE3A1AB86CC93FB" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 321. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d328079e231" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d328079e237" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328079e231 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">FIR_PRE_1T_POS 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328079e237 " valign="top"> 				                    <p class="p">Positive pre-tap 1 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328079e231 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">FIR_PRE_1T_NEG</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328079e237 " valign="top"> 				                    <p class="p">Negative pre-tap 1 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798393817__section_FB0002340EFF430E9B38FD3ED5E269FA"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798393817__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T &lt;value&gt; -to &lt;tx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798394143">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798394143__section_2A8B88AB518C49CA95FB2BEF60E03022"><h2 class="title sectiontitle">Pin Planner or Assignment Editor Name		  </h2> 		                <span class="ph uicontrol">Transmitter Pre-Emphasis Second Pre-Tap Polarity</span>			     </div> 	     <div class="section" id="nik1402798394143__section_F485752B731349CC99BB6F4CB4911FA2"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the polarity of the second				pre-tap for				pre-emphasis. The default value is <span class="ph uicontrol">FIR_PRE_2T_NEG</span>. </p> 	     </div> 	     <div class="section" id="nik1402798394143__section_D190ADB668F24B0A8F7C45627FBFB36D"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798394143__table_EBCD9DBE23AD4B4DB60E0FADE3211B7C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 322. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d328298e231" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d328298e237" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328298e231 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">FIR_PRE_2T_POS 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328298e237 " valign="top"> 				                    <p class="p">Positive pre-tap 2 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328298e231 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> FIR_PRE_2T_NEG 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328298e237 " valign="top"> 				                    <p class="p">Negative pre-tap 2 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798394143__section_801DEC8670594675807C807C6C8BAE23"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798394143__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T &lt;value&gt; -to &lt;tx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798394472">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798394472__section_8F5444C594474B94B365645B802EA911"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis First Post-Tap			 Polarity</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798394472__section_6B5C60F8558E4DF4A54FA94A24C26641"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the polarity of the first				post-tap for				pre-emphasis. The default value is <span class="ph uicontrol">FIR_POST_1T_NEG</span>.</p> 	     </div> 	     <div class="section" id="nik1402798394472__section_CC41C8C4FEB24CB3A49261F931575CA1"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798394472__table_19A6B50B6C2A44FFA4F09EB4D6FB164E" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 323. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d328517e234" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d328517e240" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328517e234 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">FIR_POST_1T_POS</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328517e240 " valign="top"> 				                    <p class="p">Positive post-tap 1 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328517e234 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> FIR_POST_1T_NEG 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328517e240 " valign="top"> 				                    <p class="p">Negative post-tap1 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798394472__section_132F6A9EFF764A3D89740B76F613A65E"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798394472__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP &lt;value&gt; -to &lt;tx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798394831">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798394831__section_6CEFC9526CD04786B93FAD505D8E0DE2"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis Second Post-Tap			 Polarity</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798394831__section_CB16443B2CF34377834F1496D5161D5A"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the polarity of the second				post-tap for				pre-emphasis. The default value is <span class="ph uicontrol">FIR_POST_2T_NEG</span>.</p> 	     </div> 	     <div class="section" id="nik1402798394831__section_B69E8C8B40724E00838569020F36C455"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798394831__table_52D5936A1B644831BC0C1618CC4CD460" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 324. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d328740e234" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d328740e240" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328740e234 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> FIR_POST_2T_POS 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328740e240 " valign="top"> 				                    <p class="p">Positive post-tap 2 				  </p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328740e234 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">FIR_POST_2T_NEG</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328740e240 " valign="top"> 				                    <p class="p">Negative post-tap 2 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798394831__section_EF68CE40E6A648C28342C14DE16CB7A0"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin.</p> 	     </div>       <div class="section" id="nik1402798394831__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP &lt;value&gt; -to &lt;tx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798395174">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798395174__section_525760C38787424280ABFF46192C8274"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis First Pre-Tap			 Magnitude</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798395174__section_0D27AD322A004E3EBF50D4EC7252F49E"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the magnitude of the first				pre-tap for				pre-emphasis. The default value is <span class="ph uicontrol">0</span>.</p> 	     </div> 	     <div class="section" id="nik1402798395174__section_30D2A5374F5447D4AA4662A1F0F0B104"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798395174__table_5F0B6875EC1E47879BCED0ABEB48D902" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 325. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d328963e234" valign="top"> 				                    <p class="p">Value</p> 				                 </th> 				                 <th align="center" class="entry" id="d328963e240" valign="top"> 				                    <p class="p">Description</p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d328963e234 " valign="top"> 				                    <p class="p">									                  <strong class="ph b">0 â 16</strong>								                </p> 				                 </td> 				                 <td align="center" class="entry" headers="d328963e240 " valign="top"> 				                    <p class="p">Magnitude 0 â 16 </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798395174__note_N10095_N1003A_N1000F_N10001"><span class="notetitle">Note:</span> Refer to 		  <cite class="cite">Arria 10 Pre-Emphasis and Output Swing Settings</cite>		  spreadsheet for selecting legal pre-emphasis and differential output voltage		  settings. 		</div> 	     </div> 	     <div class="section" id="nik1402798395174__section_6558B3571FF74859B658585343145278"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798395174__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T &lt;value&gt; -to					&lt;tx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798395485">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798395485__section_7E015329CB4640BF96E6B6A21E92A38D"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis Second Pre-Tap			 Magnitude</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798395485__section_156886F32E234EE1BAC85829022A8022"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the magnitude of the second				pre-tap for				pre-emphasis. The default value is <span class="ph uicontrol">0</span>.</p> 	     </div> 	     <div class="section" id="nik1402798395485__section_003A37B82FEF486D8FFD12179005E6F9"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798395485__table_ED896ACEB1754AF5A18A44EE9984E597" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 326. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d329170e234" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d329170e240" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d329170e234 " valign="top"> 				                    <p class="p"> 					                      <strong class="ph b">0 â 7</strong> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d329170e240 " valign="top"> 				                    <p class="p">Magnitude 0 â 7 </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798395485__note_N10097_N1003A_N1000F_N10001"><span class="notetitle">Note:</span> Refer to 		  <cite class="cite">Arria 10 Pre-Emphasis and Output Swing Settings</cite>		  spreadsheet for selecting legal pre-emphasis and differential output voltage		  settings. 		</div> 	     </div> 	     <div class="section" id="nik1402798395485__section_43853733580643B48F04B180D84FE112"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798395485__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T &lt;value&gt; -to					&lt;tx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798395795">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798395795__section_07E46BC3DA5044AE80E3045646862025"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis First Post-Tap Magnitude 		  </span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798395795__section_3E6541A53C484C3DA4B5EC57B32A459F"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the magnitude of the first				post-tap for				pre-emphasis. The default value is <span class="ph uicontrol">0</span>.</p> 	     </div> 	     <div class="section" id="nik1402798395795__section_4CBE4CDF335D4282B3BF79EEE9DFC8DF"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798395795__table_976AAA34BF094B0888660379D2FB12DB" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 327. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d329377e234" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d329377e240" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d329377e234 " valign="top"> 				                    <p class="p">									                  <strong class="ph b">0 â25</strong>								                </p> 				                 </td> 				                 <td align="center" class="entry" headers="d329377e240 " valign="top"> 				                    <p class="p">Magnitude 0 â25 </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798395795__note_N10097_N1003A_N1000F_N10001"><span class="notetitle">Note:</span> Refer to 		  <cite class="cite">Arria 10 Pre-Emphasis and Output Swing Settings</cite>		  spreadsheet for selecting legal pre-emphasis and differential output voltage		  settings. 		</div> 	     </div> 	     <div class="section" id="nik1402798395795__section_6BBC5178BFD041279C74526295F26567"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798395795__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP &lt;value&gt; -to					&lt;tx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798396169">
          <h1>
          
            XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798396169__section_FFD3FA0FDDCF43F384B50660220F2548"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Pre-Emphasis Second Post-Tap Magnitude</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798396169__section_63B44328129F42B49E53373EE99C041A"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the magnitude of the second				post-tap for				pre-emphasis. The default value is <span class="ph uicontrol">0</span>.</p> 	     </div> 	     <div class="section" id="nik1402798396169__section_75F58DCBA1434BBB8D82FE565F771A69"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798396169__table_81F07FA15BEE4EE38234FAF55A70FAB2" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 328. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d329584e234" valign="top"> 				                    <p class="p">Value</p> 				                 </th> 				                 <th align="center" class="entry" id="d329584e240" valign="top"> 				                    <p class="p">Description</p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d329584e234 " valign="top"> 				                    <p class="p">									                  <strong class="ph b">0 â 12</strong>								                </p> 				                 </td> 				                 <td align="center" class="entry" headers="d329584e240 " valign="top"> 				                    <p class="p">Magnitude 0 â 12 </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798396169__note_N10097_N1003A_N1000F_N10001"><span class="notetitle">Note:</span> Refer to 		  <cite class="cite">Arria 10 Pre-Emphasis and Output Swing Settings</cite>		  spreadsheet for selecting legal pre-emphasis and differential output voltage		  settings. 		</div> 	     </div> 	     <div class="section" id="nik1402798396169__section_EB5A892B446E46DFB843C45FAD42F2E8"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial				data. </p> 	     </div>       <div class="section" id="nik1402798396169__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP &lt;value&gt; -to					&lt;tx_serial_data pin name&gt; </samp>         </p> 	     </div>   </div>	  <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="mta1430010533865">
          <h1>
          
            Transmitter VOD Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 	  <div class="body refbody">		    <div class="section" id="mta1430010533865__section_N10011_N1000E_N10001"></div>	  </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798396474">
          <h1>
          
            XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798396474__section_2D70AA3ABA734EF1BEB3CEE3D0C2B4F5"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Transmitter Output Swing Level</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798396474__section_581EA36B0A324CC8A6B7A6686CBC161E"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Controls the transmitter programmable output differential voltage swing. The				default value is <span class="ph uicontrol">31</span>.</p>			      <div class="note note" id="nik1402798396474__note_N10040_N10026_N1000F_N10001"><span class="notetitle">Note:</span> Ignore this assignment for PCIe* Gen1 and Gen2 if your				transceiver link is within the PCI					Express* spec requirements. The Quartus Prime software				assigns				default value for this parameter.</div> 	     </div> 	     <div class="section" id="nik1402798396474__section_F797BB2AA458413DA2E9017AB18D3F93"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798396474__table_9BBCE78B99804703B86F95330A320E44" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 329. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d329833e243" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d329833e249" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d329833e243 " valign="top"> 				                    <p class="p"> 					                      <strong class="ph b">0 â 31</strong> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d329833e249 " valign="top"> 				                    <p class="p">Magnitude 0 â 31 				  </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 		       <div class="note note" id="nik1402798396474__note_N10080_N1002E_N1000E_N10001"><span class="notetitle">Note:</span> Refer to 		  <cite class="cite">Arria 10 Pre-Emphasis and Output Swing Settings</cite>		  spreadsheet for selecting legal pre-emphasis and differential output voltage		  settings. 		</div> 	     </div> 	     <div class="section" id="nik1402798396474__section_FF399B23B9A741BAAE78E8CAC0F58273"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">TX serial data pin. </p> 	     </div>       <div class="section" id="nik1402798396474__section_E4C3162B81F94A5196FDF8920A1DFA5A"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL &lt;value&gt; -to &lt;tx_serial_data pin					name&gt; </samp>         </p> 	     </div>   </div>   <div class="related-links"><div class="relinfo"><strong>Related Information</strong><br><div><a class="link" href="http://www.altera.com/literature/hb/arria-10/Arria_10_Pre_Emphasis_and_Output_Swing_Settings.xlsx" target="_blank">Arria 10 Pre-Emphasis and Output Swing Settings</a></div></div></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="nik1402798396779">
          <h1>
          
            Dedicated Reference Clock Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody">      <div class="section" id="nik1402798396779__section_N10012_N1000F_N10001"></div>   </div><div class="related-links"></div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="nik1402798397113">
          <h1>
          
            XCVR_A10_REFCLK_TERM_TRISTATE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
    <div class="body refbody"> 	     <div class="section" id="nik1402798397113__section_B0956DC9571D41009134215EFDE22548"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2> 		        		       <p class="p">            <span class="ph uicontrol">Dedicated Reference Clock Pin Termination</span> 		       </p> 	     </div> 	     <div class="section" id="nik1402798397113__section_9571BC95A9EB44B4BA06F50F5AFAF140"><h2 class="title sectiontitle">Description</h2> 		        		       <p class="p">Specifies if the termination for				dedicated				reference clock pin is tri-stated. It defaults to					<span class="ph uicontrol">TRISTATE_OFF</span> for non-HCSL cases.</p> 	     </div> 	     <div class="section" id="nik1402798397113__section_AF950B1876164C23BFA7276891E8EA6C"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798397113__table_E27B015120F14824BEE955B942378127" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 330. &nbsp;</span>Available Options</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d330095e234" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d330095e240" valign="top"> 				                    <p class="p">Description 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e234 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">TRISTATE_OFF</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e240 " valign="top"> 				                    <p class="p">Internal termination enabled and on-chip biasing circuitry enabled</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e234 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">TRISTATE_ON 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e240 " valign="top"> 				                    <p class="p">Internal termination tri-stated. Off-chip termination and biasing circuitry									must be implemented </p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798397113__section_DCB82386F0534B749C8D6B99060D6E09"> 		       <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table" frame="border" id="nik1402798397113__table_84DDCB9BFE8945A89DF8A8EA0C198E8C" rules="all" summary=""><caption xmlns="http://www.w3.org/1999/xhtml"><span class="tablecap"><span class="tablecap"><span class="enumeration table-enumeration">Table 331. &nbsp;</span>Rules</span></span></caption> 		              		              		             <thead align="left" class="thead"> 			               <tr class="row"> 				                 <th align="center" class="entry" id="d330095e307" valign="top"> 				                    <p class="p">I/O Standard 				  </p> 				                 </th> 				                 <th align="center" class="entry" id="d330095e313" valign="top"> 				                    <p class="p">Value 				  </p> 				                 </th> 			               </tr> 		             </thead> 		             <tbody class="tbody"> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e307 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">HCSL</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e313 " valign="top"> 				                    <p class="p">TRISTATE_ON</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e307 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> CML</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e313 " valign="top"> 				                    <p class="p">TRISTATE_OFF</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e307 " valign="top"> 				                    <p class="p">                           <span class="ph uicontrol"> LVPECL 					 </span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e313 " valign="top"> 				                    <p class="p">TRISTATE_OFF</p> 				                 </td> 			               </tr> 			               <tr class="row"> 				                 <td align="center" class="entry" headers="d330095e307 " valign="top"> 				                    <p class="p"> 					                      <span class="ph uicontrol">LVDS</span> 				                    </p> 				                 </td> 				                 <td align="center" class="entry" headers="d330095e313 " valign="top"> 				                    <p class="p">TRISTATE_OFF</p> 				                 </td> 			               </tr> 		             </tbody> 		          </table></div> 	     </div> 	     <div class="section" id="nik1402798397113__section_B9C374C707654D62A63A32F58E738459"><h2 class="title sectiontitle">Assign To</h2> 		        		       <p class="p">Reference clock pin.		</p> 	     </div>       <div class="section" id="nik1402798397113__section_E4C3162B81F94A5196FDF8920A1DFA5AS1"><h2 class="title sectiontitle">Syntax</h2> 		        		       <p class="p">            <samp class="ph codeph">set_instance_assignment -name					XCVR_A10_REFCLK_TERM_TRISTATE &lt;value&gt; -to &lt;dedicated refclk pin					name&gt; </samp>         </p> 	     </div>   </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-3 section-overflow">

        <header class="anchor" id="jba1441733634801">
          <h1>
          
            XCVR_A10_TX_XTX_PATH_ANALOG_MODE 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   	  <div class="body refbody"><div class="abstract">	      <span class="shortdesc"></span>  </div>		    <div class="section" id="jba1441733634801__section_N10018_N10015_N10001"><h2 class="title sectiontitle">Pin planner or Assignment Editor Name</h2>			      			      <p class="p">            <span class="ph uicontrol">Transmitter Analog Presets</span>			      </p>		    </div>		    <div class="section" id="jba1441733634801__section_N1002B_N10015_N10001"><h2 class="title sectiontitle">Description</h2>			      			      <p class="p">Specifies the TX pin swing settings such as vod output swing control,				pre-emphasis and slew rate settings for various protocols. The presets are set by				selecting an analog_mode setting. The selection is done as a <strong class="ph b">.QSF				</strong>setting on the TX pin. If individual <strong class="ph b">.QSF</strong> is specified				for the vod_output_swing_ctrl, pre-emphasis settings, the individual <strong class="ph b">.QSF</strong>				overrides				the preset settings. The parameter defaults to USER_CUSTOM, which requires the				individual <strong class="ph b">.QSF</strong> to be set. Available TX preset values are				shown in the Assignment Editor, Transmitter Analog Preset assignment section.</p>		    </div>	  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="elv1471272447825">
          <h1>
          
            Unused Transceiver RX Channels Settings 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
   <div class="body conbody">      <p class="p">Add the following <span class="keyword">               Intel<sup>Â®</sup>                Arria<sup>Â®</sup> 10</span> QSF assignments to prevent      performance degradation of unused RX serial clock over time. You can either use a global      assignment or per-pin assignments.</p>      <div class="section" id="elv1471272447825__section_E4C3162B81F94A5196FDF8920A1DFA5AS2"><h2 class="title sectiontitle">Syntax</h2>                  <p class="p">            <samp class="ph codeph">set_global_assignment -name          PRESERVE_UNUSED_XCVR_CHANNEL ON </samp>         </p>         <p class="p">            <samp class="ph codeph">set_instance_assignment -name          PRESERVE_UNUSED_XCVR_CHANNEL ON -to          &lt;pin_name          (U34, for example)&gt; </samp>         </p>               <p class="p">An example of a <samp class="ph codeph">&lt;pin_name&gt;</samp> is U34, not        PIN_U34.</p>            </div>  </div></mybody></div>
</div>
 
      </section> 
        <section class="tab-2 section-overflow">

        <header class="anchor" id="urr1526681328851">
          <h1>
          
            Analog Parameter Settings Revision History 
          </h1>
        </header> 
        <div class="rich-text text parbase"><div class="container top-padding bottom-padding">
 		  <div class="body refbody">						    <div class="tablenoborder"><table border="1" cellpadding="4" cellspacing="0" class="table revhistory" frame="border" id="urr1526681328851__table_yxb_dzf_wdb" rules="all" summary="">				        				        				        <thead align="left" class="thead">					          <tr class="row">						            <th align="center" class="entry" id="d330696e179" valign="top" width="70.0pt">Document Version</th>						            <th align="left" class="entry" id="d330696e182" valign="top" width="NaN%">Changes</th>					          </tr>				        </thead>				        <tbody class="tbody">										          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2018.10.16</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_efp_vnk_mfb">								                <li class="li">For <samp class="ph codeph">PRESERVE_UNUSED_XCVR_CHANNEL</samp>, clarified that an									example of <samp class="ph codeph">&lt;pin_name&gt;</samp>									is U34, not PIN_U34.                         </li>								                <li class="li">In <cite class="cite">XCVR_A10_RX_EQ_DC_GAIN_TRIM</cite>, updated the										<span class="ph uicontrol">Receiver High Gain Mode Equalizer DC Gain										Control</span> value descriptions from 6, 13, 20, 27 to									7, 14, 21 and 28 to match the <span class="ph uicontrol">Assignment										Editor</span> GUI.                         </li>							              </ul>                  </td>					          </tr>										          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2017.11.06</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_cfs_cfg_lbb">								                <li class="li">Changed all default values of <span class="ph uicontrol">RADP_VGA_SEL</span> to <span class="ph uicontrol">4</span> in the									"XCVR_A10_RX_ADP_VGA_SEL" section.                        </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2016.10.31</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_g2m_ywg_tw_joc1">								                <li class="li">Added the Value in Assignment Editor column to									the table in the "XCVR_A10_RX_ONE_STAGE_ENABLE" section.</li>								                <li class="li">Added a note to the									"XCVR_A10_TX_SLEW_RATE_CTRL" section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2016.05.02</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_zmd_w12_sv_joc7">								                <li class="li">Updated that "DFE continuous mode" is not									supported any more. DFE is supported in three modes-Disabled,									Manual, Adaptation Enabled. </li>								                <li class="li">Changed the "Arria 10 Register Mapâ for									available DFE modes, CTLE and VGA modes.</li>								                <li class="li">Changed the maximum supported data rate for GT									devices to 25.8 G. </li>								                <li class="li">Removed the ODI section from 'Register Map'									tab.</li>								                <li class="li">Changed the DFE adaptation mode from									"Continuous" to "Adaptation enabled". </li>								                <li class="li">Changed the DFE adaptation mode from									"Continuous" to "Adaptation enabled".</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2016.02.11</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_hlc_cj1_v5_joc15">								                <li class="li">Updated the maximum data rate to 25.8 Gbps.								</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2015.12.18</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_yss_4zf_wdb">								                <li class="li">Updated the âAvailable Optionsâ table for									non-HCSL standards, in theâDedicated Reference Clock Settingsâ									section.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2015.11.02</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_o41_bqg_vt">								                <li class="li">Changed the setting for									"XCVR_A10_RX_EQ_DC_GAIN_TRIM" parameter in the CTLE Settings									section. </li>								                <li class="li">Updated the "Analog Parameter Settings List"									table to reflect the number of DFE fixed taps.</li>								                <li class="li">Updated "DFE Fixed Tap Assignments" table in									the Decision Feedback Equalizer (DFE) Settings section.</li>								                <li class="li">Updated descriptions for XCVR_A10_RX_LINK QSF									assignment in âReceiver General Analog Settingsâ section.</li>								                <li class="li">Updated description for									XCVR_A10_RX_EQ_DC_GAIN_TRIM QSF, XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL									QSF,XCVR_A10_RX_ADP_CTLE_ACGAIN_4S QSF, and									XCVR_A10_RX_ADP_VGA_SEL QSF assignments in âReceiver Analog									Equalization Settingsâ section.</li>								                <li class="li">									                  <p class="p">Updated description for XCVR_A10_TX_LINK										QSF, XCVR_A10_TX_SLEW_RATE_CTRL QSF, and XCVR_A10_TX_LINK										QSF assignments in âTransmitter General Analog Settingsâ										section.</p>								                </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2015.05.11</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_pq5_by1_qr">								                <li class="li">Corrected typos in the Syntax description of									each parameter setting.</li>								                <li class="li">Added the XCVR_A10_TX_SLEW_RATE_CTRL									parameter.</li>								                <li class="li">Changed the available values for the following										parameters:<ul class="ul" id="urr1526681328851__ul_qd4_vnp_yr">										                    <li class="li">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T</li>										                    <li class="li">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP</li>										                    <li class="li">XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP</li>									                  </ul>                        </li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2014.12.15</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Made the following changes:<ul class="ul" id="urr1526681328851__ul_eyb_bml_xq">								                <li class="li">Modified the Rules section for									XCVR_A10_TX_COMPENSATION_EN.</li>								                <li class="li">Changed Available Options for									XCVR_A10_RX_ONE_STAGE_ENABLE parameter settings table. </li>								                <li class="li">Changed the "XCVR_A10_RX_ADP_CTLE_ACGAIN_4S"									parameter setting.</li>								                <li class="li">Added "XCVR_VCCR_VCCT_VOLTAGE" parameter									setting.</li>							              </ul>                  </td>					          </tr>					          <tr class="row">						            <td align="center" class="entry" headers="d330696e179 " valign="top" width="70.0pt">2014.08.15</td>						            <td align="left" class="entry" headers="d330696e182 " valign="top" width="NaN%">Initial release.</td>					          </tr>				        </tbody>			      </table></div>			  </div></mybody></div>
</div>
 
      </section></div>
</div>
  </div>

  <div class="content-body-par parsys">



</div>
<div class="page_padding_white"></div>
</div>
</div> <!--mainWrapper-->

<!--googleoff:all-->
    <!--IGHF Footer--> 
<!--GAATversion='50recode.2' date='10/02/2017 08:00:00' Version='2.0':CharacterEncoding:utf8--> 
<div id="recode50footer"></div>
<script type="text/javascript">
/*<![CDATA[*/
INTELNAV = window.INTELNAV || {}; INTELNAV.renderSettingsFooter={version:"2.0 - 10/02/2017 08:00:00",OutputId:"gf_default"};
/*]]>*/</script> 
<noscript><div id="smallfootprint-footer"><ul><li>Â©Intel Corporation</li><li><a href="https://www.intel.com/content/www/us/en/legal/terms-of-use.html" target="">Terms of Use</a></li><li><a href="https://www.intel.com/content/www/us/en/legal/trademarks.html" target="">*Trademarks</a></li><li><a href="https://www.intel.com/content/www/us/en/privacy/intel-privacy-notice.html" target="">Privacy</a></li><li><a href="https://www.intel.com/content/www/us/en/privacy/intel-cookie-notice.html" target="">Cookies</a></li><li><a href="https://www.intel.com/content/www/us/en/policy/policy-human-trafficking-and-slavery.html" target="">Supply Chain Transparency </a></li><li><a href="https://www.intel.com/content/www/us/en/siteindex.html" target="">Site Map</a></li></ul></div></noscript>
<!--/IGHF Footer-->
    <!--googleon:all--><script type="text/javascript" src="/etc/clientlibs/altera-www/comps.min.js"></script>
<script type="text/javascript" src="/etc/clientlibs/altera-www/components.min.js"></script>
<script type="text/javascript" src="/content/dam/altera-www/global/en_US/scripts/js/analytics/google_analytics.js"></script>
	<script type="text/javascript" src="/content/dam/altera-www/global/en_US/scripts/js/analytics/auto-tracker.js"></script>
</body>

</html>