

================================================================
== Vitis HLS Report for 'Primal_Constr'
================================================================
* Date:           Fri Jan  9 14:30:10 2026

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        build_Infeasi_Res_S2.xcv80-lsva4737-2MHP-e-S
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.509 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |                               |                            |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
        |            Instance           |           Module           |   min   |   max   |    min   |    max   | min | max |                      Type                     |
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+
        |projNeg28_U0                   |projNeg28                   |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |scale_and_twoNormSquared29_U0  |scale_and_twoNormSquared29  |        ?|        ?|         ?|         ?|    ?|    ?|                                             no|
        +-------------------------------+----------------------------+---------+---------+----------+----------+-----+-----+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       12|     -|
|FIFO                 |        -|      -|        5|      266|     -|
|Instance             |        -|     96|    22536|    25417|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       16|     -|
|Register             |        -|      -|        2|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     96|    22543|    25711|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|        1|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |            Instance           |           Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |projNeg28_U0                   |projNeg28                   |        0|   0|   1524|   1497|    0|
    |scale_and_twoNormSquared29_U0  |scale_and_twoNormSquared29  |        0|  96|  21012|  23920|    0|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+
    |Total                          |                            |        0|  96|  22536|  25417|    0|
    +-------------------------------+----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |            Name            | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |primalInfeasBound_fifo_i_U  |        0|  5|   0|    -|     3|  512|     1536|
    +----------------------------+---------+---+----+-----+------+-----+---------+
    |Total                       |        0|  5|   0|    0|     3|  512|     1536|
    +----------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                   |       and|   0|  0|   2|           1|           1|
    |projNeg28_U0_ap_start                           |       and|   0|  0|   2|           1|           1|
    |scale_and_twoNormSquared29_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_projNeg28_U0_ap_ready                   |        or|   0|  0|   2|           1|           1|
    |ap_sync_scale_and_twoNormSquared29_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|  12|           6|           6|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_projNeg28_U0_ap_ready                   |   8|          2|    1|          2|
    |ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready  |   8|          2|    1|          2|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  16|          4|    2|          4|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_projNeg28_U0_ap_ready                   |  1|   0|    1|          0|
    |ap_sync_reg_scale_and_twoNormSquared29_U0_ap_ready  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  2|   0|    2|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|primalInfeasConstr_SVfifo_i_dout     |   in|  512|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|primalInfeasConstr_SVfifo_i_empty_n  |   in|    1|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|primalInfeasConstr_SVfifo_i_read     |  out|    1|     ap_fifo|  primalInfeasConstr_SVfifo_i|       pointer|
|m_axi_gmem8_AWVALID                  |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWREADY                  |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWADDR                   |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWID                     |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWLEN                    |  out|   32|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWSIZE                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWBURST                  |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWLOCK                   |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWCACHE                  |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWPROT                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWQOS                    |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWREGION                 |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_AWUSER                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WVALID                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WREADY                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WDATA                    |  out|  512|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WSTRB                    |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WLAST                    |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WID                      |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_WUSER                    |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARVALID                  |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARREADY                  |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARADDR                   |  out|   64|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARID                     |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARLEN                    |  out|   32|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARSIZE                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARBURST                  |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARLOCK                   |  out|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARCACHE                  |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARPROT                   |  out|    3|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARQOS                    |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARREGION                 |  out|    4|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_ARUSER                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RVALID                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RREADY                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RDATA                    |   in|  512|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RLAST                    |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RID                      |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RFIFONUM                 |   in|   13|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RUSER                    |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_RRESP                    |   in|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BVALID                   |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BREADY                   |  out|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BRESP                    |   in|    2|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BID                      |   in|    1|       m_axi|                        gmem8|       pointer|
|m_axi_gmem8_BUSER                    |   in|    1|       m_axi|                        gmem8|       pointer|
|rowScale                             |   in|   64|     ap_none|                     rowScale|        scalar|
|rowScale_ap_vld                      |   in|    1|     ap_none|                     rowScale|        scalar|
|problem_nEqs                         |   in|   32|     ap_none|                 problem_nEqs|        scalar|
|problem_nEqs_ap_vld                  |   in|    1|     ap_none|                 problem_nEqs|        scalar|
|p_read                               |   in|   32|     ap_none|                       p_read|        scalar|
|p_read_ap_vld                        |   in|    1|     ap_none|                       p_read|        scalar|
|ifScaled                             |   in|   32|     ap_none|                     ifScaled|        scalar|
|ifScaled_ap_vld                      |   in|    1|     ap_none|                     ifScaled|        scalar|
|pConstrResSq_i                       |  out|   64|     ap_none|               pConstrResSq_i|       pointer|
|pConstrResSq_i_ap_vld                |  out|    1|     ap_none|               pConstrResSq_i|       pointer|
|ap_clk                               |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|                Primal_Constr|  return value|
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

