xst -intstyle ise -ifn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.xst" -ofn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.syr" 
xst -intstyle ise -ifn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.xst" -ofn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.syr" 
xst -intstyle ise -ifn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.xst" -ofn "C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -i -p xc3s100e-cp132-5 Sender.ngc Sender.ngd  
map -intstyle ise -p xc3s100e-cp132-5 -cm area -ir off -pr off -c 100 -o Sender_map.ncd Sender.ngd Sender.pcf 
par -w -intstyle ise -ol high -t 1 Sender_map.ncd Sender.ncd Sender.pcf 
trce -intstyle ise -v 3 -s 5 -n 3 -fastpaths -xml Sender.twx Sender.ncd -o Sender.twr Sender.pcf 
vhdtdtfi -lang verilog -prj FinalAERProtocol -o C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.tfi -lib work C:/Users/Callum/Desktop/FPGA/FinalAERProtocol//Sender.v -module Sender -template G:/Xilinx/14.2/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lang verilog -prj FinalAERProtocol -o C:/Users/Callum/Desktop/FPGA/FinalAERProtocol/Sender.tfi -lib work C:/Users/Callum/Desktop/FPGA/FinalAERProtocol//Sender.v -module Sender -template G:/Xilinx/14.2/ISE_DS/ISE//data/tfi.tft -deleteonerror 
