{
  "nodes":
  [
    {
      "name":"gefa"
      , "id":1435229992
      , "type":"kernel"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"tmp_block_write"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"195"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"8"
                  , "Bank width (word size)":"64 bits"
                  , "Bank depth":"64 words"
                  , "RAM Mode":"True dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":195
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":7
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":9
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":10
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":11
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":13
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":15
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":16
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":17
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":19
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":21
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":22
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":23
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":25
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":27
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":28
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":29
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":31
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":33
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":34
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":35
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":37
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":39
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":40
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":41
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":43
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":45
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"64 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"512 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":195
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":46
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes (64 words deep x 64 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":195
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":47
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":49
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"64 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_write' occupies memory words [0-511] and has 2 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_block_read"
              , "id":51
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"196"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"64 kilobytes = 16 replicates x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"True dual-port"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 16 replicates were created  to efficiently support multiple accesses."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":196
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":52
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"64 kilobytes = 16 replicates x  bank width x implemented bank depth"
                      , "Number of active ports":"32"
                      , "Number of read ports":"16"
                      , "Number of shared (RW) ports":"16"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each bank, 16 replicates were created  to efficiently support multiple accesses."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":196
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":53
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":54
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":56
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":58
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":59
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":61
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 2"
                      , "id":63
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":64
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":66
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 3"
                      , "id":68
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":69
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":71
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 4"
                      , "id":73
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":74
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":76
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 5"
                      , "id":78
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":79
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":81
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 6"
                      , "id":83
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":84
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":86
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 7"
                      , "id":88
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":89
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":91
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 8"
                      , "id":93
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":94
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":96
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 9"
                      , "id":98
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":99
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":101
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 10"
                      , "id":103
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":104
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":106
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 11"
                      , "id":108
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":109
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":111
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 12"
                      , "id":113
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":114
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":116
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 13"
                      , "id":118
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":119
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":121
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 14"
                      , "id":123
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":124
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":126
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 15"
                      , "id":128
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":196
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":129
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":131
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_block_read' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_scale_col"
              , "id":133
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"215"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"32 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'tmp_scale_col' occupies memory words [0-31] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":215
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":134
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'tmp_scale_col' occupies memory words [0-31] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":215
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":135
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (32 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'tmp_scale_col' occupies memory words [0-31] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":215
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":136
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":137
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'tmp_scale_col' occupies memory words [0-31] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"col_order"
              , "id":138
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"216"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"1 word"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":216
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":139
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"1 word"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":216
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":140
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (1 word deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":216
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":141
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":143
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"current_col"
              , "id":145
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"222"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"1 word"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'current_col' occupies memory words [0-0] and has 32 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":222
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":146
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"1 word"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'current_col' occupies memory words [0-0] and has 32 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":222
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":147
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (1 word deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'current_col' occupies memory words [0-0] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":222
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":148
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":150
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'current_col' occupies memory words [0-0] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_block_write2"
              , "id":151
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"291"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"True dual-port"
                  , "Implemented bank depth":"256 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'tmp_block_write2' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"357"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":291
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":152
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_write2' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"357"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":291
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":153
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (256 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_write2' occupies memory words [0-31] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"357"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":291
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":154
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":156
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_write2' occupies memory words [0-31] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"357"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_block_read2"
              , "id":157
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"292"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"True dual-port"
                  , "Implemented bank depth":"256 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'tmp_block_read2' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"328"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":292
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":158
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read2' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"328"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":292
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":159
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (256 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read2' occupies memory words [0-31] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"328"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":292
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":160
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":162
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read2' occupies memory words [0-31] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"328"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_block_read3"
              , "id":163
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"354"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"32"
                  , "Bank width (word size)":"32 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"True dual-port"
                  , "Implemented bank depth":"256 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"394"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":354
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":164
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":165
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":166
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":168
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":169
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":170
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":171
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":173
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":174
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":175
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":176
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":178
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":179
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":180
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":181
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":183
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":184
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":185
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":186
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":188
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":189
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":190
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":191
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":193
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":194
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":195
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":196
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":198
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":199
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":200
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":201
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":203
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":204
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":205
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":206
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":208
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":209
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":210
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":211
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":213
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":214
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":215
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":216
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":218
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":219
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":220
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":221
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":223
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":224
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":225
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":226
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":228
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":229
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":230
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":231
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":233
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":234
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":235
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":236
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":238
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":239
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":240
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":241
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":243
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":244
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":245
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":246
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":248
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":249
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":250
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":251
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":253
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":254
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":255
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":256
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":258
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":259
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":260
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":261
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":263
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":264
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":265
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":266
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":268
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":269
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":270
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":271
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":273
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":274
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":275
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":276
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":278
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":279
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":280
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":281
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":283
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":284
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":285
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":286
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":288
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":289
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":290
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":291
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":293
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":294
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":295
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":296
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":298
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":299
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":300
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":301
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":303
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":304
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":305
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":306
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":308
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":309
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":310
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":311
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":313
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":314
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":315
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":316
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":318
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":319
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"1024 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of write ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"394"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":354
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":320
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes (256 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of write ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"394"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":354
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":321
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":323
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_read3' occupies memory words [0-1023] and has 1 array element per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"394"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"tmp_block_write3"
              , "id":324
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"355"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"True dual-port"
                  , "Implemented bank depth":"256 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'tmp_block_write3' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":355
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":325
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"256 words"
                      , "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of shared (RW) ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'tmp_block_write3' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"65"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":355
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":326
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (256 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of shared (RW) ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'tmp_block_write3' occupies memory words [0-31] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":355
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":327
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":329
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'tmp_block_write3' occupies memory words [0-31] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"col_order"
              , "id":330
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"367"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"1 word"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":367
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":331
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"1 word"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":367
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":332
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (1 word deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":367
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":333
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":335
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'col_order' occupies memory words [0-0] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"diag_block"
              , "id":337
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"469"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'diag_block' occupies memory words [0-31] and has 32 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":469
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":338
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'diag_block' occupies memory words [0-31] and has 32 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":469
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":339
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (32 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'diag_block' occupies memory words [0-31] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":469
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":340
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":341
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'diag_block' occupies memory words [0-31] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"diag_block_out"
              , "id":342
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"470"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"4096 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"512 bits"
                  , "Bank depth":"64 words"
                  , "RAM Mode":"True dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'diag_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":470
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":343
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of shared (RW) ports":"2"
                      , "Memory layout information":"In each private copy:\n  Variable 'diag_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":470
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":344
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"0"
                          , "Number of shared (RW) ports":"2"
                          , "Memory layout information":"In each private copy:\n  Variable 'diag_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":470
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"RW"
                          , "id":345
                          , "type":"port"
                        }
                        , {
                          "name":"RW"
                          , "id":347
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'diag_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"scale_factors"
              , "id":349
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"474"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"32 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'scale_factors' occupies memory words [0-31] and has 1 array element per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":474
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":350
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"32 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'scale_factors' occupies memory words [0-31] and has 1 array element per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":474
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":351
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (32 words deep x 32 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'scale_factors' occupies memory words [0-31] and has 1 array element per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":474
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":352
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":353
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"32 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'scale_factors' occupies memory words [0-31] and has 1 array element per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"ipvt"
              , "id":354
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"475"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"128 bytes"
                  , "Implemented size":"128 bytes"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"1 word"
                  , "RAM Mode":"Simple dual-port"
                  , "Memory layout information":"In each private copy:\n  Variable 'ipvt' occupies memory words [0-0] and has 32 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":475
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":355
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"1 word"
                      , "Implemented bank size":"128 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":"In each private copy:\n  Variable 'ipvt' occupies memory words [0-0] and has 32 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":475
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":356
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"128 bytes (1 word deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":"In each private copy:\n  Variable 'ipvt' occupies memory words [0-0] and has 32 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":475
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":357
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":359
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"1 word"
                            , "Number of private copies":"1"
                            , "Memory layout information":"In each private copy:\n  Variable 'ipvt' occupies memory words [0-0] and has 32 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"top_block"
              , "id":361
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"494"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"64 kilobytes = 16 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"512 words = 16 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'top_block' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"366"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":494
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":362
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"512 words"
                      , "Implemented bank size":"64 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'top_block' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"366"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":494
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":363
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"64 kilobytes (512 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'top_block' occupies memory words [0-31] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"366"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":494
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":364
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":365
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'top_block' occupies memory words [0-31] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"366"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"left_block"
              , "id":366
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"495"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"8 megabits = 32 replicates x 8 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"512 bits"
                  , "Bank depth":"64 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"512 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"304"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 32 replicates were created  to efficiently support multiple accesses."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":495
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":367
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"512 words"
                      , "Implemented bank size":"8 megabits = 32 replicates x  bank width x implemented bank depth"
                      , "Number of active ports":"64"
                      , "Number of read ports":"32"
                      , "Number of write ports":"32"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"304"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"For each bank, 32 replicates were created  to efficiently support multiple accesses."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":495
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":368
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":369
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":370
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":371
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":372
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":373
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 2"
                      , "id":374
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":375
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":376
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 3"
                      , "id":377
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":378
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":379
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 4"
                      , "id":380
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":381
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":382
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 5"
                      , "id":383
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":384
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":385
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 6"
                      , "id":386
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":387
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":388
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 7"
                      , "id":389
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":390
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":391
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 8"
                      , "id":392
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":393
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":394
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 9"
                      , "id":395
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":396
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":397
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 10"
                      , "id":398
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":399
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":400
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 11"
                      , "id":401
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":402
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":403
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 12"
                      , "id":404
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":405
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":406
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 13"
                      , "id":407
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":408
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":409
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 14"
                      , "id":410
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":411
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":412
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 15"
                      , "id":413
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":414
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":415
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 16"
                      , "id":416
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":417
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":418
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 17"
                      , "id":419
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":420
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":421
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 18"
                      , "id":422
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":423
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":424
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 19"
                      , "id":425
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":426
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":427
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 20"
                      , "id":428
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":429
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":430
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 21"
                      , "id":431
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":432
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":433
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 22"
                      , "id":434
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":435
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":436
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 23"
                      , "id":437
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":438
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":439
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 24"
                      , "id":440
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":441
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":442
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 25"
                      , "id":443
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":444
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":445
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 26"
                      , "id":446
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":447
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":448
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 27"
                      , "id":449
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":450
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":451
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 28"
                      , "id":452
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":453
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":454
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 29"
                      , "id":455
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":456
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":457
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 30"
                      , "id":458
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":459
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":460
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 31"
                      , "id":461
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"304"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":495
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":462
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":463
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"304"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"top_block_out"
              , "id":464
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"496"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"16 kilobytes = 4 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"1024 bits"
                  , "Bank depth":"32 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"128 words = 4 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-31] and has 32 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":496
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":465
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"1024 bits"
                      , "Implemented bank depth":"128 words"
                      , "Implemented bank size":"16 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-31] and has 32 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"65"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":496
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":466
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 kilobytes (128 words deep x 1024 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-31] and has 32 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":496
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":467
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":468
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":4
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"1024 bits"
                            , "Depth per copy":"32 words"
                            , "Number of private copies":"4"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-31] and has 32 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 4 private copies were created to enable simultaneous execution of 4 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 2: </td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr><tr><td>Private copy 3: </td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"left_block_out"
              , "id":469
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"497"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"64 kilobytes = 16 private copies x  requested size"
                  , "Number of banks":"32"
                  , "Bank width (word size)":"512 bits"
                  , "Bank depth":"2 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"32 words = 16 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"492"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":497
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":470
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":471
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":472
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":473
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":474
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":475
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":476
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":477
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":478
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":479
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":480
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":481
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":482
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":483
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":484
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":485
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":486
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":487
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":488
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":489
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":490
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":491
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":492
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":493
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":494
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":495
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":496
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":497
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":498
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":499
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":500
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":501
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":502
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":503
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":504
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":505
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":506
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":507
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":508
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":509
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":510
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":511
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":512
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":513
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":514
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":515
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":516
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":517
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":518
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":519
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":520
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":521
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":522
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":523
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":524
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":525
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":526
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":527
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":528
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":529
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":530
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":531
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":532
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":533
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 16"
                  , "id":534
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":535
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":536
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":537
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 17"
                  , "id":538
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":539
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":540
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":541
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 18"
                  , "id":542
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":543
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":544
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":545
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 19"
                  , "id":546
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":547
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":548
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":549
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 20"
                  , "id":550
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":551
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":552
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":553
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 21"
                  , "id":554
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":555
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":556
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":557
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 22"
                  , "id":558
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":559
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":560
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":561
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 23"
                  , "id":562
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":563
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":564
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":565
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 24"
                  , "id":566
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":567
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":568
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":569
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 25"
                  , "id":570
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":571
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":572
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":573
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 26"
                  , "id":574
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":575
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":576
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":577
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 27"
                  , "id":578
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":579
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":580
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":581
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 28"
                  , "id":582
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":583
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":584
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":585
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 29"
                  , "id":586
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":587
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":588
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":589
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 30"
                  , "id":590
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":591
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":592
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":593
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 31"
                  , "id":594
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"32 words"
                      , "Implemented bank size":"2048 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"492"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":497
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":595
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"2048 bytes (32 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"492"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":497
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":596
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":597
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"2 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"492"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"top_block_out"
              , "id":598
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"516"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"64 kilobytes = 16 private copies x  requested size"
                  , "Number of banks":"2"
                  , "Bank width (word size)":"2048 bits"
                  , "Bank depth":"8 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"128 words = 16 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"513"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":516
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":599
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"2048 bits"
                      , "Implemented bank depth":"128 words"
                      , "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"513"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":516
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":600
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (128 words deep x 2048 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"513"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":516
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":601
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":602
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"2048 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"513"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":603
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"2048 bits"
                      , "Implemented bank depth":"128 words"
                      , "Implemented bank size":"32 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"513"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":516
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":604
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (128 words deep x 2048 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"513"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":516
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":605
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":606
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":16
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"2048 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"16"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'top_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 16 private copies were created to enable simultaneous execution of 16 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"513"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 14: </td><td>1</td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 15: </td><td>1</td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"left_block_out"
              , "id":607
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"540"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"2"
                  , "Bank width (word size)":"2048 bits"
                  , "Bank depth":"8 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"64 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>8</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":540
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":608
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"2048 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"16 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"65"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":609
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 kilobytes (64 words deep x 2048 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":540
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":610
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":611
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"2048 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":612
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"2048 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"16 kilobytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"65"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":540
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":613
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"16 kilobytes (64 words deep x 2048 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":540
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":614
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":615
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"2048 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'left_block_out' occupies memory words [0-15] and has 64 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>1</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"current_block"
              , "id":616
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"542"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"256 kilobytes = 8 replicates x 8 private copies x  requested size"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"512 bits"
                  , "Bank depth":"64 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"512 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"65"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"For each bank, 8 replicates were created  to efficiently support multiple accesses."
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":542
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":617
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"512 words"
                      , "Implemented bank size":"256 kilobytes = 8 replicates x  bank width x implemented bank depth"
                      , "Number of active ports":"16"
                      , "Number of read ports":"8"
                      , "Number of write ports":"8"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"65"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"For each bank, 8 replicates were created  to efficiently support multiple accesses."
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":542
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":618
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":619
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":620
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":621
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":622
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":623
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 2"
                      , "id":624
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":625
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":626
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 3"
                      , "id":627
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":628
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":629
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 4"
                      , "id":630
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":631
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":632
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 5"
                      , "id":633
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":634
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":635
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 6"
                      , "id":636
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":637
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":638
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                    , {
                      "name":"Replicate 7"
                      , "id":639
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"32 kilobytes (512 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"65"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":542
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":640
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":641
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"64 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"65"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"current_block_out"
              , "id":642
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"543"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"4096 bytes"
                  , "Implemented size":"32 kilobytes = 8 private copies x  requested size"
                  , "Number of banks":"8"
                  , "Bank width (word size)":"512 bits"
                  , "Bank depth":"8 words"
                  , "RAM Mode":"Simple dual-port"
                  , "Implemented bank depth":"64 words = 8 private copies x bank depth"
                  , "Memory layout information":
                  [
                    {
                      "type":"text"
                      , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                    }
                    , {
                      "type":"text"
                      , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"538"
                        }
                      ]
                    }
                  ]
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "Additional information":"You can reduce the number of copies of this memory by limiting the concurrency of its loop; see the OpenCL Programming Guide for details."
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":543
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":643
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":644
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":645
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":646
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":647
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":648
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":649
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":650
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":651
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":652
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":653
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":654
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":655
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":656
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":657
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":658
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>0</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":659
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":660
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":661
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":662
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":663
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":664
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":665
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":666
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>0</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":667
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":668
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":669
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":670
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>0</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":671
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"512 bits"
                      , "Implemented bank depth":"64 words"
                      , "Implemented bank size":"4096 bytes =  bank width x implemented bank depth"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Memory layout information":
                      [
                        {
                          "type":"text"
                          , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                        }
                        , {
                          "type":"text"
                          , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                          , "links":
                          [
                            {
                              "filename":"copied_lu_blocked_pvt_intel.cl"
                              , "line":"538"
                            }
                          ]
                        }
                      ]
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"copied_lu_blocked_pvt_intel.cl"
                        , "line":543
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":672
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"4096 bytes (64 words deep x 512 bits wide)"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Memory layout information":
                          [
                            {
                              "type":"text"
                              , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                            }
                            , {
                              "type":"text"
                              , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                              , "links":
                              [
                                {
                                  "filename":"copied_lu_blocked_pvt_intel.cl"
                                  , "line":"538"
                                }
                              ]
                            }
                          ]
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"copied_lu_blocked_pvt_intel.cl"
                            , "line":543
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":673
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":674
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":8
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bits"
                            , "Depth per copy":"8 words"
                            , "Number of private copies":"8"
                            , "Memory layout information":
                            [
                              {
                                "type":"text"
                                , "text":"In each private copy:\n  Variable 'current_block_out' occupies memory words [0-63] and has 16 array elements per memory word."
                              }
                              , {
                                "type":"text"
                                , "text":"For each replicate, 8 private copies were created to enable simultaneous execution of 8 loop iterations defined at  (%L)"
                                , "links":
                                [
                                  {
                                    "filename":"copied_lu_blocked_pvt_intel.cl"
                                    , "line":"538"
                                  }
                                ]
                              }
                            ]
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>6</sub></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                            , "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 6: </td><td>1</td><td>1</td><td>0</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr><tr><td>Private copy 7: </td><td>1</td><td>1</td><td>1</td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>1</td><td>1</td><td>1</td><td>b<sub>6</sub></td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"top_reorder_buffer"
              , "id":675
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"522"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":522
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"left_reorder_buffer"
              , "id":676
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"548"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":548
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"prepared_col"
              , "id":677
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"141"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":141
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"prepared_col_index"
              , "id":678
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"142"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":142
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_scale_col"
              , "id":679
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"293"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":293
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"tmp_small_block_out"
              , "id":680
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"426"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":426
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"a_block"
              , "id":681
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"87"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":87
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"b_block"
              , "id":682
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"88"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":88
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"c_block"
              , "id":683
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"copied_lu_blocked_pvt_intel.cl"
                          , "line":"89"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"copied_lu_blocked_pvt_intel.cl"
                    , "line":89
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":1436378128
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436380064
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436381552
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436383040
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436384528
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436386016
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435919472
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435920960
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435922448
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435923936
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435925424
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435926912
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435928400
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435929888
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435931376
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435932864
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436269696
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"24"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"237"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":237
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436280192
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"12"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"241"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":241
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436321136
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436324304
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436327472
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436330640
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436333808
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436336976
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436340144
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436343312
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436346720
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436349888
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436353056
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436356224
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436359392
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436362560
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436365728
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436369472
          , "details":
          [
            {
              "type":"table"
              , "Width":"64 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write"
              , "Start cycle":"27"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":6
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":8
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":12
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":14
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":18
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":20
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":24
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":26
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":30
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":32
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":36
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":38
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":42
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":44
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":48
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":50
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436104848
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436106176
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436107104
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436108032
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436108960
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436109888
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436110816
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436111744
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"19"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436112672
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436113744
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436114816
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436115888
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436116960
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436118032
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436119104
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436120176
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436121248
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436122320
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436123392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436124464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436125536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436126608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436127680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436128752
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436129824
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436130896
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436131968
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436133040
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436134112
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436135184
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436136256
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436137328
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436283296
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"241"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":241
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436318832
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436321904
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436323376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436325072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436326544
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436328240
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436329712
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436331408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436332880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436334576
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436336048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436337744
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436339216
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436340912
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436342384
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436344080
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436345552
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436347488
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436348960
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436350656
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436352128
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436353824
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436355296
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436356992
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436358464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436360160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436361632
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436363328
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436364800
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436366496
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436368160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435942688
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"266"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437909872
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"233"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437951680
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read"
              , "Start cycle":"4"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"251"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435909016
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read"
              , "Start cycle":"13"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"202"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":202
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435934680
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"259"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":259
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":55
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":57
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":60
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":62
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":65
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":67
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":70
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":72
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":75
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":77
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":80
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":82
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":85
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":87
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":90
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":92
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":95
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":97
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":100
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":102
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":105
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":107
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":110
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":112
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":115
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":117
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":120
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":122
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":125
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":127
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":130
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":132
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436319552
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_scale_col"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"251"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":251
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436268784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_scale_col"
              , "Start cycle":"24"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"236"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436150096
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"col_order"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"236"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436317952
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"col_order"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"250"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":250
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436103680
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"10"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"219"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":219
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437912048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"16"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"229"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":229
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437913232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"17"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"230"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":230
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":142
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":144
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436141568
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_col"
              , "Start cycle":"25"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"149"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"227"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":149
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436267712
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_col"
              , "Start cycle":"16"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"236"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":236
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436138208
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_col"
              , "Start cycle":"24"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"225"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":225
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":149
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436840272
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write2"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"324"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":324
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436861776
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write2"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436751920
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write2"
              , "Start cycle":"29"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"310"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":310
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436811824
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write2"
              , "Start cycle":"19"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"316"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":316
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":155
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436732656
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read2"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"309"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":309
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436788736
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read2"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"317"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":317
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436699104
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read2"
              , "Start cycle":"16"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436841248
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read2"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"324"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":324
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":161
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1435633920
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"35"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435634496
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435635072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435635648
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435636224
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435636800
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435637376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435637952
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435638528
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435639104
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435639680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435640256
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435640832
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435641408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435641984
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437007472
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437008048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437008624
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437009200
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437009776
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437010352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437010928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437011504
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437012080
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437012656
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437013232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437013808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437014384
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437014960
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437015536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437016112
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437016688
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"36"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437067488
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437068608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437069728
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437070848
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437071968
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437073088
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437074208
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437075328
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437076448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437077568
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437078688
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437079808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437080928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437082048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437087808
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"16"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437088624
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437089440
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437090256
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437091072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437091888
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437092704
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437093520
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437094336
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437095152
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437095968
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437096784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437097600
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437098416
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437099232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437100048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437100864
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437101680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_read3"
              , "Start cycle":"17"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436906432
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436907248
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436908016
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436908784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436909552
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436910320
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436911088
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436911856
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436912624
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436913392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436914160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436914928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436915696
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436916464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436917232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436918000
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436918768
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436919536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436920304
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436921072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436921840
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436922608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436923376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436924144
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436924912
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436925680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436926448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436927216
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436927984
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436928752
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436929520
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436930288
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437129264
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437130080
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437130848
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437131616
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437132384
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437133152
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437133920
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437134688
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437135456
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437136224
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437136992
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437137760
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437138528
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437139296
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437140064
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437140832
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437141600
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437142368
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437143136
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437143904
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437144672
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437145440
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437146208
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437146976
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437147744
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437148512
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437149280
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437150048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437150816
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437151584
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437152352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437153120
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_read3"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":167
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":172
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":177
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":182
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":187
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":192
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":197
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":202
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":207
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":212
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":217
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":222
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":227
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":232
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":237
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":242
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":247
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":252
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":257
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":262
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":267
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":272
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":277
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":282
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":287
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":292
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":297
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":302
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":307
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":312
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":317
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":322
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1437128208
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write3"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"390"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":390
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437175136
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"tmp_block_write3"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"397"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":397
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437082976
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"tmp_block_write3"
              , "Start cycle":"28"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":328
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1435632752
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"col_order"
              , "Start cycle":"26"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"384"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":384
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437086880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"col_order"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"383"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":383
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435629760
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"23"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"370"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":370
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435631376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"24"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"372"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":372
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435632192
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"col_order"
              , "Start cycle":"25"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"373"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":373
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":334
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":336
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1435907376
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"diag_block"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"202"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":202
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435902352
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"diag_block"
              , "Start cycle":"606"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"44"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"472"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435973472
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"diag_block_out"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"69"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"488"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436787664
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"diag_block_out"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"318"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":318
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437055536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"diag_block_out"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"379"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":379
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435948576
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"diag_block_out"
              , "Start cycle":"13"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"266"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435954368
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"diag_block_out"
              , "Start cycle":"13"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"266"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":266
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":346
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":348
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436731584
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"scale_factors"
              , "Start cycle":"18"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"309"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":309
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437914352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"scale_factors"
              , "Start cycle":"48"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"233"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":233
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436520928
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"ipvt"
              , "Start cycle":"8"
              , "Latency":"4"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":485
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1435630720
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"ipvt"
              , "Start cycle":"17"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"372"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":372
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1435904720
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"ipvt"
              , "Start cycle":"1"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"208"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":208
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437910864
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"ipvt"
              , "Start cycle":"12"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"228"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"478"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":228
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"SHARE"
          , "id":358
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"SHARE"
          , "id":360
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
          , "type":"arb"
        }
        , {
          "name":"Load"
          , "id":1436905616
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"top_block"
              , "Start cycle":"8"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"360"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":360
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436664304
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"top_block"
              , "Start cycle":"606"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"44"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"501"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436675296
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436676480
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436677216
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436677952
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436678688
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436679424
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436680160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436680896
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436681632
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436682368
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436683104
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436683840
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436684576
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436685312
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436686048
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436686784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436687520
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436688256
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436688992
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436689728
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436690464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436691200
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436691936
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436692672
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436693408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436694144
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436694880
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436695616
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436696352
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436697088
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436697824
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436698560
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"299"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":299
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436609224
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block"
              , "Start cycle":"606"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"44"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"499"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436428192
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"top_block_out"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"69"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"505"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437175920
          , "details":
          [
            {
              "type":"table"
              , "Width":"1024 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"top_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"397"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"504"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":397
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1436468208
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block_out"
              , "Start cycle":"9"
              , "Latency":"4"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"69"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"507"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436862592
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436863408
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436864176
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436864944
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436865712
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436866480
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436867248
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436868016
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436868784
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436869552
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436870320
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436871088
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436871856
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436872624
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436873392
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436874160
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436874928
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436875696
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436876464
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436877232
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436878000
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436878768
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436879536
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436880304
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436881072
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436881840
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436882608
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436883376
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436884144
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436884912
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436885680
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436886448
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"15"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"331"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"502"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":331
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437393632
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"top_block_out"
              , "Start cycle":"7"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"98"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"437"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":98
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436514624
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"top_block_out"
              , "Start cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":532
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1436517168
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"top_block_out"
              , "Start cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":532
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437392176
          , "details":
          [
            {
              "type":"table"
              , "Width":"2048 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"left_block_out"
              , "Start cycle":"7"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"97"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"437"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":97
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437886816
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":558
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437889312
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"left_block_out"
              , "Start cycle":"610"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":558
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437330480
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437335888
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437341152
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437346416
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437351680
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437356944
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437362208
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437367472
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block"
              , "Start cycle":"4"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437266600
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block"
              , "Start cycle":"605"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"44"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"567"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":44
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":1437835680
          , "details":
          [
            {
              "type":"table"
              , "Width":"512 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"current_block_out"
              , "Start cycle":"9"
              , "Latency":"6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"69"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"573"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":69
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437335008
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437340272
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437345536
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437350800
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437356064
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437361328
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437366592
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":1437371856
          , "details":
          [
            {
              "type":"table"
              , "Width":"256 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"current_block_out"
              , "Start cycle":"14"
              , "Latency":"1"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L"
                  , "links":
                  [
                    {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"446"
                    }
                    , {
                      "filename":"copied_lu_blocked_pvt_intel.cl"
                      , "line":"570"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Best Practices Guide : Load-Store Units"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":"copied_lu_blocked_pvt_intel.cl"
                , "line":446
              }
            ]
          ]
          , "type":"inst"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":6
    }
    , {
      "from":6
      , "to":5
    }
    , {
      "from":6
      , "to":1436378128
    }
    , {
      "from":1436269696
      , "to":6
    }
    , {
      "from":1436280192
      , "to":6
    }
    , {
      "from":1436321136
      , "to":6
    }
    , {
      "from":7
      , "to":8
    }
    , {
      "from":8
      , "to":7
    }
    , {
      "from":8
      , "to":1435922448
    }
    , {
      "from":1436346720
      , "to":8
    }
    , {
      "from":11
      , "to":12
    }
    , {
      "from":12
      , "to":11
    }
    , {
      "from":12
      , "to":1436380064
    }
    , {
      "from":1436269696
      , "to":12
    }
    , {
      "from":1436280192
      , "to":12
    }
    , {
      "from":1436324304
      , "to":12
    }
    , {
      "from":13
      , "to":14
    }
    , {
      "from":14
      , "to":13
    }
    , {
      "from":14
      , "to":1435923936
    }
    , {
      "from":1436349888
      , "to":14
    }
    , {
      "from":17
      , "to":18
    }
    , {
      "from":18
      , "to":17
    }
    , {
      "from":18
      , "to":1436381552
    }
    , {
      "from":1436269696
      , "to":18
    }
    , {
      "from":1436280192
      , "to":18
    }
    , {
      "from":1436327472
      , "to":18
    }
    , {
      "from":19
      , "to":20
    }
    , {
      "from":20
      , "to":19
    }
    , {
      "from":20
      , "to":1435925424
    }
    , {
      "from":1436353056
      , "to":20
    }
    , {
      "from":23
      , "to":24
    }
    , {
      "from":24
      , "to":23
    }
    , {
      "from":24
      , "to":1436383040
    }
    , {
      "from":1436269696
      , "to":24
    }
    , {
      "from":1436280192
      , "to":24
    }
    , {
      "from":1436330640
      , "to":24
    }
    , {
      "from":25
      , "to":26
    }
    , {
      "from":26
      , "to":25
    }
    , {
      "from":26
      , "to":1435926912
    }
    , {
      "from":1436356224
      , "to":26
    }
    , {
      "from":29
      , "to":30
    }
    , {
      "from":30
      , "to":29
    }
    , {
      "from":30
      , "to":1436384528
    }
    , {
      "from":1436269696
      , "to":30
    }
    , {
      "from":1436280192
      , "to":30
    }
    , {
      "from":1436333808
      , "to":30
    }
    , {
      "from":31
      , "to":32
    }
    , {
      "from":32
      , "to":31
    }
    , {
      "from":32
      , "to":1435928400
    }
    , {
      "from":1436359392
      , "to":32
    }
    , {
      "from":35
      , "to":36
    }
    , {
      "from":36
      , "to":35
    }
    , {
      "from":36
      , "to":1436386016
    }
    , {
      "from":1436269696
      , "to":36
    }
    , {
      "from":1436280192
      , "to":36
    }
    , {
      "from":1436336976
      , "to":36
    }
    , {
      "from":37
      , "to":38
    }
    , {
      "from":38
      , "to":37
    }
    , {
      "from":38
      , "to":1435929888
    }
    , {
      "from":1436362560
      , "to":38
    }
    , {
      "from":41
      , "to":42
    }
    , {
      "from":42
      , "to":41
    }
    , {
      "from":42
      , "to":1435919472
    }
    , {
      "from":1436269696
      , "to":42
    }
    , {
      "from":1436280192
      , "to":42
    }
    , {
      "from":1436340144
      , "to":42
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":44
      , "to":43
    }
    , {
      "from":44
      , "to":1435931376
    }
    , {
      "from":1436365728
      , "to":44
    }
    , {
      "from":47
      , "to":48
    }
    , {
      "from":48
      , "to":47
    }
    , {
      "from":48
      , "to":1435920960
    }
    , {
      "from":1436269696
      , "to":48
    }
    , {
      "from":1436280192
      , "to":48
    }
    , {
      "from":1436343312
      , "to":48
    }
    , {
      "from":49
      , "to":50
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":50
      , "to":1435932864
    }
    , {
      "from":1436369472
      , "to":50
    }
    , {
      "from":54
      , "to":55
    }
    , {
      "from":55
      , "to":54
    }
    , {
      "from":55
      , "to":1436104848
    }
    , {
      "from":1435909016
      , "to":55
    }
    , {
      "from":1435934680
      , "to":55
    }
    , {
      "from":56
      , "to":57
    }
    , {
      "from":57
      , "to":1436106176
    }
    , {
      "from":57
      , "to":1436321904
    }
    , {
      "from":57
      , "to":1437951680
    }
    , {
      "from":59
      , "to":60
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":60
      , "to":1436107104
    }
    , {
      "from":60
      , "to":1436323376
    }
    , {
      "from":1435909016
      , "to":60
    }
    , {
      "from":1435934680
      , "to":60
    }
    , {
      "from":61
      , "to":62
    }
    , {
      "from":62
      , "to":1436108032
    }
    , {
      "from":62
      , "to":1436325072
    }
    , {
      "from":62
      , "to":1435942688
    }
    , {
      "from":64
      , "to":65
    }
    , {
      "from":65
      , "to":64
    }
    , {
      "from":65
      , "to":1436108960
    }
    , {
      "from":65
      , "to":1436326544
    }
    , {
      "from":1435909016
      , "to":65
    }
    , {
      "from":1435934680
      , "to":65
    }
    , {
      "from":66
      , "to":67
    }
    , {
      "from":67
      , "to":1436109888
    }
    , {
      "from":67
      , "to":1436328240
    }
    , {
      "from":67
      , "to":1437909872
    }
    , {
      "from":69
      , "to":70
    }
    , {
      "from":70
      , "to":69
    }
    , {
      "from":70
      , "to":1436110816
    }
    , {
      "from":70
      , "to":1436329712
    }
    , {
      "from":1435909016
      , "to":70
    }
    , {
      "from":1435934680
      , "to":70
    }
    , {
      "from":71
      , "to":72
    }
    , {
      "from":72
      , "to":1436111744
    }
    , {
      "from":72
      , "to":1436283296
    }
    , {
      "from":72
      , "to":1436331408
    }
    , {
      "from":74
      , "to":75
    }
    , {
      "from":75
      , "to":74
    }
    , {
      "from":75
      , "to":1436112672
    }
    , {
      "from":75
      , "to":1436332880
    }
    , {
      "from":1435909016
      , "to":75
    }
    , {
      "from":1435934680
      , "to":75
    }
    , {
      "from":76
      , "to":77
    }
    , {
      "from":77
      , "to":1436113744
    }
    , {
      "from":77
      , "to":1436334576
    }
    , {
      "from":79
      , "to":80
    }
    , {
      "from":80
      , "to":79
    }
    , {
      "from":80
      , "to":1436114816
    }
    , {
      "from":80
      , "to":1436336048
    }
    , {
      "from":1435909016
      , "to":80
    }
    , {
      "from":1435934680
      , "to":80
    }
    , {
      "from":81
      , "to":82
    }
    , {
      "from":82
      , "to":1436115888
    }
    , {
      "from":82
      , "to":1436337744
    }
    , {
      "from":84
      , "to":85
    }
    , {
      "from":85
      , "to":84
    }
    , {
      "from":85
      , "to":1436116960
    }
    , {
      "from":85
      , "to":1436339216
    }
    , {
      "from":1435909016
      , "to":85
    }
    , {
      "from":1435934680
      , "to":85
    }
    , {
      "from":86
      , "to":87
    }
    , {
      "from":87
      , "to":1436118032
    }
    , {
      "from":87
      , "to":1436340912
    }
    , {
      "from":89
      , "to":90
    }
    , {
      "from":90
      , "to":89
    }
    , {
      "from":90
      , "to":1436119104
    }
    , {
      "from":90
      , "to":1436342384
    }
    , {
      "from":1435909016
      , "to":90
    }
    , {
      "from":1435934680
      , "to":90
    }
    , {
      "from":91
      , "to":92
    }
    , {
      "from":92
      , "to":1436120176
    }
    , {
      "from":92
      , "to":1436344080
    }
    , {
      "from":94
      , "to":95
    }
    , {
      "from":95
      , "to":94
    }
    , {
      "from":95
      , "to":1436121248
    }
    , {
      "from":95
      , "to":1436345552
    }
    , {
      "from":1435909016
      , "to":95
    }
    , {
      "from":1435934680
      , "to":95
    }
    , {
      "from":96
      , "to":97
    }
    , {
      "from":97
      , "to":1436122320
    }
    , {
      "from":97
      , "to":1436347488
    }
    , {
      "from":99
      , "to":100
    }
    , {
      "from":100
      , "to":99
    }
    , {
      "from":100
      , "to":1436123392
    }
    , {
      "from":100
      , "to":1436348960
    }
    , {
      "from":1435909016
      , "to":100
    }
    , {
      "from":1435934680
      , "to":100
    }
    , {
      "from":101
      , "to":102
    }
    , {
      "from":102
      , "to":1436124464
    }
    , {
      "from":102
      , "to":1436350656
    }
    , {
      "from":104
      , "to":105
    }
    , {
      "from":105
      , "to":104
    }
    , {
      "from":105
      , "to":1436125536
    }
    , {
      "from":105
      , "to":1436352128
    }
    , {
      "from":1435909016
      , "to":105
    }
    , {
      "from":1435934680
      , "to":105
    }
    , {
      "from":106
      , "to":107
    }
    , {
      "from":107
      , "to":1436126608
    }
    , {
      "from":107
      , "to":1436353824
    }
    , {
      "from":109
      , "to":110
    }
    , {
      "from":110
      , "to":109
    }
    , {
      "from":110
      , "to":1436127680
    }
    , {
      "from":110
      , "to":1436355296
    }
    , {
      "from":1435909016
      , "to":110
    }
    , {
      "from":1435934680
      , "to":110
    }
    , {
      "from":111
      , "to":112
    }
    , {
      "from":112
      , "to":1436128752
    }
    , {
      "from":112
      , "to":1436356992
    }
    , {
      "from":114
      , "to":115
    }
    , {
      "from":115
      , "to":114
    }
    , {
      "from":115
      , "to":1436129824
    }
    , {
      "from":115
      , "to":1436358464
    }
    , {
      "from":1435909016
      , "to":115
    }
    , {
      "from":1435934680
      , "to":115
    }
    , {
      "from":116
      , "to":117
    }
    , {
      "from":117
      , "to":1436130896
    }
    , {
      "from":117
      , "to":1436360160
    }
    , {
      "from":119
      , "to":120
    }
    , {
      "from":120
      , "to":119
    }
    , {
      "from":120
      , "to":1436131968
    }
    , {
      "from":120
      , "to":1436361632
    }
    , {
      "from":1435909016
      , "to":120
    }
    , {
      "from":1435934680
      , "to":120
    }
    , {
      "from":121
      , "to":122
    }
    , {
      "from":122
      , "to":1436133040
    }
    , {
      "from":122
      , "to":1436363328
    }
    , {
      "from":124
      , "to":125
    }
    , {
      "from":125
      , "to":124
    }
    , {
      "from":125
      , "to":1436134112
    }
    , {
      "from":125
      , "to":1436364800
    }
    , {
      "from":1435909016
      , "to":125
    }
    , {
      "from":1435934680
      , "to":125
    }
    , {
      "from":126
      , "to":127
    }
    , {
      "from":127
      , "to":1436135184
    }
    , {
      "from":127
      , "to":1436366496
    }
    , {
      "from":129
      , "to":130
    }
    , {
      "from":130
      , "to":129
    }
    , {
      "from":130
      , "to":1436136256
    }
    , {
      "from":130
      , "to":1436368160
    }
    , {
      "from":1435909016
      , "to":130
    }
    , {
      "from":1435934680
      , "to":130
    }
    , {
      "from":131
      , "to":132
    }
    , {
      "from":132
      , "to":1436137328
    }
    , {
      "from":132
      , "to":1436318832
    }
    , {
      "from":136
      , "to":1436319552
    }
    , {
      "from":1436268784
      , "to":137
    }
    , {
      "from":141
      , "to":142
    }
    , {
      "from":142
      , "to":1436150096
    }
    , {
      "from":142
      , "to":1436317952
    }
    , {
      "from":144
      , "to":143
    }
    , {
      "from":1436103680
      , "to":144
    }
    , {
      "from":1437912048
      , "to":144
    }
    , {
      "from":1437913232
      , "to":144
    }
    , {
      "from":148
      , "to":149
    }
    , {
      "from":149
      , "to":1436141568
    }
    , {
      "from":149
      , "to":1436267712
    }
    , {
      "from":1436138208
      , "to":150
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":155
      , "to":154
    }
    , {
      "from":155
      , "to":1436840272
    }
    , {
      "from":1436751920
      , "to":155
    }
    , {
      "from":1436811824
      , "to":155
    }
    , {
      "from":156
      , "to":1436861776
    }
    , {
      "from":160
      , "to":161
    }
    , {
      "from":161
      , "to":160
    }
    , {
      "from":161
      , "to":1436732656
    }
    , {
      "from":161
      , "to":1436788736
    }
    , {
      "from":1436841248
      , "to":161
    }
    , {
      "from":1436699104
      , "to":162
    }
    , {
      "from":166
      , "to":167
    }
    , {
      "from":167
      , "to":166
    }
    , {
      "from":167
      , "to":1435633920
    }
    , {
      "from":167
      , "to":1437087808
    }
    , {
      "from":1437129264
      , "to":167
    }
    , {
      "from":1436906432
      , "to":168
    }
    , {
      "from":171
      , "to":172
    }
    , {
      "from":172
      , "to":171
    }
    , {
      "from":172
      , "to":1435634496
    }
    , {
      "from":172
      , "to":1437088624
    }
    , {
      "from":1437130080
      , "to":172
    }
    , {
      "from":1436907248
      , "to":173
    }
    , {
      "from":176
      , "to":177
    }
    , {
      "from":177
      , "to":176
    }
    , {
      "from":177
      , "to":1435635072
    }
    , {
      "from":177
      , "to":1437089440
    }
    , {
      "from":1437130848
      , "to":177
    }
    , {
      "from":1436908016
      , "to":178
    }
    , {
      "from":181
      , "to":182
    }
    , {
      "from":182
      , "to":181
    }
    , {
      "from":182
      , "to":1435635648
    }
    , {
      "from":182
      , "to":1437090256
    }
    , {
      "from":1437131616
      , "to":182
    }
    , {
      "from":1436908784
      , "to":183
    }
    , {
      "from":186
      , "to":187
    }
    , {
      "from":187
      , "to":186
    }
    , {
      "from":187
      , "to":1435636224
    }
    , {
      "from":187
      , "to":1437091072
    }
    , {
      "from":1437132384
      , "to":187
    }
    , {
      "from":1436909552
      , "to":188
    }
    , {
      "from":191
      , "to":192
    }
    , {
      "from":192
      , "to":191
    }
    , {
      "from":192
      , "to":1435636800
    }
    , {
      "from":192
      , "to":1437091888
    }
    , {
      "from":1437133152
      , "to":192
    }
    , {
      "from":1436910320
      , "to":193
    }
    , {
      "from":196
      , "to":197
    }
    , {
      "from":197
      , "to":196
    }
    , {
      "from":197
      , "to":1435637376
    }
    , {
      "from":197
      , "to":1437092704
    }
    , {
      "from":1437133920
      , "to":197
    }
    , {
      "from":1436911088
      , "to":198
    }
    , {
      "from":201
      , "to":202
    }
    , {
      "from":202
      , "to":201
    }
    , {
      "from":202
      , "to":1435637952
    }
    , {
      "from":202
      , "to":1437093520
    }
    , {
      "from":1437134688
      , "to":202
    }
    , {
      "from":1436911856
      , "to":203
    }
    , {
      "from":206
      , "to":207
    }
    , {
      "from":207
      , "to":206
    }
    , {
      "from":207
      , "to":1435638528
    }
    , {
      "from":207
      , "to":1437094336
    }
    , {
      "from":1437135456
      , "to":207
    }
    , {
      "from":1436912624
      , "to":208
    }
    , {
      "from":211
      , "to":212
    }
    , {
      "from":212
      , "to":211
    }
    , {
      "from":212
      , "to":1435639104
    }
    , {
      "from":212
      , "to":1437095152
    }
    , {
      "from":1437136224
      , "to":212
    }
    , {
      "from":1436913392
      , "to":213
    }
    , {
      "from":216
      , "to":217
    }
    , {
      "from":217
      , "to":216
    }
    , {
      "from":217
      , "to":1435639680
    }
    , {
      "from":217
      , "to":1437095968
    }
    , {
      "from":1437136992
      , "to":217
    }
    , {
      "from":1436914160
      , "to":218
    }
    , {
      "from":221
      , "to":222
    }
    , {
      "from":222
      , "to":221
    }
    , {
      "from":222
      , "to":1435640256
    }
    , {
      "from":222
      , "to":1437096784
    }
    , {
      "from":1437137760
      , "to":222
    }
    , {
      "from":1436914928
      , "to":223
    }
    , {
      "from":226
      , "to":227
    }
    , {
      "from":227
      , "to":226
    }
    , {
      "from":227
      , "to":1435640832
    }
    , {
      "from":227
      , "to":1437097600
    }
    , {
      "from":1437138528
      , "to":227
    }
    , {
      "from":1436915696
      , "to":228
    }
    , {
      "from":231
      , "to":232
    }
    , {
      "from":232
      , "to":231
    }
    , {
      "from":232
      , "to":1435641408
    }
    , {
      "from":232
      , "to":1437098416
    }
    , {
      "from":1437139296
      , "to":232
    }
    , {
      "from":1436916464
      , "to":233
    }
    , {
      "from":236
      , "to":237
    }
    , {
      "from":237
      , "to":236
    }
    , {
      "from":237
      , "to":1435641984
    }
    , {
      "from":237
      , "to":1437099232
    }
    , {
      "from":1437140064
      , "to":237
    }
    , {
      "from":1436917232
      , "to":238
    }
    , {
      "from":241
      , "to":242
    }
    , {
      "from":242
      , "to":241
    }
    , {
      "from":242
      , "to":1437007472
    }
    , {
      "from":242
      , "to":1437100048
    }
    , {
      "from":1437140832
      , "to":242
    }
    , {
      "from":1436918000
      , "to":243
    }
    , {
      "from":246
      , "to":247
    }
    , {
      "from":247
      , "to":246
    }
    , {
      "from":247
      , "to":1437008048
    }
    , {
      "from":247
      , "to":1437100864
    }
    , {
      "from":1437141600
      , "to":247
    }
    , {
      "from":1436918768
      , "to":248
    }
    , {
      "from":251
      , "to":252
    }
    , {
      "from":252
      , "to":251
    }
    , {
      "from":252
      , "to":1437008624
    }
    , {
      "from":252
      , "to":1437101680
    }
    , {
      "from":1437142368
      , "to":252
    }
    , {
      "from":1436919536
      , "to":253
    }
    , {
      "from":256
      , "to":257
    }
    , {
      "from":257
      , "to":256
    }
    , {
      "from":257
      , "to":1437009200
    }
    , {
      "from":257
      , "to":1437067488
    }
    , {
      "from":1437143136
      , "to":257
    }
    , {
      "from":1436920304
      , "to":258
    }
    , {
      "from":261
      , "to":262
    }
    , {
      "from":262
      , "to":261
    }
    , {
      "from":262
      , "to":1437009776
    }
    , {
      "from":262
      , "to":1437068608
    }
    , {
      "from":1437143904
      , "to":262
    }
    , {
      "from":1436921072
      , "to":263
    }
    , {
      "from":266
      , "to":267
    }
    , {
      "from":267
      , "to":266
    }
    , {
      "from":267
      , "to":1437010352
    }
    , {
      "from":267
      , "to":1437069728
    }
    , {
      "from":1437144672
      , "to":267
    }
    , {
      "from":1436921840
      , "to":268
    }
    , {
      "from":271
      , "to":272
    }
    , {
      "from":272
      , "to":271
    }
    , {
      "from":272
      , "to":1437010928
    }
    , {
      "from":272
      , "to":1437070848
    }
    , {
      "from":1437145440
      , "to":272
    }
    , {
      "from":1436922608
      , "to":273
    }
    , {
      "from":276
      , "to":277
    }
    , {
      "from":277
      , "to":276
    }
    , {
      "from":277
      , "to":1437011504
    }
    , {
      "from":277
      , "to":1437071968
    }
    , {
      "from":1437146208
      , "to":277
    }
    , {
      "from":1436923376
      , "to":278
    }
    , {
      "from":281
      , "to":282
    }
    , {
      "from":282
      , "to":281
    }
    , {
      "from":282
      , "to":1437012080
    }
    , {
      "from":282
      , "to":1437073088
    }
    , {
      "from":1437146976
      , "to":282
    }
    , {
      "from":1436924144
      , "to":283
    }
    , {
      "from":286
      , "to":287
    }
    , {
      "from":287
      , "to":286
    }
    , {
      "from":287
      , "to":1437012656
    }
    , {
      "from":287
      , "to":1437074208
    }
    , {
      "from":1437147744
      , "to":287
    }
    , {
      "from":1436924912
      , "to":288
    }
    , {
      "from":291
      , "to":292
    }
    , {
      "from":292
      , "to":291
    }
    , {
      "from":292
      , "to":1437013232
    }
    , {
      "from":292
      , "to":1437075328
    }
    , {
      "from":1437148512
      , "to":292
    }
    , {
      "from":1436925680
      , "to":293
    }
    , {
      "from":296
      , "to":297
    }
    , {
      "from":297
      , "to":296
    }
    , {
      "from":297
      , "to":1437013808
    }
    , {
      "from":297
      , "to":1437076448
    }
    , {
      "from":1437149280
      , "to":297
    }
    , {
      "from":1436926448
      , "to":298
    }
    , {
      "from":301
      , "to":302
    }
    , {
      "from":302
      , "to":301
    }
    , {
      "from":302
      , "to":1437014384
    }
    , {
      "from":302
      , "to":1437077568
    }
    , {
      "from":1437150048
      , "to":302
    }
    , {
      "from":1436927216
      , "to":303
    }
    , {
      "from":306
      , "to":307
    }
    , {
      "from":307
      , "to":306
    }
    , {
      "from":307
      , "to":1437014960
    }
    , {
      "from":307
      , "to":1437078688
    }
    , {
      "from":1437150816
      , "to":307
    }
    , {
      "from":1436927984
      , "to":308
    }
    , {
      "from":311
      , "to":312
    }
    , {
      "from":312
      , "to":311
    }
    , {
      "from":312
      , "to":1437015536
    }
    , {
      "from":312
      , "to":1437079808
    }
    , {
      "from":1437151584
      , "to":312
    }
    , {
      "from":1436928752
      , "to":313
    }
    , {
      "from":316
      , "to":317
    }
    , {
      "from":317
      , "to":316
    }
    , {
      "from":317
      , "to":1437016112
    }
    , {
      "from":317
      , "to":1437080928
    }
    , {
      "from":1437152352
      , "to":317
    }
    , {
      "from":1436929520
      , "to":318
    }
    , {
      "from":321
      , "to":322
    }
    , {
      "from":322
      , "to":321
    }
    , {
      "from":322
      , "to":1437016688
    }
    , {
      "from":322
      , "to":1437082048
    }
    , {
      "from":1437153120
      , "to":322
    }
    , {
      "from":1436930288
      , "to":323
    }
    , {
      "from":327
      , "to":328
    }
    , {
      "from":328
      , "to":327
    }
    , {
      "from":328
      , "to":1437128208
    }
    , {
      "from":1437082976
      , "to":328
    }
    , {
      "from":329
      , "to":1437175136
    }
    , {
      "from":333
      , "to":334
    }
    , {
      "from":334
      , "to":1435632752
    }
    , {
      "from":334
      , "to":1437086880
    }
    , {
      "from":336
      , "to":335
    }
    , {
      "from":1435629760
      , "to":336
    }
    , {
      "from":1435631376
      , "to":336
    }
    , {
      "from":1435632192
      , "to":336
    }
    , {
      "from":340
      , "to":1435907376
    }
    , {
      "from":1435902352
      , "to":341
    }
    , {
      "from":345
      , "to":346
    }
    , {
      "from":346
      , "to":345
    }
    , {
      "from":346
      , "to":1435973472
    }
    , {
      "from":346
      , "to":1437055536
    }
    , {
      "from":1435954368
      , "to":346
    }
    , {
      "from":347
      , "to":348
    }
    , {
      "from":348
      , "to":347
    }
    , {
      "from":348
      , "to":1436787664
    }
    , {
      "from":1435948576
      , "to":348
    }
    , {
      "from":352
      , "to":1436731584
    }
    , {
      "from":1437914352
      , "to":353
    }
    , {
      "from":357
      , "to":358
    }
    , {
      "from":358
      , "to":1436520928
    }
    , {
      "from":358
      , "to":1435630720
    }
    , {
      "from":360
      , "to":359
    }
    , {
      "from":1435904720
      , "to":360
    }
    , {
      "from":1437910864
      , "to":360
    }
    , {
      "from":364
      , "to":1436905616
    }
    , {
      "from":1436664304
      , "to":365
    }
    , {
      "from":369
      , "to":1436675296
    }
    , {
      "from":1436609224
      , "to":370
    }
    , {
      "from":372
      , "to":1436676480
    }
    , {
      "from":1436609224
      , "to":373
    }
    , {
      "from":375
      , "to":1436677216
    }
    , {
      "from":1436609224
      , "to":376
    }
    , {
      "from":378
      , "to":1436677952
    }
    , {
      "from":1436609224
      , "to":379
    }
    , {
      "from":381
      , "to":1436678688
    }
    , {
      "from":1436609224
      , "to":382
    }
    , {
      "from":384
      , "to":1436679424
    }
    , {
      "from":1436609224
      , "to":385
    }
    , {
      "from":387
      , "to":1436680160
    }
    , {
      "from":1436609224
      , "to":388
    }
    , {
      "from":390
      , "to":1436680896
    }
    , {
      "from":1436609224
      , "to":391
    }
    , {
      "from":393
      , "to":1436681632
    }
    , {
      "from":1436609224
      , "to":394
    }
    , {
      "from":396
      , "to":1436682368
    }
    , {
      "from":1436609224
      , "to":397
    }
    , {
      "from":399
      , "to":1436683104
    }
    , {
      "from":1436609224
      , "to":400
    }
    , {
      "from":402
      , "to":1436683840
    }
    , {
      "from":1436609224
      , "to":403
    }
    , {
      "from":405
      , "to":1436684576
    }
    , {
      "from":1436609224
      , "to":406
    }
    , {
      "from":408
      , "to":1436685312
    }
    , {
      "from":1436609224
      , "to":409
    }
    , {
      "from":411
      , "to":1436686048
    }
    , {
      "from":1436609224
      , "to":412
    }
    , {
      "from":414
      , "to":1436686784
    }
    , {
      "from":1436609224
      , "to":415
    }
    , {
      "from":417
      , "to":1436687520
    }
    , {
      "from":1436609224
      , "to":418
    }
    , {
      "from":420
      , "to":1436688256
    }
    , {
      "from":1436609224
      , "to":421
    }
    , {
      "from":423
      , "to":1436688992
    }
    , {
      "from":1436609224
      , "to":424
    }
    , {
      "from":426
      , "to":1436689728
    }
    , {
      "from":1436609224
      , "to":427
    }
    , {
      "from":429
      , "to":1436690464
    }
    , {
      "from":1436609224
      , "to":430
    }
    , {
      "from":432
      , "to":1436691200
    }
    , {
      "from":1436609224
      , "to":433
    }
    , {
      "from":435
      , "to":1436691936
    }
    , {
      "from":1436609224
      , "to":436
    }
    , {
      "from":438
      , "to":1436692672
    }
    , {
      "from":1436609224
      , "to":439
    }
    , {
      "from":441
      , "to":1436693408
    }
    , {
      "from":1436609224
      , "to":442
    }
    , {
      "from":444
      , "to":1436694144
    }
    , {
      "from":1436609224
      , "to":445
    }
    , {
      "from":447
      , "to":1436694880
    }
    , {
      "from":1436609224
      , "to":448
    }
    , {
      "from":450
      , "to":1436695616
    }
    , {
      "from":1436609224
      , "to":451
    }
    , {
      "from":453
      , "to":1436696352
    }
    , {
      "from":1436609224
      , "to":454
    }
    , {
      "from":456
      , "to":1436697088
    }
    , {
      "from":1436609224
      , "to":457
    }
    , {
      "from":459
      , "to":1436697824
    }
    , {
      "from":1436609224
      , "to":460
    }
    , {
      "from":462
      , "to":1436698560
    }
    , {
      "from":1436609224
      , "to":463
    }
    , {
      "from":467
      , "to":1436428192
    }
    , {
      "from":1437175920
      , "to":468
    }
    , {
      "from":472
      , "to":1436468208
    }
    , {
      "from":1436862592
      , "to":473
    }
    , {
      "from":476
      , "to":1436468208
    }
    , {
      "from":1436863408
      , "to":477
    }
    , {
      "from":480
      , "to":1436468208
    }
    , {
      "from":1436864176
      , "to":481
    }
    , {
      "from":484
      , "to":1436468208
    }
    , {
      "from":1436864944
      , "to":485
    }
    , {
      "from":488
      , "to":1436468208
    }
    , {
      "from":1436865712
      , "to":489
    }
    , {
      "from":492
      , "to":1436468208
    }
    , {
      "from":1436866480
      , "to":493
    }
    , {
      "from":496
      , "to":1436468208
    }
    , {
      "from":1436867248
      , "to":497
    }
    , {
      "from":500
      , "to":1436468208
    }
    , {
      "from":1436868016
      , "to":501
    }
    , {
      "from":504
      , "to":1436468208
    }
    , {
      "from":1436868784
      , "to":505
    }
    , {
      "from":508
      , "to":1436468208
    }
    , {
      "from":1436869552
      , "to":509
    }
    , {
      "from":512
      , "to":1436468208
    }
    , {
      "from":1436870320
      , "to":513
    }
    , {
      "from":516
      , "to":1436468208
    }
    , {
      "from":1436871088
      , "to":517
    }
    , {
      "from":520
      , "to":1436468208
    }
    , {
      "from":1436871856
      , "to":521
    }
    , {
      "from":524
      , "to":1436468208
    }
    , {
      "from":1436872624
      , "to":525
    }
    , {
      "from":528
      , "to":1436468208
    }
    , {
      "from":1436873392
      , "to":529
    }
    , {
      "from":532
      , "to":1436468208
    }
    , {
      "from":1436874160
      , "to":533
    }
    , {
      "from":536
      , "to":1436468208
    }
    , {
      "from":1436874928
      , "to":537
    }
    , {
      "from":540
      , "to":1436468208
    }
    , {
      "from":1436875696
      , "to":541
    }
    , {
      "from":544
      , "to":1436468208
    }
    , {
      "from":1436876464
      , "to":545
    }
    , {
      "from":548
      , "to":1436468208
    }
    , {
      "from":1436877232
      , "to":549
    }
    , {
      "from":552
      , "to":1436468208
    }
    , {
      "from":1436878000
      , "to":553
    }
    , {
      "from":556
      , "to":1436468208
    }
    , {
      "from":1436878768
      , "to":557
    }
    , {
      "from":560
      , "to":1436468208
    }
    , {
      "from":1436879536
      , "to":561
    }
    , {
      "from":564
      , "to":1436468208
    }
    , {
      "from":1436880304
      , "to":565
    }
    , {
      "from":568
      , "to":1436468208
    }
    , {
      "from":1436881072
      , "to":569
    }
    , {
      "from":572
      , "to":1436468208
    }
    , {
      "from":1436881840
      , "to":573
    }
    , {
      "from":576
      , "to":1436468208
    }
    , {
      "from":1436882608
      , "to":577
    }
    , {
      "from":580
      , "to":1436468208
    }
    , {
      "from":1436883376
      , "to":581
    }
    , {
      "from":584
      , "to":1436468208
    }
    , {
      "from":1436884144
      , "to":585
    }
    , {
      "from":588
      , "to":1436468208
    }
    , {
      "from":1436884912
      , "to":589
    }
    , {
      "from":592
      , "to":1436468208
    }
    , {
      "from":1436885680
      , "to":593
    }
    , {
      "from":596
      , "to":1436468208
    }
    , {
      "from":1436886448
      , "to":597
    }
    , {
      "from":601
      , "to":1437393632
    }
    , {
      "from":1436514624
      , "to":602
    }
    , {
      "from":605
      , "to":1437393632
    }
    , {
      "from":1436517168
      , "to":606
    }
    , {
      "from":610
      , "to":1437392176
    }
    , {
      "from":1437886816
      , "to":611
    }
    , {
      "from":614
      , "to":1437392176
    }
    , {
      "from":1437889312
      , "to":615
    }
    , {
      "from":619
      , "to":1437330480
    }
    , {
      "from":1437266600
      , "to":620
    }
    , {
      "from":622
      , "to":1437335888
    }
    , {
      "from":1437266600
      , "to":623
    }
    , {
      "from":625
      , "to":1437341152
    }
    , {
      "from":1437266600
      , "to":626
    }
    , {
      "from":628
      , "to":1437346416
    }
    , {
      "from":1437266600
      , "to":629
    }
    , {
      "from":631
      , "to":1437351680
    }
    , {
      "from":1437266600
      , "to":632
    }
    , {
      "from":634
      , "to":1437356944
    }
    , {
      "from":1437266600
      , "to":635
    }
    , {
      "from":637
      , "to":1437362208
    }
    , {
      "from":1437266600
      , "to":638
    }
    , {
      "from":640
      , "to":1437367472
    }
    , {
      "from":1437266600
      , "to":641
    }
    , {
      "from":645
      , "to":1437835680
    }
    , {
      "from":1437335008
      , "to":646
    }
    , {
      "from":649
      , "to":1437835680
    }
    , {
      "from":1437340272
      , "to":650
    }
    , {
      "from":653
      , "to":1437835680
    }
    , {
      "from":1437345536
      , "to":654
    }
    , {
      "from":657
      , "to":1437835680
    }
    , {
      "from":1437350800
      , "to":658
    }
    , {
      "from":661
      , "to":1437835680
    }
    , {
      "from":1437356064
      , "to":662
    }
    , {
      "from":665
      , "to":1437835680
    }
    , {
      "from":1437361328
      , "to":666
    }
    , {
      "from":669
      , "to":1437835680
    }
    , {
      "from":1437366592
      , "to":670
    }
    , {
      "from":673
      , "to":1437835680
    }
    , {
      "from":1437371856
      , "to":674
    }
  ]
}
