

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_160_1'
================================================================
* Date:           Sun Oct 12 10:39:56 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32794|    32794|  0.328 ms|  0.328 ms|  32794|  32794|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_160_1  |    32792|    32792|        26|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 29 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i108"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i_15 = load i16 %i" [activation_accelerator.cpp:161]   --->   Operation 32 'load' 'i_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.10ns)   --->   "%icmp_ln160 = icmp_eq  i16 %i_15, i16 32768" [activation_accelerator.cpp:160]   --->   Operation 34 'icmp' 'icmp_ln160' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%add_ln160 = add i16 %i_15, i16 1" [activation_accelerator.cpp:160]   --->   Operation 36 'add' 'add_ln160' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %for.inc.i108.split, void %if.end70.loopexit.exitStub" [activation_accelerator.cpp:160]   --->   Operation 37 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %i_15, i32 4, i32 14" [activation_accelerator.cpp:161]   --->   Operation 38 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i11 %lshr_ln6" [activation_accelerator.cpp:161]   --->   Operation 39 'zext' 'zext_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 40 'getelementptr' 'x_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_2_addr = getelementptr i32 %x_2, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 41 'getelementptr' 'x_2_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%x_4_addr = getelementptr i32 %x_4, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 42 'getelementptr' 'x_4_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%x_6_addr = getelementptr i32 %x_6, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 43 'getelementptr' 'x_6_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_8_addr = getelementptr i32 %x_8, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 44 'getelementptr' 'x_8_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%x_10_addr = getelementptr i32 %x_10, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 45 'getelementptr' 'x_10_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%x_12_addr = getelementptr i32 %x_12, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 46 'getelementptr' 'x_12_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_14_addr = getelementptr i32 %x_14, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 47 'getelementptr' 'x_14_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%x_16_addr = getelementptr i32 %x_16, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 48 'getelementptr' 'x_16_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%x_18_addr = getelementptr i32 %x_18, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 49 'getelementptr' 'x_18_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_20_addr = getelementptr i32 %x_20, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 50 'getelementptr' 'x_20_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%x_22_addr = getelementptr i32 %x_22, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 51 'getelementptr' 'x_22_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%x_24_addr = getelementptr i32 %x_24, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 52 'getelementptr' 'x_24_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_26_addr = getelementptr i32 %x_26, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 53 'getelementptr' 'x_26_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_28_addr = getelementptr i32 %x_28, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 54 'getelementptr' 'x_28_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%x_30_addr = getelementptr i32 %x_30, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:161]   --->   Operation 55 'getelementptr' 'x_30_addr' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i16 %i_15" [activation_accelerator.cpp:161]   --->   Operation 56 'trunc' 'trunc_ln161' <Predicate = (!icmp_ln160)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:161]   --->   Operation 57 'load' 'x_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 58 [2/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:161]   --->   Operation 58 'load' 'x_2_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 59 [2/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:161]   --->   Operation 59 'load' 'x_4_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:161]   --->   Operation 60 'load' 'x_6_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 61 [2/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:161]   --->   Operation 61 'load' 'x_8_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 62 [2/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:161]   --->   Operation 62 'load' 'x_10_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 63 [2/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:161]   --->   Operation 63 'load' 'x_12_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:161]   --->   Operation 64 'load' 'x_14_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 65 [2/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:161]   --->   Operation 65 'load' 'x_16_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 66 [2/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:161]   --->   Operation 66 'load' 'x_18_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 67 [2/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:161]   --->   Operation 67 'load' 'x_20_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:161]   --->   Operation 68 'load' 'x_22_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 69 [2/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:161]   --->   Operation 69 'load' 'x_24_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 70 [2/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:161]   --->   Operation 70 'load' 'x_26_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 71 [2/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:161]   --->   Operation 71 'load' 'x_28_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 72 [2/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:161]   --->   Operation 72 'load' 'x_30_load' <Predicate = (!icmp_ln160)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_1 : Operation 73 [1/1] (0.44ns)   --->   "%switch_ln164 = switch i4 %trunc_ln161, void %arrayidx41.i105.case.15, i4 0, void %arrayidx41.i105.case.0, i4 1, void %arrayidx41.i105.case.1, i4 2, void %arrayidx41.i105.case.2, i4 3, void %arrayidx41.i105.case.3, i4 4, void %arrayidx41.i105.case.4, i4 5, void %arrayidx41.i105.case.5, i4 6, void %arrayidx41.i105.case.6, i4 7, void %arrayidx41.i105.case.7, i4 8, void %arrayidx41.i105.case.8, i4 9, void %arrayidx41.i105.case.9, i4 10, void %arrayidx41.i105.case.10, i4 11, void %arrayidx41.i105.case.11, i4 12, void %arrayidx41.i105.case.12, i4 13, void %arrayidx41.i105.case.13, i4 14, void %arrayidx41.i105.case.14" [activation_accelerator.cpp:164]   --->   Operation 73 'switch' 'switch_ln164' <Predicate = (!icmp_ln160)> <Delay = 0.44>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln160 = store i16 %add_ln160, i16 %i" [activation_accelerator.cpp:160]   --->   Operation 74 'store' 'store_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.42>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln160 = br void %for.inc.i108" [activation_accelerator.cpp:160]   --->   Operation 75 'br' 'br_ln160' <Predicate = (!icmp_ln160)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.99>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%x_load = load i11 %x_addr" [activation_accelerator.cpp:161]   --->   Operation 76 'load' 'x_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%x_2_load = load i11 %x_2_addr" [activation_accelerator.cpp:161]   --->   Operation 77 'load' 'x_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 78 [1/2] (1.23ns)   --->   "%x_4_load = load i11 %x_4_addr" [activation_accelerator.cpp:161]   --->   Operation 78 'load' 'x_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%x_6_load = load i11 %x_6_addr" [activation_accelerator.cpp:161]   --->   Operation 79 'load' 'x_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 80 [1/2] (1.23ns)   --->   "%x_8_load = load i11 %x_8_addr" [activation_accelerator.cpp:161]   --->   Operation 80 'load' 'x_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 81 [1/2] (1.23ns)   --->   "%x_10_load = load i11 %x_10_addr" [activation_accelerator.cpp:161]   --->   Operation 81 'load' 'x_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 82 [1/2] (1.23ns)   --->   "%x_12_load = load i11 %x_12_addr" [activation_accelerator.cpp:161]   --->   Operation 82 'load' 'x_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 83 [1/2] (1.23ns)   --->   "%x_14_load = load i11 %x_14_addr" [activation_accelerator.cpp:161]   --->   Operation 83 'load' 'x_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 84 [1/2] (1.23ns)   --->   "%x_16_load = load i11 %x_16_addr" [activation_accelerator.cpp:161]   --->   Operation 84 'load' 'x_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 85 [1/2] (1.23ns)   --->   "%x_18_load = load i11 %x_18_addr" [activation_accelerator.cpp:161]   --->   Operation 85 'load' 'x_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 86 [1/2] (1.23ns)   --->   "%x_20_load = load i11 %x_20_addr" [activation_accelerator.cpp:161]   --->   Operation 86 'load' 'x_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 87 [1/2] (1.23ns)   --->   "%x_22_load = load i11 %x_22_addr" [activation_accelerator.cpp:161]   --->   Operation 87 'load' 'x_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 88 [1/2] (1.23ns)   --->   "%x_24_load = load i11 %x_24_addr" [activation_accelerator.cpp:161]   --->   Operation 88 'load' 'x_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 89 [1/2] (1.23ns)   --->   "%x_26_load = load i11 %x_26_addr" [activation_accelerator.cpp:161]   --->   Operation 89 'load' 'x_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 90 [1/2] (1.23ns)   --->   "%x_28_load = load i11 %x_28_addr" [activation_accelerator.cpp:161]   --->   Operation 90 'load' 'x_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 91 [1/2] (1.23ns)   --->   "%x_30_load = load i11 %x_30_addr" [activation_accelerator.cpp:161]   --->   Operation 91 'load' 'x_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 92 [1/1] (0.48ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.16f32.i4, i32 %x_load, i32 %x_2_load, i32 %x_4_load, i32 %x_6_load, i32 %x_8_load, i32 %x_10_load, i32 %x_12_load, i32 %x_14_load, i32 %x_16_load, i32 %x_18_load, i32 %x_20_load, i32 %x_22_load, i32 %x_24_load, i32 %x_26_load, i32 %x_28_load, i32 %x_30_load, i4 %trunc_ln161" [activation_accelerator.cpp:161]   --->   Operation 92 'mux' 'tmp_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%bitcast_ln161 = bitcast i32 %tmp_3" [activation_accelerator.cpp:161]   --->   Operation 93 'bitcast' 'bitcast_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.35ns)   --->   "%xor_ln161 = xor i32 %bitcast_ln161, i32 2147483648" [activation_accelerator.cpp:161]   --->   Operation 94 'xor' 'xor_ln161' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln161_1 = bitcast i32 %xor_ln161" [activation_accelerator.cpp:161]   --->   Operation 95 'bitcast' 'bitcast_ln161_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [8/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 96 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.91>
ST_3 : Operation 97 [7/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 97 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.91>
ST_4 : Operation 98 [6/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 98 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.91>
ST_5 : Operation 99 [5/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 99 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.91>
ST_6 : Operation 100 [4/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 100 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.91>
ST_7 : Operation 101 [3/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 101 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.91>
ST_8 : Operation 102 [2/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 102 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.91>
ST_9 : Operation 103 [1/8] (4.91ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %bitcast_ln161_1" [/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17]   --->   Operation 103 'fexp' 'tmp_4' <Predicate = true> <Delay = 4.91> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 4.91> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 104 [4/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:161]   --->   Operation 104 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 105 [3/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:161]   --->   Operation 105 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 106 [2/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:161]   --->   Operation 106 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 107 [1/4] (6.43ns)   --->   "%add_i2 = fadd i32 %tmp_4, i32 1" [activation_accelerator.cpp:161]   --->   Operation 107 'fadd' 'add_i2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.05>
ST_14 : Operation 108 [9/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 108 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.05>
ST_15 : Operation 109 [8/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 109 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.05>
ST_16 : Operation 110 [7/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 110 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.05>
ST_17 : Operation 111 [6/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 111 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.05>
ST_18 : Operation 112 [5/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 112 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.05>
ST_19 : Operation 113 [4/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 113 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.05>
ST_20 : Operation 114 [3/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 114 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.05>
ST_21 : Operation 115 [2/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 115 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.05>
ST_22 : Operation 116 [1/9] (7.05ns)   --->   "%sig = fdiv i32 1, i32 %add_i2" [activation_accelerator.cpp:161]   --->   Operation 116 'fdiv' 'sig' <Predicate = true> <Delay = 7.05> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 8> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 117 [3/3] (7.01ns)   --->   "%val = fmul i32 %tmp_3, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 117 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 118 [2/3] (7.01ns)   --->   "%val = fmul i32 %tmp_3, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 118 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 119 [1/3] (7.01ns)   --->   "%val = fmul i32 %tmp_3, i32 %sig" [activation_accelerator.cpp:162]   --->   Operation 119 'fmul' 'val' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "%bitcast_ln164 = bitcast i32 %val" [activation_accelerator.cpp:164]   --->   Operation 120 'bitcast' 'bitcast_ln164' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %bitcast_ln164, i32 16, i32 31" [activation_accelerator.cpp:164]   --->   Operation 121 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 171 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 171 'ret' 'ret_ln0' <Predicate = (icmp_ln160)> <Delay = 0.00>

State 26 <SV = 25> <Delay = 1.23>
ST_26 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [activation_accelerator.cpp:160]   --->   Operation 122 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_9, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 123 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 124 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_8, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 124 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 125 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_7, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 125 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 126 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_6, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 126 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 127 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_5, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 127 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 128 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_4, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 128 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 129 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_3, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 129 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 130 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_2, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 130 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 131 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_1, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 131 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 132 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109 = getelementptr i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 132 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 133 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 134 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 135 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 136 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 137 'getelementptr' 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2 = getelementptr i16 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_15, i64 0, i64 %zext_ln161" [activation_accelerator.cpp:164]   --->   Operation 138 'getelementptr' 'activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr" [activation_accelerator.cpp:164]   --->   Operation 139 'store' 'store_ln164' <Predicate = (trunc_ln161 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 140 'br' 'br_ln164' <Predicate = (trunc_ln161 == 14)> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_13_addr" [activation_accelerator.cpp:164]   --->   Operation 141 'store' 'store_ln164' <Predicate = (trunc_ln161 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 142 'br' 'br_ln164' <Predicate = (trunc_ln161 == 13)> <Delay = 0.00>
ST_26 : Operation 143 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_12_addr" [activation_accelerator.cpp:164]   --->   Operation 143 'store' 'store_ln164' <Predicate = (trunc_ln161 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 144 'br' 'br_ln164' <Predicate = (trunc_ln161 == 12)> <Delay = 0.00>
ST_26 : Operation 145 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_11_addr" [activation_accelerator.cpp:164]   --->   Operation 145 'store' 'store_ln164' <Predicate = (trunc_ln161 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 146 'br' 'br_ln164' <Predicate = (trunc_ln161 == 11)> <Delay = 0.00>
ST_26 : Operation 147 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %p_ZZ22activation_acceleratorPtS_S_iiE4buf2_10_addr" [activation_accelerator.cpp:164]   --->   Operation 147 'store' 'store_ln164' <Predicate = (trunc_ln161 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 148 'br' 'br_ln164' <Predicate = (trunc_ln161 == 10)> <Delay = 0.00>
ST_26 : Operation 149 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_109" [activation_accelerator.cpp:164]   --->   Operation 149 'store' 'store_ln164' <Predicate = (trunc_ln161 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 150 'br' 'br_ln164' <Predicate = (trunc_ln161 == 9)> <Delay = 0.00>
ST_26 : Operation 151 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_108" [activation_accelerator.cpp:164]   --->   Operation 151 'store' 'store_ln164' <Predicate = (trunc_ln161 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 152 'br' 'br_ln164' <Predicate = (trunc_ln161 == 8)> <Delay = 0.00>
ST_26 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_107" [activation_accelerator.cpp:164]   --->   Operation 153 'store' 'store_ln164' <Predicate = (trunc_ln161 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 154 'br' 'br_ln164' <Predicate = (trunc_ln161 == 7)> <Delay = 0.00>
ST_26 : Operation 155 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_106" [activation_accelerator.cpp:164]   --->   Operation 155 'store' 'store_ln164' <Predicate = (trunc_ln161 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 156 'br' 'br_ln164' <Predicate = (trunc_ln161 == 6)> <Delay = 0.00>
ST_26 : Operation 157 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_105" [activation_accelerator.cpp:164]   --->   Operation 157 'store' 'store_ln164' <Predicate = (trunc_ln161 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 158 'br' 'br_ln164' <Predicate = (trunc_ln161 == 5)> <Delay = 0.00>
ST_26 : Operation 159 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_104" [activation_accelerator.cpp:164]   --->   Operation 159 'store' 'store_ln164' <Predicate = (trunc_ln161 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 160 'br' 'br_ln164' <Predicate = (trunc_ln161 == 4)> <Delay = 0.00>
ST_26 : Operation 161 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_103" [activation_accelerator.cpp:164]   --->   Operation 161 'store' 'store_ln164' <Predicate = (trunc_ln161 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 162 'br' 'br_ln164' <Predicate = (trunc_ln161 == 3)> <Delay = 0.00>
ST_26 : Operation 163 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_102" [activation_accelerator.cpp:164]   --->   Operation 163 'store' 'store_ln164' <Predicate = (trunc_ln161 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 164 'br' 'br_ln164' <Predicate = (trunc_ln161 == 2)> <Delay = 0.00>
ST_26 : Operation 165 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_101" [activation_accelerator.cpp:164]   --->   Operation 165 'store' 'store_ln164' <Predicate = (trunc_ln161 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 166 'br' 'br_ln164' <Predicate = (trunc_ln161 == 1)> <Delay = 0.00>
ST_26 : Operation 167 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_100" [activation_accelerator.cpp:164]   --->   Operation 167 'store' 'store_ln164' <Predicate = (trunc_ln161 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 168 'br' 'br_ln164' <Predicate = (trunc_ln161 == 0)> <Delay = 0.00>
ST_26 : Operation 169 [1/1] (1.23ns)   --->   "%store_ln164 = store i16 %trunc_ln, i11 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_int_buf2" [activation_accelerator.cpp:164]   --->   Operation 169 'store' 'store_ln164' <Predicate = (trunc_ln161 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln164 = br void %arrayidx41.i105.exit" [activation_accelerator.cpp:164]   --->   Operation 170 'br' 'br_ln164' <Predicate = (trunc_ln161 == 15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:161) on local variable 'i' [37]  (0 ns)
	'add' operation ('add_ln160', activation_accelerator.cpp:160) [41]  (0.853 ns)
	'store' operation ('store_ln160', activation_accelerator.cpp:160) of variable 'add_ln160', activation_accelerator.cpp:160 on local variable 'i' [156]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 6.99ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:161) on array 'x' [64]  (1.24 ns)
	'mux' operation ('tmp_3', activation_accelerator.cpp:161) [80]  (0.489 ns)
	'xor' operation ('xor_ln161', activation_accelerator.cpp:161) [82]  (0.351 ns)
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 3>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 4>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 5>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 6>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 7>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 8>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 9>: 4.91ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', /wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:17) [84]  (4.91 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [85]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [85]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [85]  (6.44 ns)

 <State 13>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('add_i2', activation_accelerator.cpp:161) [85]  (6.44 ns)

 <State 14>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 15>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 16>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 17>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 18>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 19>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 20>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 21>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 22>: 7.06ns
The critical path consists of the following:
	'fdiv' operation ('sig', activation_accelerator.cpp:161) [86]  (7.06 ns)

 <State 23>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [87]  (7.02 ns)

 <State 24>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [87]  (7.02 ns)

 <State 25>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('val', activation_accelerator.cpp:162) [87]  (7.02 ns)

 <State 26>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14_addr', activation_accelerator.cpp:164) [104]  (0 ns)
	'store' operation ('store_ln164', activation_accelerator.cpp:164) of variable 'trunc_ln', activation_accelerator.cpp:164 on array 'p_ZZ22activation_acceleratorPtS_S_iiE4buf2_14' [108]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
