$date
	Tue Nov  6 20:07:30 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module StoplightTest $end
$var wire 3 ! lw [2:0] $end
$var wire 3 " lp [2:0] $end
$var reg 1 # car $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module light $end
$var wire 1 # car_present $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 3 & light_pros [2:0] $end
$var reg 3 ' light_wash [2:0] $end
$var reg 4 ( next_state [3:0] $end
$var reg 4 ) state [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
0%
1$
0#
bx "
bx !
$end
#10
1%
#25
0$
#50
b10 (
b100 !
b100 '
b1 "
b1 &
b1 )
1$
#75
0$
#90
0%
#100
b11 (
b100 !
b100 '
b1 "
b1 &
b10 )
1$
#125
0$
#150
b100 !
b100 '
b1 "
b1 &
b11 )
1$
#175
0$
#200
1$
#225
0$
#250
1$
#275
0$
#300
1$
#325
0$
#350
1$
#375
0$
#400
1$
#425
0$
#450
b10 !
b10 '
b1 "
b1 &
b100 )
b101 (
1$
1#
#475
0$
#500
b110 (
b1 !
b1 '
b100 "
b100 &
b101 )
1$
#525
0$
#550
b111 (
b1 !
b1 '
b100 "
b100 &
b110 )
1$
0#
#575
0$
#600
b1000 (
b1 !
b1 '
b100 "
b100 &
b111 )
1$
#625
0$
#650
b1001 (
b1 !
b1 '
b100 "
b100 &
b1000 )
1$
#675
0$
#700
b0 (
b1 !
b1 '
b10 "
b10 &
b1001 )
1$
1#
#725
0$
#750
b1 (
b100 !
b100 '
b1 "
b1 &
b0 )
1$
#775
0$
#800
b10 (
b100 !
b100 '
b1 "
b1 &
b1 )
1$
#825
0$
#850
b11 (
b100 !
b100 '
b1 "
b1 &
b10 )
1$
#875
0$
#900
b100 !
b100 '
b1 "
b1 &
b11 )
1$
0#
#925
0$
#950
1$
#975
0$
#1000
1$
#1025
0$
#1050
1$
#1075
0$
#1100
b10 !
b10 '
b1 "
b1 &
b100 )
b101 (
1$
1#
#1125
0$
#1150
b110 (
b1 !
b1 '
b100 "
b100 &
b101 )
1$
#1175
0$
#1200
b111 (
b1 !
b1 '
b100 "
b100 &
b110 )
1$
0#
#1225
0$
#1250
b1000 (
b1 !
b1 '
b100 "
b100 &
b111 )
1$
#1275
0$
#1300
b1001 (
b1 !
b1 '
b100 "
b100 &
b1000 )
1$
#1325
0$
#1350
b0 (
b1 !
b1 '
b10 "
b10 &
b1001 )
1$
1#
#1375
0$
#1400
b1 (
b100 !
b100 '
b1 "
b1 &
b0 )
1$
0#
#1425
0$
#1440
