
---------- Begin Simulation Statistics ----------
final_tick                               581352282000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  79419                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701388                       # Number of bytes of host memory used
host_op_rate                                    79684                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7712.92                       # Real time elapsed on the host
host_tick_rate                               75373855                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612555358                       # Number of instructions simulated
sim_ops                                     614592939                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.581352                       # Number of seconds simulated
sim_ticks                                581352282000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.413851                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80020950                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            91542644                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8770727                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        125896314                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10500830                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       10736785                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          235955                       # Number of indirect misses.
system.cpu0.branchPred.lookups              160230422                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1064500                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018194                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5807587                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143206557                       # Number of branches committed
system.cpu0.commit.bw_lim_events             14720126                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058459                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51235309                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580291220                       # Number of instructions committed
system.cpu0.commit.committedOps             581310699                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1071094884                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.542726                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.280036                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    783997125     73.20%     73.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    169271729     15.80%     89.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     45519016      4.25%     93.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     40859296      3.81%     97.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9592782      0.90%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2849622      0.27%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1953512      0.18%     98.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2331676      0.22%     98.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     14720126      1.37%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1071094884                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887254                       # Number of function calls committed.
system.cpu0.commit.int_insts                561288557                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952905                       # Number of loads committed
system.cpu0.commit.membars                    2037576                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037582      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322231598     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4135822      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971091     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70916783     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581310699                       # Class of committed instruction
system.cpu0.commit.refs                     251887902                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580291220                       # Number of Instructions Simulated
system.cpu0.committedOps                    581310699                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.983806                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.983806                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            161071926                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2976441                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79051144                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             649040153                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               471549375                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                439089580                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5814975                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8441054                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3363846                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  160230422                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                116848911                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    613259728                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2338104                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           50                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     669224508                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          419                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17556360                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.139187                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         458851248                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          90521780                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.581335                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1080889702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.621699                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               616491983     57.04%     57.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               340249634     31.48%     88.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65111048      6.02%     94.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                45029691      4.17%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8014976      0.74%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3636359      0.34%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  310843      0.03%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2041282      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3886      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1080889702                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                       70295269                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5875807                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               148757391                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528416                       # Inst execution rate
system.cpu0.iew.exec_refs                   265086474                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74420384                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              130911287                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            198242385                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2025532                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2869125                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77195505                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          632528763                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            190666090                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5077431                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            608304130                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1056558                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2821194                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5814975                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4852262                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        80495                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         8144973                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30174                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7910                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2370940                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18289480                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5260508                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7910                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       864145                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5011662                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                255520610                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603197855                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.879133                       # average fanout of values written-back
system.cpu0.iew.wb_producers                224636516                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.523980                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603251838                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               743503153                       # number of integer regfile reads
system.cpu0.int_regfile_writes              384579079                       # number of integer regfile writes
system.cpu0.ipc                              0.504082                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.504082                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038498      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            338810475     55.24%     55.57% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4139896      0.67%     56.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018054      0.17%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           193777193     31.59%     88.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73597395     12.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             613381562                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1376108                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002243                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 235330     17.10%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                999796     72.65%     89.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               140980     10.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             612719119                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2309122909                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603197805                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        683753857                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 626456321                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                613381562                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6072442                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51218060                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            94080                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3013983                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29937754                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1080889702                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567478                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.799575                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          631717125     58.44%     58.44% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          320838634     29.68%     88.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          101267011      9.37%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           20690753      1.91%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5035752      0.47%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             616238      0.06%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             440650      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             199763      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              83776      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1080889702                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532826                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16795074                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2891507                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           198242385                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77195505                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    878                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1151184971                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11521437                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              142846741                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370571847                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6540794                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               478740901                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               5315073                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9997                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            782452648                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             641235735                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          411734145                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                434056416                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               6979580                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5814975                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             19349010                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                41162293                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       782452604                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         81659                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2804                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 13854695                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2760                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1688909859                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1274901289                       # The number of ROB writes
system.cpu0.timesIdled                       15089216                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  845                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.775465                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4543628                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             6158725                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           826750                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7798858                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            252948                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         408367                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          155419                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8783300                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3251                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017925                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           489902                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095651                       # Number of branches committed
system.cpu1.commit.bw_lim_events               821451                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054436                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4906557                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264138                       # Number of instructions committed
system.cpu1.commit.committedOps              33282240                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    190800207                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.174435                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.829397                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    176994527     92.76%     92.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      6932800      3.63%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2368771      1.24%     97.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1991700      1.04%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       499074      0.26%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       164621      0.09%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       945052      0.50%     99.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        82211      0.04%     99.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       821451      0.43%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    190800207                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320852                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049050                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248854                       # Number of loads committed
system.cpu1.commit.membars                    2035976                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035976      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083247     57.34%     63.45% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266779     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896100      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282240                       # Class of committed instruction
system.cpu1.commit.refs                      12162891                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264138                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282240                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.946465                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.946465                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            170553587                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               340363                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4393845                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39956126                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5878455                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 12418746                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                490078                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               623755                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2340867                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8783300                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  5162318                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    185246918                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                50997                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      40794994                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1653852                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045780                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5607888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4796576                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.212632                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         191681733                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.218140                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.665434                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               167044457     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14086820      7.35%     94.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5751246      3.00%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3432684      1.79%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  910411      0.47%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  452748      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                    3079      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           191681733                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         175838                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              522824                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7699016                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189672                       # Inst execution rate
system.cpu1.iew.exec_refs                    13001011                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2945506                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              147804917                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10319507                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018521                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           245796                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2979532                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           38181451                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10055505                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           658084                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             36390057                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1005213                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1741456                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                490078                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3844993                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        17747                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          159166                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4602                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          128                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          401                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1070653                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        65495                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           128                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        92476                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        430348                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21332170                       # num instructions consuming a value
system.cpu1.iew.wb_count                     36121584                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.865963                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 18472866                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188273                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      36131353                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                44737870                       # number of integer regfile reads
system.cpu1.int_regfile_writes               24665219                       # number of integer regfile writes
system.cpu1.ipc                              0.168167                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.168167                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036074      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21921673     59.17%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.67% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            11155202     30.11%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1935051      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              37048141                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1106868                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029876                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 213356     19.28%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                801869     72.44%     91.72% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                91641      8.28%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              36118921                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         266959238                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     36121572                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         43080736                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  35126891                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 37048141                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054560                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4899210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            74381                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           124                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2025225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    191681733                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193279                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.655557                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          169173372     88.26%     88.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           14635511      7.64%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4359610      2.27%     98.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1498498      0.78%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1426447      0.74%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             196629      0.10%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             268050      0.14%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              88245      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              35371      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      191681733                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193102                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6166497                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          529425                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10319507                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2979532                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     98                       # number of misc regfile reads
system.cpu1.numCycles                       191857571                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   970840006                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              158436337                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413629                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6604500                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7122025                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1329189                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 6220                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             48019267                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38950753                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26858823                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13051473                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               4429333                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                490078                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             12554017                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4445194                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        48019255                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27803                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               585                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 13065400                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           580                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   228167345                       # The number of ROB reads
system.cpu1.rob.rob_writes                   77261630                       # The number of ROB writes
system.cpu1.timesIdled                           2134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1939481                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                11097                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2027829                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5615419                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3536571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7050210                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        75124                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        23788                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     33023179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2208927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     66021085                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2232715                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2165790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1577498                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1936020                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              339                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            251                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1370118                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1370115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2165790                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           194                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10586115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10586115                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    327257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               327257792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              512                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3536692                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3536692    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3536692                       # Request fanout histogram
system.membus.respLayer1.occupancy        18527985529                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14305347177                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   581352282000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   581352282000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    822960285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1156870568.751422                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       168000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3161977500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   575591560000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5760722000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     99090809                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        99090809                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     99090809                       # number of overall hits
system.cpu0.icache.overall_hits::total       99090809                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     17758102                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      17758102                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     17758102                       # number of overall misses
system.cpu0.icache.overall_misses::total     17758102                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 231727337497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231727337497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 231727337497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231727337497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    116848911                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    116848911                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    116848911                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    116848911                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.151975                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.151975                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.151975                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.151975                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13049.104994                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13049.104994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13049.104994                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13049.104994                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1715                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     16743904                       # number of writebacks
system.cpu0.icache.writebacks::total         16743904                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1014164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1014164                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1014164                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1014164                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     16743938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     16743938                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     16743938                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     16743938                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 205462915499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 205462915499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 205462915499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 205462915499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.143296                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.143296                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.143296                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.143296                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12270.883677                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12270.883677                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12270.883677                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12270.883677                       # average overall mshr miss latency
system.cpu0.icache.replacements              16743904                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     99090809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       99090809                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     17758102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     17758102                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 231727337497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231727337497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    116848911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    116848911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.151975                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.151975                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13049.104994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13049.104994                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1014164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1014164                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     16743938                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     16743938                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 205462915499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 205462915499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.143296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.143296                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12270.883677                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12270.883677                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999901                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          115834504                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         16743904                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             6.918011                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999901                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        250441758                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       250441758                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    228221020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       228221020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    228221020                       # number of overall hits
system.cpu0.dcache.overall_hits::total      228221020                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     22492847                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      22492847                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     22492847                       # number of overall misses
system.cpu0.dcache.overall_misses::total     22492847                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 573667828970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 573667828970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 573667828970                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 573667828970                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    250713867                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    250713867                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    250713867                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    250713867                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.089715                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.089715                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.089715                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.089715                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 25504.456104                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25504.456104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 25504.456104                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25504.456104                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4340055                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       190139                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            93121                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2679                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.606619                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.973871                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15179959                       # number of writebacks
system.cpu0.dcache.writebacks::total         15179959                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      7706676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      7706676                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      7706676                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      7706676                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     14786171                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     14786171                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     14786171                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     14786171                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 261090255773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 261090255773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 261090255773                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 261090255773                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058976                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058976                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058976                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058976                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17657.732740                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17657.732740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17657.732740                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17657.732740                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15179959                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161471645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161471645                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18327257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18327257                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 391749875000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 391749875000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    179798902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    179798902                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.101932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.101932                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21375.259538                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21375.259538                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5229651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5229651                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     13097606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     13097606                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 200439754500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 200439754500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072846                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15303.541311                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15303.541311                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     66749375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      66749375                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      4165590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4165590                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 181917953970                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 181917953970                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70914965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70914965                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.058741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.058741                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 43671.593693                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 43671.593693                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2477025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2477025                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1688565                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1688565                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  60650501273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  60650501273                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.023811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.023811                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 35918.369309                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35918.369309                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          760                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6376500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6376500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1905                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.398950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.398950                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8390.131579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8390.131579                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          743                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1154500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008924                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 67911.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67911.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1693                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          145                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       665500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       665500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1838                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.078890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.078890                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4589.655172                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4589.655172                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          145                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       520500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       520500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.078890                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.078890                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3589.655172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3589.655172                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       611515                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         611515                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       406679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       406679                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31644296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31644296500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018194                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.399412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.399412                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77811.483996                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77811.483996                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       406679                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       406679                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31237617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31237617500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.399412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.399412                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76811.483996                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76811.483996                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965269                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          244027208                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15192613                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.062228                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965269                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998915                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998915                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        518664253                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       518664253                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            16707546                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            13984330                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1029                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              213416                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30906321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           16707546                       # number of overall hits
system.l2.overall_hits::.cpu0.data           13984330                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1029                       # number of overall hits
system.l2.overall_hits::.cpu1.data             213416                       # number of overall hits
system.l2.overall_hits::total                30906321                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             36391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1194547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1762                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            857414                       # number of demand (read+write) misses
system.l2.demand_misses::total                2090114                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            36391                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1194547                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1762                       # number of overall misses
system.l2.overall_misses::.cpu1.data           857414                       # number of overall misses
system.l2.overall_misses::total               2090114                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3066386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 113586727495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    152728499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  84907908499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     201713750993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3066386500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 113586727495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    152728499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  84907908499                       # number of overall miss cycles
system.l2.overall_miss_latency::total    201713750993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        16743937                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15178877                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            2791                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1070830                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32996435                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       16743937                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15178877                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           2791                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1070830                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32996435                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002173                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.078698                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.631315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.800700                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.063344                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002173                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.078698                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.631315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.800700                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.063344                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 84262.221428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95087.700605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86679.057321                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 99027.900756                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96508.492356                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 84262.221428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95087.700605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86679.057321                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 99027.900756                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96508.492356                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2611                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      65.275000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1249247                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1577498                       # number of writebacks
system.l2.writebacks::total                   1577498                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          56265                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21890                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               78201                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         56265                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21890                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              78201                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        36386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1138282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1721                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       835524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2011913                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        36386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1138282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1721                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       835524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1538314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3550227                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2702395501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  98288720496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    133335999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74647368500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 175771820496                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2702395501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  98288720496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    133335999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74647368500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 122441610870                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 298213431366                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.616625                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.780258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.060974                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.616625                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.780258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.107594                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74270.200104                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86348.304283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77475.885532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 89341.980003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87365.517543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74270.200104                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86348.304283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77475.885532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 89341.980003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79594.680195                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83998.412317                       # average overall mshr miss latency
system.l2.replacements                        5727241                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3710750                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3710750                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3710750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3710750                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     29212711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         29212711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     29212711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     29212711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1538314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1538314                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 122441610870                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 122441610870                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79594.680195                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79594.680195                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        90000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       120500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.921053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1956.521739                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1270.833333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1721.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           24                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       919500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       473000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1392500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.921053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19989.130435                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19708.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19892.857143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       120000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       179000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19888.888889                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1310398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            92314                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1402712                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         772774                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         653262                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1426036                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  74233584497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  64424736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  138658320497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2083172                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       745576                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2828748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.370960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.876184                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.504123                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96061.182826                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98620.057496                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97233.394176                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39852                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17379                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            57231                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       732922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       635883                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1368805                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  63828041498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  56375738000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 120203779498                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.351830                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.852875                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.483891                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87087.086345                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88657.407102                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87816.584172                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      16707546                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1029                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           16708575                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        36391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1762                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38153                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3066386500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    152728499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3219114999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     16743937                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         2791                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       16746728                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002173                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.631315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002278                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 84262.221428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86679.057321                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84373.836894                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        36386                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1721                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38107                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2702395501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    133335999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2835731500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002173                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.616625                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002275                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74270.200104                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77475.885532                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74414.976251                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     12673932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       121102                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          12795034                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       421773                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       204152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          625925                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  39353142998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  20483172499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  59836315497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     13095705                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       325254                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13420959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032207                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.627669                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.046638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93304.082997                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 100332.950444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95596.621795                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        16413                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4511                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       405360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       199641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       605001                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34460678998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  18271630500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  52732309498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.613800                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045079                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85012.529598                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 91522.435271                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87160.698078                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           28                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                28                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           14                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             254                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3915500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       681000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4596500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          268                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           282                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.895522                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.900709                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 16314.583333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 48642.857143                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18096.456693                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           53                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            7                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          187                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          194                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3680500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       135000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3815500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.697761                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.687943                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19681.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19667.525773                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999835                       # Cycle average of tags in use
system.l2.tags.total_refs                    67364741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5727329                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.761982                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.750176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.556862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.196510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.588188                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.900739                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.480472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.071201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174945                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.024815                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.248449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.296875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.703125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 533089513                       # Number of tag accesses
system.l2.tags.data_accesses                533089513                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2328640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      72905792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        110144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      53502912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     97450432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          226297920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2328640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       110144                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2438784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100959872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100959872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          36385                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1139153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         835983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1522663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3535905                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1577498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1577498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4005558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125407252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           189462                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92031826                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    167627160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             389261257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4005558                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       189462                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4195019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173663844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            173663844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173663844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4005558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125407252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          189462                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92031826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    167627160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            562925101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1553096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     36385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1104579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    820983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1518729.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003720917250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        94932                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        94932                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7692624                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1461584                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3535905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1577498                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3535905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1577498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  53508                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24402                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            164858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            161764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            176284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            361728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            243639                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            265850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            241348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            290535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            277357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           225454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           207557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           185150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           177788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           171213                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           169730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             67913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             66002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            107356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            133792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            120312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            165229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            146441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           103846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88060                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            81987                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            77027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            74180                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.86                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101831121115                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                17411985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            167126064865                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29241.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47991.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2395339                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  978709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.02                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3535905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1577498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1210451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  786602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  418665                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  333041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  275053                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  132902                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   90847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   53578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   34912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  25012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  19598                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  13394                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   6855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1233                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     58                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  78165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  99600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 100957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 101550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 110573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 102752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 101367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  98893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  97231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  96807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  97501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1661403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    193.973233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.168816                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.831250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       957109     57.61%     57.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       308927     18.59%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       147999      8.91%     85.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        85117      5.12%     90.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        35208      2.12%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        21455      1.29%     93.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12904      0.78%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10443      0.63%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        82241      4.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1661403                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        94932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.682773                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.997952                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    249.733703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        94927     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::73728-77823            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         94932                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        94932                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.359805                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.336102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.922319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80502     84.80%     84.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1534      1.62%     86.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8181      8.62%     95.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3174      3.34%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1119      1.18%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              306      0.32%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               83      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               30      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         94932                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              222873408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3424512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                99396416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               226297920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100959872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       383.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       170.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    389.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    173.66                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  581352258500                       # Total gap between requests
system.mem_ctrls.avgGap                     113691.85                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2328640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     70693056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       110144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     52542912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     97198656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     99396416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4005557.511512442958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 121601063.913945376873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 189461.714368913410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 90380503.572186887264                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 167194073.214285582304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 170974500.449281811714                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        36385                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1139153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       835983                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1522663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1577498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1196890547                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  51417620052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     61457014                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  40082271972                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  74367825280                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 13861839534783                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32895.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45136.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35710.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47946.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48840.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8787231.13                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6285370560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3340727115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         12172157760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4453223760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     45890866320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     106223123490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     133788225120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       312153694125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.944128                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 346668628930                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  19412380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 215271273070                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5577153960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2964297270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         12692156820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3653796420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     45890866320.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     175923201150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      75093422880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       321794894820                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.528222                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 193376142854                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  19412380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 368563759146                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                163                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5915542615.853659                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   28029660735.587543                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           79     96.34%     96.34% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.22%     97.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.22%     98.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 220714914500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             82                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    96277787500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 485074494500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      5158538                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5158538                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      5158538                       # number of overall hits
system.cpu1.icache.overall_hits::total        5158538                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         3780                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3780                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         3780                       # number of overall misses
system.cpu1.icache.overall_misses::total         3780                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    219670000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    219670000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    219670000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    219670000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      5162318                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5162318                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      5162318                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5162318                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000732                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000732                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000732                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000732                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 58113.756614                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58113.756614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 58113.756614                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58113.756614                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            4                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            4                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         2759                       # number of writebacks
system.cpu1.icache.writebacks::total             2759                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          989                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          989                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          989                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          989                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         2791                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2791                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         2791                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2791                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    168465000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    168465000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    168465000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    168465000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000541                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000541                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60360.085991                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60360.085991                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60360.085991                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60360.085991                       # average overall mshr miss latency
system.cpu1.icache.replacements                  2759                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      5158538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5158538                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         3780                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3780                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    219670000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    219670000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      5162318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5162318                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000732                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 58113.756614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58113.756614                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          989                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          989                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         2791                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2791                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    168465000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    168465000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000541                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60360.085991                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60360.085991                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.205907                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5091560                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2759                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1845.436752                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349144500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.205907                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975185                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975185                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         10327427                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        10327427                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9375607                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9375607                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9375607                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9375607                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2347079                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2347079                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2347079                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2347079                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 200114669584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 200114669584                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 200114669584                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 200114669584                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11722686                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11722686                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11722686                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11722686                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.200217                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.200217                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.200217                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.200217                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85261.156350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85261.156350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85261.156350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85261.156350                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1088206                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       119181                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19012                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1554                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.237850                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.693050                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1070503                       # number of writebacks
system.cpu1.dcache.writebacks::total          1070503                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1689545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1689545                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1689545                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1689545                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       657534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       657534                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       657534                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       657534                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54678991202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54678991202                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54678991202                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54678991202                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.056091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.056091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 83157.663637                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83157.663637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 83157.663637                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83157.663637                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1070503                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8396316                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8396316                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1430695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1430695                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 103726543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 103726543500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9827011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9827011                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.145588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.145588                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 72500.807999                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 72500.807999                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1104769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1104769                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       325926                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       325926                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  22562410000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  22562410000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.033166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.033166                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 69225.560403                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69225.560403                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       979291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        979291                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       916384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       916384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  96388126084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  96388126084                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895675                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.483408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.483408                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 105183.117649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 105183.117649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       584776                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       584776                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       331608                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       331608                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  32116581202                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  32116581202                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.174929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.174929                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96851.044613                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96851.044613                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          314                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          149                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6087000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6087000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.321814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.321814                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40852.348993                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40852.348993                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          106                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           43                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2998000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.092873                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.092873                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 69720.930233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69720.930233                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          327                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          109                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       596500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       596500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          436                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.250000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5472.477064                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5472.477064                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          109                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       490500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         4500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        73000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        73000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        70000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       591382                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         591382                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       426543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       426543                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35200881000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35200881000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017925                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.419032                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.419032                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 82525.984485                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 82525.984485                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       426543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       426543                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  34774338000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  34774338000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.419032                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.419032                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 81525.984485                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 81525.984485                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.207372                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11049917                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083975                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.193885                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349156000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.207372                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.912730                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.912730                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26567022                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26567022                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 581352282000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30168869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5288248                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     29286356                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4149743                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2612146                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           251                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            594                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2854220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2854220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      16746728                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13422142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          282                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          282                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     50231777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45552157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3225601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              99017876                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   2143221760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1942964992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       355200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    137044608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4223586560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8366554                       # Total snoops (count)
system.tol2bus.snoopTraffic                 102665984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41363362                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.056998                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.234306                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39029532     94.36%     94.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2310042      5.58%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  23788      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41363362                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        66007655985                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22791105549                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       25118914467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1626538627                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           4207957                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               698181284500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 341092                       # Simulator instruction rate (inst/s)
host_mem_usage                                 713848                       # Number of bytes of host memory used
host_op_rate                                   343073                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2258.18                       # Real time elapsed on the host
host_tick_rate                               51735935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   770247213                       # Number of instructions simulated
sim_ops                                     774719375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.116829                       # Number of seconds simulated
sim_ticks                                116829002500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.573525                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15439090                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            17430818                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1102784                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         21906895                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1551529                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1576987                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           25458                       # Number of indirect misses.
system.cpu0.branchPred.lookups               29991897                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7445                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          8908                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1039947                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21201498                       # Number of branches committed
system.cpu0.commit.bw_lim_events              3924696                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2652461                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       26030443                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            84622934                       # Number of instructions committed
system.cpu0.commit.committedOps              85940279                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    222842347                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.385655                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.279532                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    190117512     85.31%     85.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14782196      6.63%     91.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      7398898      3.32%     95.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3834324      1.72%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1478487      0.66%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       512238      0.23%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       573363      0.26%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       220633      0.10%     98.24% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      3924696      1.76%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    222842347                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      1799                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2363802                       # Number of function calls committed.
system.cpu0.commit.int_insts                 80716941                       # Number of committed integer instructions.
system.cpu0.commit.loads                     19329199                       # Number of loads committed
system.cpu0.commit.membars                    1977999                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1978658      2.30%      2.30% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        62335663     72.53%     74.84% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28631      0.03%     74.87% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           64618      0.08%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            64      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           258      0.00%     74.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           695      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          275      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       19337715     22.50%     97.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2193195      2.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          392      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         85940279                       # Class of committed instruction
system.cpu0.commit.refs                      21531368                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   84622934                       # Number of Instructions Simulated
system.cpu0.committedOps                     85940279                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.746445                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.746445                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            154486923                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                64759                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            14382213                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             115902880                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                18550634                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 50643068                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1040721                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               106390                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2011698                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   29991897                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 19058700                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    200422165                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               246664                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     122085974                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         8442                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2209832                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.129046                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          25196108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16990619                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.525299                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         226733044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.545333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.918407                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               147265387     64.95%     64.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                47271251     20.85%     85.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                25823908     11.39%     97.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 4121681      1.82%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  485863      0.21%     99.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  959224      0.42%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   26752      0.01%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  770901      0.34%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8077      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           226733044                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1815                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1192                       # number of floating regfile writes
system.cpu0.idleCycles                        5679216                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1114667                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25274947                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.450617                       # Inst execution rate
system.cpu0.iew.exec_refs                    26678433                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   2489245                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               10149243                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             25579420                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            782738                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           381216                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2775252                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          111850274                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             24189188                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           982194                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            104728958                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                120825                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17236061                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1040721                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17438207                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       156170                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           65544                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          321                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          549                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads         4063                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      6250221                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       573083                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           549                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       598312                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        516355                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 78681998                       # num instructions consuming a value
system.cpu0.iew.wb_count                    103224635                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.752553                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 59212368                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.444145                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     103454837                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               135418745                       # number of integer regfile reads
system.cpu0.int_regfile_writes               75973867                       # number of integer regfile writes
system.cpu0.ipc                              0.364107                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.364107                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1980416      1.87%      1.87% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             76603928     72.47%     74.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               29554      0.03%     74.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                67060      0.06%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 66      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                258      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                730      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                59      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               275      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.43% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            24536249     23.21%     97.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            2492005      2.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            468      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             105711151                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   1984                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               3923                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         1917                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2241                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     374621                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003544                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 277735     74.14%     74.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    48      0.01%     74.15% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    107      0.03%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     74.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 82052     21.90%     96.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                14634      3.91%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               29      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             104103372                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         438580635                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    103222718                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        137758528                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 108912412                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                105711151                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2937862                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25909998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            54590                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        285401                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     11118651                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    226733044                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.466236                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.983400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          166356166     73.37%     73.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           34055828     15.02%     88.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17278226      7.62%     96.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            3542242      1.56%     97.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3002515      1.32%     98.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1037499      0.46%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1100327      0.49%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             209300      0.09%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             150941      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      226733044                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.454843                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1125847                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          213257                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            25579420                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2775252                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2617                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1341                       # number of misc regfile writes
system.cpu0.numCycles                       232412260                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1245821                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               30459306                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             62418202                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                548496                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                19770808                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              12000305                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                79547                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            148916719                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             114056751                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           83886079                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 51061677                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1178897                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1040721                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             14868177                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                21467882                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1958                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       148914761                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     109532355                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            774953                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  5468088                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        774943                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   330884083                       # The number of ROB reads
system.cpu0.rob.rob_writes                  227913966                       # The number of ROB writes
system.cpu0.timesIdled                         226087                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  366                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            92.711449                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15079075                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16264523                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           981617                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         20581230                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1022389                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1029197                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            6808                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27420722                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2237                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1071                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           980961                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  18620934                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3225934                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2236381                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25813869                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            73068921                       # Number of instructions committed
system.cpu1.commit.committedOps              74186157                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    172603034                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.429808                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.320448                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    143244457     82.99%     82.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13772217      7.98%     90.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6484058      3.76%     94.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3684848      2.13%     96.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1192090      0.69%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       401621      0.23%     97.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       377320      0.22%     98.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       220489      0.13%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3225934      1.87%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    172603034                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1468770                       # Number of function calls committed.
system.cpu1.commit.int_insts                 69377305                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16302404                       # Number of loads committed
system.cpu1.commit.membars                    1676000                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1676000      2.26%      2.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        54821463     73.90%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     76.16% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       16303475     21.98%     98.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1385043      1.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         74186157                       # Class of committed instruction
system.cpu1.commit.refs                      17688518                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   73068921                       # Number of Instructions Simulated
system.cpu1.committedOps                     74186157                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.420618                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.420618                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            113721569                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  675                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13937815                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103820299                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12683834                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 47328657                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                981258                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1455                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1673853                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27420722                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 16684614                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    158254301                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               172567                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     109956062                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                1963828                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.155031                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          17152956                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          16101464                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.621670                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         176389171                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.631699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.964426                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               105170077     59.62%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                41778477     23.69%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23860327     13.53%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3548536      2.01%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  347076      0.20%     99.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  950544      0.54%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     311      0.00%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  733317      0.42%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           176389171                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         482809                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1058621                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                22498306                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.520837                       # Inst execution rate
system.cpu1.iew.exec_refs                    22342499                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1471109                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                9523320                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22532283                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            701497                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           332329                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1735975                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           99920916                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             20871390                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           888723                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             92121434                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                192076                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              8182765                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                981258                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              8455684                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        25755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads             655                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6229879                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       349861                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            23                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       561426                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        497195                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 70626551                       # num instructions consuming a value
system.cpu1.iew.wb_count                     91096910                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.744665                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 52593153                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.515044                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      91330330                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               120060626                       # number of integer regfile reads
system.cpu1.int_regfile_writes               67283909                       # number of integer regfile writes
system.cpu1.ipc                              0.413118                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.413118                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1676282      1.80%      1.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             68692092     73.85%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  98      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     75.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            21167933     22.76%     98.42% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1473656      1.58%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              93010157                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     432195                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004647                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 408086     94.42%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     94.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 24030      5.56%     99.98% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   79      0.02%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              91766070                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         362921757                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     91096910                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        125655692                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  97261173                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 93010157                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2659743                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25734759                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            80077                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        423362                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     11490953                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    176389171                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.527301                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.047618                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          124778294     70.74%     70.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           27555069     15.62%     86.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           15937335      9.04%     95.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3308215      1.88%     97.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2261640      1.28%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1119727      0.63%     99.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1116846      0.63%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             186858      0.11%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             125187      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      176389171                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.525861                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          1020551                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          171156                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22532283                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1735975                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    282                       # number of misc regfile reads
system.cpu1.numCycles                       176871980                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    56644680                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               22973372                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             53797881                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                551857                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13594269                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               5476643                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32181                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134421507                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             102049170                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75069207                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 47721129                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1132794                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                981258                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8129793                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21271326                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134421507                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      82989350                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            708528                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3789718                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        708546                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   269376164                       # The number of ROB reads
system.cpu1.rob.rob_writes                  203880795                       # The number of ROB writes
system.cpu1.timesIdled                           4489                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2237273                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                19232                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2371748                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6152344                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4093172                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8147067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       109462                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        38588                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3154875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2213401                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6309651                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2251989                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            4043021                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       353954                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3700310                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1019                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            830                       # Transaction distribution
system.membus.trans_dist::ReadExReq             47728                       # Transaction distribution
system.membus.trans_dist::ReadExResp            47728                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4043021                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           201                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12237816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12237816                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    284461248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               284461248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1466                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4092799                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4092799    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4092799                       # Request fanout histogram
system.membus.respLayer1.occupancy        21317085748                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         10383064341                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   116829002500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   116829002500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 70                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17797942.857143                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   19098967.111651                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           35    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       116000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     41580000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             35                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   116206074500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    622928000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     18751026                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        18751026                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     18751026                       # number of overall hits
system.cpu0.icache.overall_hits::total       18751026                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       307674                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        307674                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       307674                       # number of overall misses
system.cpu0.icache.overall_misses::total       307674                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7109435999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7109435999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7109435999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7109435999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     19058700                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     19058700                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     19058700                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     19058700                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23107.041866                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23107.041866                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23107.041866                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23107.041866                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1745                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               36                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.472222                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       284262                       # number of writebacks
system.cpu0.icache.writebacks::total           284262                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        23412                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        23412                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        23412                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        23412                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       284262                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       284262                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       284262                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       284262                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   6290895999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   6290895999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   6290895999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   6290895999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014915                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014915                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014915                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014915                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22130.625968                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22130.625968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22130.625968                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22130.625968                       # average overall mshr miss latency
system.cpu0.icache.replacements                284262                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     18751026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       18751026                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       307674                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       307674                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7109435999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7109435999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     19058700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     19058700                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23107.041866                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23107.041866                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        23412                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        23412                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       284262                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       284262                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   6290895999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   6290895999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014915                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22130.625968                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22130.625968                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999994                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           19035530                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           284295                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.956964                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999994                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38401663                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38401663                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     20167456                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        20167456                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     20167456                       # number of overall hits
system.cpu0.dcache.overall_hits::total       20167456                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      4300263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       4300263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      4300263                       # number of overall misses
system.cpu0.dcache.overall_misses::total      4300263                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 282214931427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 282214931427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 282214931427                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 282214931427                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     24467719                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24467719                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     24467719                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24467719                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.175753                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.175753                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.175753                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.175753                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 65627.365449                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65627.365449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 65627.365449                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65627.365449                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10536524                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        10153                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181001                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            124                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.212518                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.879032                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1781336                       # number of writebacks
system.cpu0.dcache.writebacks::total          1781336                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2525102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2525102                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2525102                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2525102                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1775161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1775161                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1775161                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1775161                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 132943649968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 132943649968                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 132943649968                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 132943649968                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.072551                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.072551                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.072551                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.072551                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 74891.038034                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 74891.038034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 74891.038034                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 74891.038034                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1781335                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     19122741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19122741                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3816246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3816246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 250733392500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 250733392500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     22938987                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     22938987                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166365                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166365                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 65701.580165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 65701.580165                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2102845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2102845                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1713401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1713401                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 129432088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 129432088500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.074694                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.074694                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 75541.037095                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 75541.037095                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1044715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1044715                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       484017                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       484017                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31481538927                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31481538927                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1528732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1528732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316613                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65042.217375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65042.217375                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       422257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       422257                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        61760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        61760                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   3511561468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   3511561468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040399                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040399                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 56858.184391                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 56858.184391                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       671542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       671542                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         7606                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         7606                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    184228000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    184228000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       679148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       679148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.011199                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.011199                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 24221.404155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 24221.404155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          795                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          795                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         6811                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         6811                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    165806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    165806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.010029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.010029                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 24343.855528                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24343.855528                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       664015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       664015                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          513                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          513                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5608500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5608500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       664528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       664528                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000772                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10932.748538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10932.748538                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          509                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          509                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      5099500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      5099500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000766                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000766                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 10018.664047                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10018.664047                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         7986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           7986                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          922                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          922                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     34607000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     34607000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         8908                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         8908                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.103502                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.103502                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 37534.707158                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 37534.707158                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          922                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          922                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     33685000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     33685000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.103502                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.103502                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 36534.707158                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 36534.707158                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.993689                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           23296316                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1782256                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.071251                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.993689                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999803                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         53422830                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        53422830                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              250194                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              452621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 474                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              217413                       # number of demand (read+write) hits
system.l2.demand_hits::total                   920702                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             250194                       # number of overall hits
system.l2.overall_hits::.cpu0.data             452621                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                474                       # number of overall hits
system.l2.overall_hits::.cpu1.data             217413                       # number of overall hits
system.l2.overall_hits::total                  920702                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             34069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1327639                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4203                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            865221                       # number of demand (read+write) misses
system.l2.demand_misses::total                2231132                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            34069                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1327639                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4203                       # number of overall misses
system.l2.overall_misses::.cpu1.data           865221                       # number of overall misses
system.l2.overall_misses::total               2231132                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2781427500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 124664140997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    356131500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  81663305978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     209465005975                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2781427500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 124664140997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    356131500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  81663305978                       # number of overall miss cycles
system.l2.overall_miss_latency::total    209465005975                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          284263                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1780260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            4677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1082634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3151834                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         284263                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1780260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           4677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1082634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3151834                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.119850                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.745756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.898653                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.799181                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.707884                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.119850                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.745756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.898653                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.799181                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.707884                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81641.007954                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 93899.125438                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84732.690935                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94384.331839                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93882.838835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81641.007954                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 93899.125438                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84732.690935                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94384.331839                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93882.838835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               5785                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       174                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.247126                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1610212                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              353953                       # number of writebacks
system.l2.writebacks::total                    353953                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          29456                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           8741                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               38300                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         29456                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          8741                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              38300                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        34058                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1298183                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       856480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2192832                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        34058                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1298183                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       856480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1911979                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4104811                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2440245000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 110065361497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    311555000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  72632148478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 185449309975                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2440245000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 110065361497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    311555000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  72632148478                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 140037588105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 325486898080                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.119812                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.729210                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.878982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.695732                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.119812                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.729210                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.878982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.302356                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71649.685830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 84784.164865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75785.696911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 84803.087612                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84570.687574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71649.685830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 84784.164865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75785.696911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 84803.087612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 73242.220812                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79294.003568                       # average overall mshr miss latency
system.l2.replacements                        6285710                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       421603                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           421603                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       421604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       421604                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      2627349                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          2627349                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      2627353                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      2627353                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000002                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1911979                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1911979                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 140037588105                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 140037588105                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 73242.220812                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 73242.220812                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              40                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              21                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   61                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           129                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            91                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                220                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       652500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       772500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          169                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          112                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.763314                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.812500                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.782918                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5058.139535                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1318.681319                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3511.363636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               3                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          126                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           217                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2694000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      1821000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4515000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.745562                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.812500                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.772242                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21380.952381                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20010.989011                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20806.451613                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          120                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              154                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       602500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       139500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       742000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          129                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            165                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.930233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5020.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  4102.941176                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4818.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          119                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          150                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2462500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       726000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      3188500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.922481                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.861111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20693.277311                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 23419.354839                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21256.666667                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26073                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            12413                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          35413                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          26708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               62121                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   3129561500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2488043000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5617604500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        61486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        39121                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100607                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.575952                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.682702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.617462                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 88373.238641                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 93157.218811                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90430.039761                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         7660                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6736                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            14396                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        27753                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        19972                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          47725                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   2450676000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   1931462500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4382138500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.451371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.510519                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.474371                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 88303.102367                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 96708.516924                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91820.607648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        250194                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             250668                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        34069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4203                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38272                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2781427500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    356131500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3137559000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       284263                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         4677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         288940                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.119850                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.898653                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.132457                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81641.007954                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84732.690935                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81980.534072                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        34058                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        38169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2440245000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    311555000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2751800000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.119812                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.878982                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.132100                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71649.685830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75785.696911                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72095.155755                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       426548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       205000                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            631548                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1292226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       838513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2130739                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 121534579497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79175262978                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 200709842475                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1718774                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1043513                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2762287                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.751830                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.803548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.771368                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94050.560426                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94423.417381                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94197.291397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        21796                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2005                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        23801                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1270430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       836508                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2106938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 107614685497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  70700685978                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 178315371475                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.739149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.801627                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.762751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 84707.292410                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 84518.840200                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84632.472087                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          270                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               270                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          203                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             203                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       265000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       265000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          473                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           473                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.429175                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.429175                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1305.418719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1305.418719                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          201                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          201                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3871000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3871000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.424947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.424947                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19258.706468                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19258.706468                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999778                       # Cycle average of tags in use
system.l2.tags.total_refs                     8061777                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6286046                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.282488                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.859932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.465284                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.236096                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.016109                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.167720                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    31.254638                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.325936                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.007270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113064                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.065121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.488354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            60                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.062500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  55899686                       # Number of tag accesses
system.l2.tags.data_accesses                 55899686                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2179712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83119424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        263104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      54815872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    121429824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          261807936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2179712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       263104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2442816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     22653056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        22653056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          34058                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1298741                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         856498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1897341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4090749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       353954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             353954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         18657285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        711462242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2252044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        469197467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1039380816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2240949853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     18657285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2252044                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20909329                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193899250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193899250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193899250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        18657285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       711462242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2252044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       469197467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1039380816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2434849104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    346320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     34058.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1283143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    852207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1890837.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000443735750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        20873                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        20873                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7453385                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             326453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4090749                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     353958                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4090749                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   353958                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  26393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7638                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            212834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            220598                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            219635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            203908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            209266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            363169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            382485                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            346764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            285864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            289589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           230079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           244658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           214806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           208295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           217057                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           215349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             18519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             18867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             21576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             22667                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             29211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             26393                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             21426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            22073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            17586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17756                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  98998158229                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                20321780000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            175204833229                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24357.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43107.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3196900                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  315020                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4090749                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               353958                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1046318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  762328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  587277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  495874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  420545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  253525                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  162279                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  112548                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   79398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   54824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  34575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  22784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  14240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   8400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4894                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  17145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  18828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  21458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  21562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  21267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  21130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  21063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       898756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    314.082060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   175.272705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   342.842614                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       399229     44.42%     44.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       141855     15.78%     60.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92144     10.25%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56624      6.30%     76.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        30450      3.39%     80.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23290      2.59%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18229      2.03%     84.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14757      1.64%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       122178     13.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       898756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        20873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     194.715326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    101.754056                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    256.022703                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          9668     46.32%     46.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         6800     32.58%     78.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2781     13.32%     92.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          289      1.38%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          148      0.71%     94.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          254      1.22%     95.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          253      1.21%     96.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023          172      0.82%     97.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          103      0.49%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          102      0.49%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           70      0.34%     98.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           90      0.43%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           46      0.22%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           43      0.21%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           26      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           17      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         20873                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        20873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.591578                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.558059                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.100872                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15302     73.31%     73.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              733      3.51%     76.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3566     17.08%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              911      4.36%     98.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              223      1.07%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               72      0.34%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               28      0.13%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.08%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                7      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         20873                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              260118784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1689152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                22164224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               261807936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22653312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2226.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2240.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        18.88                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116828889000                       # Total gap between requests
system.mem_ctrls.avgGap                      26284.95                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2179712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     82121152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       263104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     54541248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    121013568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     22164224                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 18657285.035023730248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 702917513.996577978134                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2252043.536877754144                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 466846817.424466133118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1035817865.516741037369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189715083.803784072399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        34058                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1298741                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       856498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1897341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       353958                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1033522521                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  56490997851                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    140379279                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  37254524880                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  80285408698                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2841344776496                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30345.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     43496.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34147.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     43496.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     42314.70                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8027350.07                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2882960640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1532345100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13606676580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          817175340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy       9222673200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      51893230350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1162774560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81117835770                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        694.329610                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2571622199                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3901300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 110356080301                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3534128640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1878433920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15412825260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          990594180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy       9222673200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      52081511610                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1004221920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84124388730                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        720.064256                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2165660089                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3901300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 110762042411                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                416                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    135852234.449761                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   232021487.236718                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          209    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        62500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    716744500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            209                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    88435885500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  28393117000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     16679728                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16679728                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     16679728                       # number of overall hits
system.cpu1.icache.overall_hits::total       16679728                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         4886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         4886                       # number of overall misses
system.cpu1.icache.overall_misses::total         4886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    387251500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    387251500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    387251500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    387251500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     16684614                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16684614                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     16684614                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16684614                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000293                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000293                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000293                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000293                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 79257.367990                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 79257.367990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 79257.367990                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 79257.367990                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           56                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         4677                       # number of writebacks
system.cpu1.icache.writebacks::total             4677                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          209                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          209                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          209                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         4677                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4677                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         4677                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4677                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    368987000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    368987000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    368987000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    368987000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000280                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000280                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000280                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000280                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78893.949113                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78893.949113                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78893.949113                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78893.949113                       # average overall mshr miss latency
system.cpu1.icache.replacements                  4677                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     16679728                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16679728                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         4886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    387251500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    387251500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     16684614                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16684614                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000293                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 79257.367990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 79257.367990                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          209                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         4677                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4677                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    368987000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    368987000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000280                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78893.949113                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78893.949113                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           16754174                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4709                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3557.904863                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33373905                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33373905                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17417323                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17417323                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17417323                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17417323                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3629630                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3629630                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3629630                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3629630                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 249640884493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 249640884493                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 249640884493                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 249640884493                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21046953                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21046953                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21046953                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21046953                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172454                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172454                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172454                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172454                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68778.604016                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68778.604016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68778.604016                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68778.604016                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2252405                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        17839                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            29821                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            226                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.530834                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    78.933628                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1082357                       # number of writebacks
system.cpu1.dcache.writebacks::total          1082357                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2552020                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2552020                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2552020                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2552020                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1077610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1077610                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1077610                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1077610                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  86188984998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  86188984998                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  86188984998                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  86188984998                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051200                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051200                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051200                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051200                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 79981.612084                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79981.612084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 79981.612084                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79981.612084                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1082357                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     17001265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17001265                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3219673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3219673                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 220809975500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 220809975500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20220938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20220938                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.159225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.159225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 68581.491195                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 68581.491195                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2181083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2181083                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1038590                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1038590                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  83529830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  83529830500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.051362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.051362                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80426.184057                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80426.184057                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       416058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        416058                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       409957                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       409957                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  28830908993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  28830908993                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       826015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       826015                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.496307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.496307                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 70326.665950                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 70326.665950                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       370937                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       370937                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        39020                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        39020                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2659154498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2659154498                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047239                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 68148.500718                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68148.500718                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       552979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       552979                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         6276                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         6276                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    166076000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    166076000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       559255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       559255                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.011222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.011222                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26462.077757                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26462.077757                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          125                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6151                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    150160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    150160000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010999                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010999                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 24412.290684                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 24412.290684                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       558693                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       558693                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          333                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          333                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      2363500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      2363500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       559026                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000596                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7097.597598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7097.597598                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          333                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      2031500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      2031500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6100.600601                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6100.600601                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          523                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            523                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          548                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          548                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     22894500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     22894500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1071                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1071                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.511671                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.511671                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 41778.284672                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 41778.284672                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          548                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          548                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     22346500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     22346500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.511671                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.511671                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 40778.284672                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 40778.284672                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.649857                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           19616372                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1083936                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.097353                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.649857                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.989058                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989058                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45416519                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45416519                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 116829002500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3053640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       775557                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2731028                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5931757                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          3268477                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1071                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           841                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1912                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100960                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100960                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        288940                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2764700                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          473                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          473                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       852788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      5345771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        14031                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3249782                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9462372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     36385600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    227942208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       598656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    138559424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              403485888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9558421                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22830144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         12711198                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188956                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.399153                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10347934     81.41%     81.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2324676     18.29%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  38588      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           12711198                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6307474466                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2674737928                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         426509270                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1627068820                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7065899                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
