INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.sim/sim_1/synth/func/xsim/CPU_Top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/ALU_Out_Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Out_Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Instruction_Decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/Sign_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_Top
INFO: [VRFC 10-2458] undeclared symbol branch, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:28]
INFO: [VRFC 10-2458] undeclared symbol alu_equal, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:29]
INFO: [VRFC 10-2458] undeclared symbol mem_addrmux, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:42]
INFO: [VRFC 10-2458] undeclared symbol mem_write_en, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:44]
INFO: [VRFC 10-2458] undeclared symbol id_instr_en, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:65]
INFO: [VRFC 10-2458] undeclared symbol reg_write_en, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:107]
INFO: [VRFC 10-2458] undeclared symbol reg_write_srcmux, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:108]
INFO: [VRFC 10-2458] undeclared symbol reg_write_addrmux, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:109]
WARNING: [VRFC 10-2938] 'alu_equal' is already implicitly declared on line 29 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:116]
INFO: [VRFC 10-2458] undeclared symbol alu_src_a, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:123]
INFO: [VRFC 10-2458] undeclared symbol alu_src_b, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:124]
INFO: [VRFC 10-2458] undeclared symbol alu_out_srcmux, assumed default net type wire [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:146]
WARNING: [VRFC 10-3248] data object 'pc_write' is already declared [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:154]
WARNING: [VRFC 10-3703] second declaration of 'pc_write' ignored [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:154]
WARNING: [VRFC 10-2938] 'branch' is already implicitly declared on line 28 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:155]
WARNING: [VRFC 10-2938] 'reg_write_en' is already implicitly declared on line 107 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:156]
WARNING: [VRFC 10-2938] 'reg_write_srcmux' is already implicitly declared on line 108 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:157]
WARNING: [VRFC 10-2938] 'reg_write_addrmux' is already implicitly declared on line 109 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:158]
WARNING: [VRFC 10-2938] 'mem_write_en' is already implicitly declared on line 44 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:159]
WARNING: [VRFC 10-2938] 'mem_addrmux' is already implicitly declared on line 42 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:160]
WARNING: [VRFC 10-2938] 'alu_src_a' is already implicitly declared on line 123 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:161]
WARNING: [VRFC 10-2938] 'alu_src_b' is already implicitly declared on line 124 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:162]
WARNING: [VRFC 10-2938] 'alu_out_srcmux' is already implicitly declared on line 146 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:164]
WARNING: [VRFC 10-2938] 'id_instr_en' is already implicitly declared on line 65 [D:/Vivado_Project/Multi_Cycle_Processor/Multi_Cycle_Processor.srcs/sources_1/new/CPU_Top.v:165]
