INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.srcs/sources_1/imports/1 Vivado Design Flow/lab1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.srcs/sim_1/imports/1 Vivado Design Flow/lab1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Jovy/Desktop/MyFile/Desk/Engineer/EE/vivado/projects/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
