{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603291614103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603291614108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 21 20:16:53 2020 " "Processing started: Wed Oct 21 20:16:53 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603291614108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291614108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pcie_de_gen1_x8_ast128 -c pcie_de_gen1_x8_ast128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pcie_de_gen1_x8_ast128 -c pcie_de_gen1_x8_ast128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291614108 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603291616081 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603291616081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcie_de_gen1_x8_ast128 " "Found entity 1: pcie_de_gen1_x8_ast128" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (pcie_de_gen1_x8_ast128) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (pcie_de_gen1_x8_ast128)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_h.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (pcie_de_gen1_x8_ast128) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (pcie_de_gen1_x8_ast128)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_xcvr_functions.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (pcie_de_gen1_x8_ast128) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (pcie_de_gen1_x8_ast128)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_h.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_resync.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (pcie_de_gen1_x8_ast128) " "Found design unit 1: sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (pcie_de_gen1_x8_ast128)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_dfe_cal_sweep_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_sv " "Found entity 1: alt_xcvr_reconfig_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_cif.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_uif.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_basic_acq.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_sv " "Found entity 1: alt_xcvr_reconfig_analog_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_analog_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_datactrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_datactrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl " "Found entity 1: alt_xreconf_analog_datactrl" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_datactrl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_rmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_rmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw " "Found entity 1: alt_xreconf_analog_rmw" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_rmw.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_rmw.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_sv " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_sv.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ctrl_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ctrl_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ber_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ber_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/ber_reader_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/ber_reader_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ber_reader_dcfifo " "Found entity 1: ber_reader_dcfifo" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/ber_reader_dcfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/ber_reader_dcfifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/step_to_mon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/step_to_mon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_to_mon_sv " "Found entity 1: step_to_mon_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/step_to_mon_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/step_to_mon_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/mon_to_step_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/mon_to_step_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mon_to_step_sv " "Found entity 1: mon_to_step_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/mon_to_step_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/mon_to_step_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_sv " "Found entity 1: alt_xcvr_reconfig_dfe_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_reg_sv " "Found entity 1: alt_xcvr_reconfig_dfe_reg_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_oc_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_oc_cal_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_pi_phase_sv " "Found entity 1: alt_xcvr_reconfig_dfe_pi_phase_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_step_to_mon_en_sv " "Found entity 1: alt_xcvr_reconfig_dfe_step_to_mon_en_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_ctrl_mux_sv " "Found entity 1: alt_xcvr_reconfig_dfe_ctrl_mux_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_local_reset_sv " "Found entity 1: alt_xcvr_reconfig_dfe_local_reset_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sim_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sim_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_sv " "Found entity 1: alt_xcvr_reconfig_adce_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RR_DONE rr_done alt_xcvr_reconfig_adce_datactrl_sv.sv(211) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object \"RR_DONE\" differs only in case from object \"rr_done\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631414 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OC_DELAY oc_delay alt_xcvr_reconfig_adce_datactrl_sv.sv(243) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object \"OC_DELAY\" differs only in case from object \"oc_delay\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_datactrl_sv " "Found entity 1: alt_xcvr_reconfig_adce_datactrl_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_sv " "Found entity 1: alt_xcvr_reconfig_dcd_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_sv.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal " "Found entity 1: alt_xcvr_reconfig_dcd_cal" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control " "Found entity 1: alt_xcvr_reconfig_dcd_control" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_datapath " "Found entity 1: alt_xcvr_reconfig_dcd_datapath" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_pll_reset " "Found entity 1: alt_xcvr_reconfig_dcd_pll_reset" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_eye_width " "Found entity 1: alt_xcvr_reconfig_dcd_eye_width" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_align_clk " "Found entity 1: alt_xcvr_reconfig_dcd_align_clk" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_get_sum " "Found entity 1: alt_xcvr_reconfig_dcd_get_sum" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv 0 0 " "Found 0 design units, including 0 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif " "Found entity 1: sv_xcvr_reconfig_mif" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_ctrl " "Found entity 1: sv_xcvr_reconfig_mif_ctrl" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_avmm " "Found entity 1: sv_xcvr_reconfig_mif_avmm" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll " "Found entity 1: sv_xcvr_reconfig_pll" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll_ctrl " "Found entity 1: sv_xcvr_reconfig_pll_ctrl" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_addr " "Found entity 1: sv_xrbasic_l2p_addr" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_addr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_ch " "Found entity 1: sv_xrbasic_l2p_ch" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_rom " "Found entity 1: sv_xrbasic_l2p_rom" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif_csr " "Found entity 1: sv_xrbasic_lif_csr" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif " "Found entity 1: sv_xrbasic_lif" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_basic " "Found entity 1: sv_xcvr_reconfig_basic" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_arbiter_acq.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_arbiter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_m2s.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_wait_generate.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631537 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631537 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break " "Found entity 4: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "5 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk " "Found entity 5: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "6 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk " "Found entity 6: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "7 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace " "Found entity 7: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "8 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode " "Found entity 8: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "9 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace " "Found entity 9: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "10 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "11 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "12 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "13 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo " "Found entity 13: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "14 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib " "Found entity 14: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "15 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im " "Found entity 15: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "16 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_performance_monitors " "Found entity 16: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_performance_monitors" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "17 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg " "Found entity 17: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "18 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module " "Found entity 18: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "19 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem " "Found entity 19: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "20 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci " "Found entity 20: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""} { "Info" "ISGN_ENTITY_NAME" "21 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu " "Found entity 21: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631632 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631634 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631634 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631637 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631639 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631639 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631644 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291631648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631650 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631668 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_ast_hwtcl " "Found entity 1: altpcie_sv_hip_ast_hwtcl" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_256_pipen1b " "Found entity 1: altpcie_hip_256_pipen1b" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_serdes.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_hip.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo " "Found entity 1: altpcie_scfifo" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_scfifo_ext " "Found entity 1: altpcie_sv_scfifo_ext" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631816 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_svaa_deep " "Found entity 2: altpcie_scfifo_svaa_deep" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_scfifo_ext.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo_sv " "Found entity 1: altpcie_scfifo_sv" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631820 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_deep " "Found entity 2: altpcie_scfifo_deep" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo_sv.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v 5 5 " "Found 5 design units, including 5 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_gbfifo " "Found entity 1: altpcie_sv_gbfifo" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631827 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_sv_gbfifo_neq_5_ena " "Found entity 2: altpcie_sv_gbfifo_neq_5_ena" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631827 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_sv_gbfifo_s5mlab " "Found entity 3: altpcie_sv_gbfifo_s5mlab" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631827 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_sv_gbfifo_eq_5_ena " "Found entity 4: altpcie_sv_gbfifo_eq_5_ena" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631827 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_sv_gbfifo_wys_lut " "Found entity 5: altpcie_sv_gbfifo_wys_lut" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector " "Found entity 1: altpcie_tlp_inspector" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_trigger " "Found entity 1: altpcie_tlp_inspector_trigger" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_trigger.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_trigger.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_dprio.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_dprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_dprio " "Found entity 1: altpcie_hip_eq_dprio" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_dprio.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_dprio.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v 5 5 " "Found 5 design units, including 5 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_bypass_ph3 " "Found entity 1: altpcie_hip_eq_bypass_ph3" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631848 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_hip_bitsync2 " "Found entity 2: altpcie_hip_bitsync2" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631848 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_hip_bitsync " "Found entity 3: altpcie_hip_bitsync" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631848 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_hip_vecsync2 " "Found entity 4: altpcie_hip_vecsync2" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631848 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_hip_vecsync " "Found entity 5: altpcie_hip_vecsync" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_eq_bypass_ph3.v" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_monitor " "Found entity 1: altpcie_tlp_inspector_monitor" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_cseb " "Found entity 1: altpcie_tlp_inspector_cseb" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631895 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1603291631899 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1603291631899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_merger.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_dcd.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_data_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291631991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291631991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_emsip_adapter " "Found entity 1: sv_xcvr_emsip_adapter" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_pipe_native " "Found entity 1: sv_xcvr_pipe_native" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcied_sv_hwtcl " "Found entity 1: altpcied_sv_hwtcl" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632119 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcietb_bfm_rp_vc_driver " "Found entity 2: altpcietb_bfm_rp_vc_driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 855 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_hip_rs.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_hip_rs.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_hip_rs " "Found entity 1: altpcierd_hip_rs" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_hip_rs.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_hip_rs.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_tl_cfg_sample.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_tl_cfg_sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_tl_cfg_sample " "Found entity 1: altpcierd_tl_cfg_sample" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_tl_cfg_sample.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_tl_cfg_sample.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_ast256_downstream " "Found entity 1: altpcierd_ast256_downstream" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632133 ""} { "Info" "ISGN_ENTITY_NAME" "2 onchip_256xram " "Found entity 2: onchip_256xram" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_ast256_downstream.v" 491 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_app_icm " "Found entity 1: altpcierd_cdma_app_icm" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_msi.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_msi.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_msi " "Found entity 1: altpcierd_cdma_ast_msi" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_msi.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_msi.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_rx " "Found entity 1: altpcierd_cdma_ast_rx" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_rx_128 " "Found entity 1: altpcierd_cdma_ast_rx_128" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_rx_64 " "Found entity 1: altpcierd_cdma_ast_rx_64" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_64.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_64.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_tx " "Found entity 1: altpcierd_cdma_ast_tx" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632168 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TXFIFO_ALMOST_FULL txfifo_almost_full altpcierd_cdma_ast_tx_128.v(68) " "Verilog HDL Declaration information at altpcierd_cdma_ast_tx_128.v(68): object \"TXFIFO_ALMOST_FULL\" differs only in case from object \"txfifo_almost_full\" in the same scope" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1603291632172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_tx_128 " "Found entity 1: altpcierd_cdma_ast_tx_128" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_64.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cdma_ast_tx_64 " "Found entity 1: altpcierd_cdma_ast_tx_64" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_64.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_64.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_compliance_test.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_compliance_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_compliance_test " "Found entity 1: altpcierd_compliance_test" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_compliance_test.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_compliance_test.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cpld_rx_buffer " "Found entity 1: altpcierd_cpld_rx_buffer" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cplerr_lmi.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cplerr_lmi.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_cplerr_lmi " "Found entity 1: altpcierd_cplerr_lmi" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cplerr_lmi.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cplerr_lmi.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_dma_descriptor " "Found entity 1: altpcierd_dma_descriptor" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_dma_dt " "Found entity 1: altpcierd_dma_dt" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_prg_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_prg_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_dma_prg_reg " "Found entity 1: altpcierd_dma_prg_reg" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_prg_reg.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_prg_reg.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_example_app_chaining " "Found entity 1: altpcierd_example_app_chaining" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632214 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcierd_tx_req_reg " "Found entity 2: altpcierd_tx_req_reg" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 750 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_npcred_monitor.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_npcred_monitor.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_npcred_monitor " "Found entity 1: altpcierd_npcred_monitor" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_npcred_monitor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_npcred_monitor.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_pcie_reconfig_initiator.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_pcie_reconfig_initiator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_pcie_reconfig_initiator " "Found entity 1: altpcierd_pcie_reconfig_initiator" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_pcie_reconfig_initiator.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_pcie_reconfig_initiator.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_rc_slave " "Found entity 1: altpcierd_rc_slave" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_read_dma_requester " "Found entity 1: altpcierd_read_dma_requester" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester.v" 169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_read_dma_requester_128 " "Found entity 1: altpcierd_read_dma_requester_128" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reconfig_clk_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reconfig_clk_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_reconfig_clk_pll " "Found entity 1: altpcierd_reconfig_clk_pll" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reconfig_clk_pll.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reconfig_clk_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reg_access.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reg_access.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_reg_access " "Found entity 1: altpcierd_reg_access" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reg_access.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_reg_access.v" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_rxtx_downstream_intf " "Found entity 1: altpcierd_rxtx_downstream_intf" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_write_dma_requester " "Found entity 1: altpcierd_write_dma_requester" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcierd_write_dma_requester_128 " "Found entity 1: altpcierd_write_dma_requester_128" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen1_x8 " "Found entity 1: gen1_x8" {  } { { "gen1_x8.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_sv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_sv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_ast_hwtcl " "Found entity 1: altpcie_sv_hip_ast_hwtcl" {  } { { "gen1_x8/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_hip_256_pipen1b.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_hip_256_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_256_pipen1b " "Found entity 1: altpcie_hip_256_pipen1b" {  } { { "gen1_x8/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_256_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "gen1_x8/altpcie_rs_serdes.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "gen1_x8/altpcie_rs_hip.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo " "Found entity 1: altpcie_scfifo" {  } { { "gen1_x8/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_scfifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_sv_scfifo_ext.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8/altpcie_sv_scfifo_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_scfifo_ext " "Found entity 1: altpcie_sv_scfifo_ext" {  } { { "gen1_x8/altpcie_sv_scfifo_ext.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_scfifo_ext.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632349 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_svaa_deep " "Found entity 2: altpcie_scfifo_svaa_deep" {  } { { "gen1_x8/altpcie_sv_scfifo_ext.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_scfifo_ext.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_scfifo_sv.v 2 2 " "Found 2 design units, including 2 entities, in source file gen1_x8/altpcie_scfifo_sv.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo_sv " "Found entity 1: altpcie_scfifo_sv" {  } { { "gen1_x8/altpcie_scfifo_sv.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_scfifo_sv.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632356 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_deep " "Found entity 2: altpcie_scfifo_deep" {  } { { "gen1_x8/altpcie_scfifo_sv.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_scfifo_sv.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_sv_gbfifo.v 5 5 " "Found 5 design units, including 5 entities, in source file gen1_x8/altpcie_sv_gbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_gbfifo " "Found entity 1: altpcie_sv_gbfifo" {  } { { "gen1_x8/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_gbfifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632362 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_sv_gbfifo_neq_5_ena " "Found entity 2: altpcie_sv_gbfifo_neq_5_ena" {  } { { "gen1_x8/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_gbfifo.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632362 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_sv_gbfifo_s5mlab " "Found entity 3: altpcie_sv_gbfifo_s5mlab" {  } { { "gen1_x8/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_gbfifo.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632362 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_sv_gbfifo_eq_5_ena " "Found entity 4: altpcie_sv_gbfifo_eq_5_ena" {  } { { "gen1_x8/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_gbfifo.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632362 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_sv_gbfifo_wys_lut " "Found entity 5: altpcie_sv_gbfifo_wys_lut" {  } { { "gen1_x8/altpcie_sv_gbfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_sv_gbfifo.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_tlp_inspector.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_tlp_inspector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector " "Found entity 1: altpcie_tlp_inspector" {  } { { "gen1_x8/altpcie_tlp_inspector.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_tlp_inspector.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_tlp_inspector_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_tlp_inspector_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_trigger " "Found entity 1: altpcie_tlp_inspector_trigger" {  } { { "gen1_x8/altpcie_tlp_inspector_trigger.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_tlp_inspector_trigger.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_hip_eq_dprio.v 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_hip_eq_dprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_dprio " "Found entity 1: altpcie_hip_eq_dprio" {  } { { "gen1_x8/altpcie_hip_eq_dprio.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_dprio.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_hip_eq_bypass_ph3.v 5 5 " "Found 5 design units, including 5 entities, in source file gen1_x8/altpcie_hip_eq_bypass_ph3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_bypass_ph3 " "Found entity 1: altpcie_hip_eq_bypass_ph3" {  } { { "gen1_x8/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_bypass_ph3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632388 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_hip_bitsync2 " "Found entity 2: altpcie_hip_bitsync2" {  } { { "gen1_x8/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_bypass_ph3.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632388 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_hip_bitsync " "Found entity 3: altpcie_hip_bitsync" {  } { { "gen1_x8/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_bypass_ph3.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632388 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_hip_vecsync2 " "Found entity 4: altpcie_hip_vecsync2" {  } { { "gen1_x8/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_bypass_ph3.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632388 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_hip_vecsync " "Found entity 5: altpcie_hip_vecsync" {  } { { "gen1_x8/altpcie_hip_eq_bypass_ph3.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_hip_eq_bypass_ph3.v" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_tlp_inspector_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_tlp_inspector_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_monitor " "Found entity 1: altpcie_tlp_inspector_monitor" {  } { { "gen1_x8/altpcie_tlp_inspector_monitor.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_tlp_inspector_monitor.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_tlp_inspector_cseb.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_tlp_inspector_cseb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_cseb " "Found entity 1: altpcie_tlp_inspector_cseb" {  } { { "gen1_x8/altpcie_tlp_inspector_cseb.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_tlp_inspector_cseb.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (gen1_x8) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (gen1_x8)" {  } { { "gen1_x8/alt_xcvr_reconfig_h.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "gen1_x8/altpcie_reconfig_driver.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (gen1_x8) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (gen1_x8)" {  } { { "gen1_x8/altera_xcvr_functions.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "gen1_x8/sv_pcs.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "gen1_x8/sv_pcs_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "gen1_x8/sv_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632456 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "gen1_x8/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1603291632459 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at gen1_x8/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "gen1_x8/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1603291632459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "gen1_x8/sv_reconfig_bundle_to_xcvr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "gen1_x8/sv_reconfig_bundle_to_ip.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "gen1_x8/sv_reconfig_bundle_merger.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "gen1_x8/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "gen1_x8/sv_tx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "gen1_x8/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file gen1_x8/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (gen1_x8) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (gen1_x8)" {  } { { "gen1_x8/sv_xcvr_h.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "gen1_x8/sv_xcvr_avmm_csr.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "gen1_x8/sv_xcvr_avmm_dcd.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "gen1_x8/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "gen1_x8/sv_xcvr_data_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "gen1_x8/sv_xcvr_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "gen1_x8/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "gen1_x8/alt_xcvr_resync.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "gen1_x8/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "gen1_x8/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "gen1_x8/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "gen1_x8/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "gen1_x8/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "gen1_x8/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "gen1_x8/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "gen1_x8/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "gen1_x8/sv_hssi_pipe_gen3_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "gen1_x8/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "gen1_x8/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "gen1_x8/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "gen1_x8/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_emsip_adapter " "Found entity 1: sv_xcvr_emsip_adapter" {  } { { "gen1_x8/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen1_x8/sv_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file gen1_x8/sv_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_pipe_native " "Found entity 1: sv_xcvr_pipe_native" {  } { { "gen1_x8/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8/sv_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291632624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291632624 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pcie_de_gen1_x8_ast128 " "Elaborating entity \"pcie_de_gen1_x8_ast128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603291633991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcied_sv_hwtcl altpcied_sv_hwtcl:apps " "Elaborating entity \"altpcied_sv_hwtcl\" for hierarchy \"altpcied_sv_hwtcl:apps\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "apps" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcied_sv_hwtcl.sv(412) " "Verilog HDL assignment warning at altpcied_sv_hwtcl.sv(412): truncated value with size 2 to match size of target (1)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291634425 "|pcie_de_gen1_x8_ast128|altpcied_sv_hwtcl:apps"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cpl_err_func altpcied_sv_hwtcl.sv(86) " "Output port \"cpl_err_func\" at altpcied_sv_hwtcl.sv(86) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291634435 "|pcie_de_gen1_x8_ast128|altpcied_sv_hwtcl:apps"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_tl_cfg_sample altpcied_sv_hwtcl:apps\|altpcierd_tl_cfg_sample:cfgbus " "Elaborating entity \"altpcierd_tl_cfg_sample\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_tl_cfg_sample:cfgbus\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "cfgbus" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cplerr_lmi altpcied_sv_hwtcl:apps\|altpcierd_cplerr_lmi:g_enpoint.lmi_blk " "Elaborating entity \"altpcierd_cplerr_lmi\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_cplerr_lmi:g_enpoint.lmi_blk\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "g_enpoint.lmi_blk" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_hip_rs altpcied_sv_hwtcl:apps\|altpcierd_hip_rs:rs_hip " "Elaborating entity \"altpcierd_hip_rs\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_hip_rs:rs_hip\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "rs_hip" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_example_app_chaining altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app " "Elaborating entity \"altpcierd_example_app_chaining\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" "g_chaining_dma.app" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcied_sv_hwtcl.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cpld_rx_buffer altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i " "Elaborating entity \"altpcierd_cpld_rx_buffer\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "altpcierd_cpld_rx_buffer_i" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram " "Elaborating entity \"altsyncram\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" "rx_buffer_cpl_tagram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" 352 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291634912 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291634912 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cpld_rx_buffer.v" 352 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291634912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jl32.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jl32.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jl32 " "Found entity 1: altsyncram_jl32" {  } { { "db/altsyncram_jl32.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_jl32.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291635014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291635014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jl32 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram\|altsyncram_jl32:auto_generated " "Elaborating entity \"altsyncram_jl32\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cpld_rx_buffer:altpcierd_cpld_rx_buffer_i\|altsyncram:rx_buffer_cpl_tagram\|altsyncram_jl32:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cdma_ast_msi altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i " "Elaborating entity \"altpcierd_cdma_ast_msi\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_msi:altpcierd_cdma_ast_msi_i\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "altpcierd_cdma_ast_msi_i" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_tx_req_reg altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg " "Elaborating entity \"altpcierd_tx_req_reg\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_tx_req_reg:HIPCAB_128.altpcierd_tx_req128_reg\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "HIPCAB_128.altpcierd_tx_req128_reg" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cdma_ast_tx_128 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128 " "Elaborating entity \"altpcierd_cdma_ast_tx_128\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "HIPCAB_128.altpcierd_cdma_ast_tx_i_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128 " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" "tx_data_fifo_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128 " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128 " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 56 " "Parameter \"almost_full_value\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 133 " "Parameter \"lpm_width\" = \"133\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291635551 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_tx_128.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291635551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_94h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_94h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_94h1 " "Found entity 1: scfifo_94h1" {  } { { "db/scfifo_94h1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_94h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291635657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291635657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_94h1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated " "Elaborating entity \"scfifo_94h1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_s8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_s8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_s8e1 " "Found entity 1: a_dpfifo_s8e1" {  } { { "db/a_dpfifo_s8e1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291635704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291635704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_s8e1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo " "Elaborating entity \"a_dpfifo_s8e1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\"" {  } { { "db/scfifo_94h1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_94h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_32s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_32s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_32s1 " "Found entity 1: altsyncram_32s1" {  } { { "db/altsyncram_32s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_32s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291635890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291635890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_32s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|altsyncram_32s1:FIFOram " "Elaborating entity \"altsyncram_32s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|altsyncram_32s1:FIFOram\"" {  } { { "db/a_dpfifo_s8e1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291635902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7m8 " "Found entity 1: cmpr_7m8" {  } { { "db/cmpr_7m8.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cmpr_7m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291636088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291636088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cmpr_7m8:almost_full_comparer " "Elaborating entity \"cmpr_7m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cmpr_7m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_s8e1.tdf" "almost_full_comparer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cmpr_7m8:two_comparison " "Elaborating entity \"cmpr_7m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cmpr_7m8:two_comparison\"" {  } { { "db/a_dpfifo_s8e1.tdf" "two_comparison" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i3b " "Found entity 1: cntr_i3b" {  } { { "db/cntr_i3b.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_i3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291636209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291636209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i3b altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_i3b:rd_ptr_msb " "Elaborating entity \"cntr_i3b\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_i3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_s8e1.tdf" "rd_ptr_msb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v37 " "Found entity 1: cntr_v37" {  } { { "db/cntr_v37.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_v37.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291636318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291636318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v37 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_v37:usedw_counter " "Elaborating entity \"cntr_v37\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_v37:usedw_counter\"" {  } { { "db/a_dpfifo_s8e1.tdf" "usedw_counter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_j3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_j3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_j3b " "Found entity 1: cntr_j3b" {  } { { "db/cntr_j3b.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_j3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291636425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291636425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_j3b altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_j3b:wr_ptr " "Elaborating entity \"cntr_j3b\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_tx_128:HIPCAB_128.altpcierd_cdma_ast_tx_i_128\|scfifo:tx_data_fifo_128\|scfifo_94h1:auto_generated\|a_dpfifo_s8e1:dpfifo\|cntr_j3b:wr_ptr\"" {  } { { "db/a_dpfifo_s8e1.tdf" "wr_ptr" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_s8e1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cdma_ast_rx_128 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128 " "Elaborating entity \"altpcierd_cdma_ast_rx_128\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "HIPCAB_128.altpcierd_cdma_ast_rx_i_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128 " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" "rx_data_fifo_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128 " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636866 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128 " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 156 " "Parameter \"lpm_width\" = \"156\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 128 " "Parameter \"almost_full_value\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291636866 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_ast_rx_128.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291636866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_j7h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_j7h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_j7h1 " "Found entity 1: scfifo_j7h1" {  } { { "db/scfifo_j7h1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_j7h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291636975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291636975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_j7h1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated " "Elaborating entity \"scfifo_j7h1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291636986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mae1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mae1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mae1 " "Found entity 1: a_dpfifo_mae1" {  } { { "db/a_dpfifo_mae1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mae1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo " "Elaborating entity \"a_dpfifo_mae1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\"" {  } { { "db/scfifo_j7h1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_j7h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5s1 " "Found entity 1: altsyncram_n5s1" {  } { { "db/altsyncram_n5s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_n5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|altsyncram_n5s1:FIFOram " "Elaborating entity \"altsyncram_n5s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|altsyncram_n5s1:FIFOram\"" {  } { { "db/a_dpfifo_mae1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9m8 " "Found entity 1: cmpr_9m8" {  } { { "db/cmpr_9m8.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cmpr_9m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cmpr_9m8:almost_full_comparer " "Elaborating entity \"cmpr_9m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cmpr_9m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_mae1.tdf" "almost_full_comparer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_9m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cmpr_9m8:two_comparison " "Elaborating entity \"cmpr_9m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cmpr_9m8:two_comparison\"" {  } { { "db/a_dpfifo_mae1.tdf" "two_comparison" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k3b " "Found entity 1: cntr_k3b" {  } { { "db/cntr_k3b.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_k3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k3b altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_k3b:rd_ptr_msb " "Elaborating entity \"cntr_k3b\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_k3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_mae1.tdf" "rd_ptr_msb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_147.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_147.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_147 " "Found entity 1: cntr_147" {  } { { "db/cntr_147.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_147.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_147 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_147:usedw_counter " "Elaborating entity \"cntr_147\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_147:usedw_counter\"" {  } { { "db/a_dpfifo_mae1.tdf" "usedw_counter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l3b " "Found entity 1: cntr_l3b" {  } { { "db/cntr_l3b.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_l3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291637891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291637891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_l3b altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_l3b:wr_ptr " "Elaborating entity \"cntr_l3b\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_ast_rx_128:HIPCAB_128.altpcierd_cdma_ast_rx_i_128\|scfifo:rx_data_fifo_128\|scfifo_j7h1:auto_generated\|a_dpfifo_mae1:dpfifo\|cntr_l3b:wr_ptr\"" {  } { { "db/a_dpfifo_mae1.tdf" "wr_ptr" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_mae1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_cdma_app_icm altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb " "Elaborating entity \"altpcierd_cdma_app_icm\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" "chaining_dma_arb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_example_app_chaining.v" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291637971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_dma_dt altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write " "Elaborating entity \"altpcierd_dma_dt\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "dma_write" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_dma_prg_reg altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_prg_reg:dma_prg " "Elaborating entity \"altpcierd_dma_prg_reg\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_prg_reg:dma_prg\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "dma_prg" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_dma_descriptor altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor " "Elaborating entity \"altpcierd_dma_descriptor\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "descriptor" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "addr64_add" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638413 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 521 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638430 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638430 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 521 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291638430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4lg " "Found entity 1: add_sub_4lg" {  } { { "db/add_sub_4lg.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/add_sub_4lg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291638544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291638544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4lg altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add\|add_sub_4lg:auto_generated " "Elaborating entity \"add_sub_4lg\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|lpm_add_sub:addr64_add\|add_sub_4lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "dt_scfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 747 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638849 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 141 " "Parameter \"lpm_width\" = \"141\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291638849 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_descriptor.v" 747 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291638849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8he1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8he1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8he1 " "Found entity 1: scfifo_8he1" {  } { { "db/scfifo_8he1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_8he1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291638943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291638943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8he1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated " "Elaborating entity \"scfifo_8he1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r8e1 " "Found entity 1: a_dpfifo_r8e1" {  } { { "db/a_dpfifo_r8e1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_r8e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291638986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291638986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r8e1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated\|a_dpfifo_r8e1:dpfifo " "Elaborating entity \"a_dpfifo_r8e1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated\|a_dpfifo_r8e1:dpfifo\"" {  } { { "db/scfifo_8he1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_8he1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291638998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_12s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_12s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_12s1 " "Found entity 1: altsyncram_12s1" {  } { { "db/altsyncram_12s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_12s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291639185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291639185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_12s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated\|a_dpfifo_r8e1:dpfifo\|altsyncram_12s1:FIFOram " "Elaborating entity \"altsyncram_12s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_dma_descriptor:descriptor\|scfifo:dt_scfifo\|scfifo_8he1:auto_generated\|a_dpfifo_r8e1:dpfifo\|altsyncram_12s1:FIFOram\"" {  } { { "db/a_dpfifo_r8e1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_r8e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_write_dma_requester_128 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128 " "Elaborating entity \"altpcierd_write_dma_requester_128\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "write_requester_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast " "Elaborating entity \"lpm_add_sub\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "addr64_add_eplast" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 901 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639557 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 901 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291639557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_oog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_oog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_oog " "Found entity 1: add_sub_oog" {  } { { "db/add_sub_oog.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/add_sub_oog.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291639631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291639631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_oog altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast\|add_sub_oog:auto_generated " "Elaborating entity \"add_sub_oog\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|lpm_add_sub:addr64_add_eplast\|add_sub_oog:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "write_scfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 1326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639969 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 1326 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291639980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 24 " "Parameter \"almost_full_value\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291639981 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_write_dma_requester_128.v" 1326 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291639981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_24h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_24h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_24h1 " "Found entity 1: scfifo_24h1" {  } { { "db/scfifo_24h1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_24h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_24h1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated " "Elaborating entity \"scfifo_24h1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q8e1 " "Found entity 1: a_dpfifo_q8e1" {  } { { "db/a_dpfifo_q8e1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q8e1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo " "Elaborating entity \"a_dpfifo_q8e1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\"" {  } { { "db/scfifo_24h1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_24h1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v1s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v1s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v1s1 " "Found entity 1: altsyncram_v1s1" {  } { { "db/altsyncram_v1s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_v1s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v1s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|altsyncram_v1s1:FIFOram " "Elaborating entity \"altsyncram_v1s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|altsyncram_v1s1:FIFOram\"" {  } { { "db/a_dpfifo_q8e1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6m8 " "Found entity 1: cmpr_6m8" {  } { { "db/cmpr_6m8.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cmpr_6m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cmpr_6m8:almost_full_comparer " "Elaborating entity \"cmpr_6m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cmpr_6m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_q8e1.tdf" "almost_full_comparer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cmpr_6m8:two_comparison " "Elaborating entity \"cmpr_6m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cmpr_6m8:two_comparison\"" {  } { { "db/a_dpfifo_q8e1.tdf" "two_comparison" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h3b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h3b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h3b " "Found entity 1: cntr_h3b" {  } { { "db/cntr_h3b.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_h3b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h3b altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cntr_h3b:rd_ptr_msb " "Elaborating entity \"cntr_h3b\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cntr_h3b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_q8e1.tdf" "rd_ptr_msb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u37.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u37.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u37 " "Found entity 1: cntr_u37" {  } { { "db/cntr_u37.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_u37.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291640806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291640806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u37 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cntr_u37:usedw_counter " "Elaborating entity \"cntr_u37\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_write\|altpcierd_write_dma_requester_128:write_requester_128\|scfifo:write_scfifo\|scfifo_24h1:auto_generated\|a_dpfifo_q8e1:dpfifo\|cntr_u37:usedw_counter\"" {  } { { "db/a_dpfifo_q8e1.tdf" "usedw_counter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_q8e1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram " "Elaborating entity \"altsyncram\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "ep_dpram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 691 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291640900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 16 " "Parameter \"width_byteena_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291640900 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 691 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291640900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e482.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e482.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e482 " "Found entity 1: altsyncram_e482" {  } { { "db/altsyncram_e482.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_e482.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291641035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291641035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e482 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram\|altsyncram_e482:auto_generated " "Elaborating entity \"altsyncram_e482\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altsyncram:ep_dpram\|altsyncram_e482:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291641059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_dma_dt altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read " "Elaborating entity \"altpcierd_dma_dt\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "dma_read" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291641227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_dma_descriptor altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_dma_descriptor:descriptor " "Elaborating entity \"altpcierd_dma_descriptor\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_dma_descriptor:descriptor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "descriptor" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291641287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_read_dma_requester_128 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128 " "Elaborating entity \"altpcierd_read_dma_requester_128\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" "read_requester_128" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_dma_dt.v" 738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291641733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "tag_scfifo_first_descriptor" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 1946 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 18 " "Parameter \"lpm_numwords\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642244 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 1946 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291642244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_trd1 " "Found entity 1: scfifo_trd1" {  } { { "db/scfifo_trd1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_trd1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291642323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291642323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_trd1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated " "Elaborating entity \"scfifo_trd1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gjd1 " "Found entity 1: a_dpfifo_gjd1" {  } { { "db/a_dpfifo_gjd1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_gjd1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291642362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291642362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gjd1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo " "Elaborating entity \"a_dpfifo_gjd1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo\"" {  } { { "db/scfifo_trd1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_trd1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jrr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jrr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jrr1 " "Found entity 1: altsyncram_jrr1" {  } { { "db/altsyncram_jrr1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_jrr1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291642490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291642490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jrr1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo\|altsyncram_jrr1:FIFOram " "Elaborating entity \"altsyncram_jrr1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo\|altsyncram_jrr1:FIFOram\"" {  } { { "db/a_dpfifo_gjd1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_gjd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo\|cmpr_6m8:almost_full_comparer " "Elaborating entity \"cmpr_6m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:tag_scfifo_first_descriptor\|scfifo_trd1:auto_generated\|a_dpfifo_gjd1:dpfifo\|cmpr_6m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gjd1.tdf" "almost_full_comparer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_gjd1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram " "Elaborating entity \"altsyncram\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "tag_dpram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2032 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291642882 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2032 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291642882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ua42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ua42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ua42 " "Found entity 1: altsyncram_ua42" {  } { { "db/altsyncram_ua42.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_ua42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291642977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291642977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ua42 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram\|altsyncram_ua42:auto_generated " "Elaborating entity \"altsyncram_ua42\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|altsyncram:tag_dpram\|altsyncram_ua42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291642988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "rx_data_fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2067 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 162 " "Parameter \"lpm_width\" = \"162\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291643324 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_read_dma_requester_128.v" 2067 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291643324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_bhe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_bhe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_bhe1 " "Found entity 1: scfifo_bhe1" {  } { { "db/scfifo_bhe1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_bhe1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291643410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291643410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_bhe1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated " "Elaborating entity \"scfifo_bhe1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u8e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u8e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u8e1 " "Found entity 1: a_dpfifo_u8e1" {  } { { "db/a_dpfifo_u8e1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_u8e1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291643449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291643449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u8e1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated\|a_dpfifo_u8e1:dpfifo " "Elaborating entity \"a_dpfifo_u8e1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated\|a_dpfifo_u8e1:dpfifo\"" {  } { { "db/scfifo_bhe1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_bhe1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_72s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_72s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_72s1 " "Found entity 1: altsyncram_72s1" {  } { { "db/altsyncram_72s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_72s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291643625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291643625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_72s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated\|a_dpfifo_u8e1:dpfifo\|altsyncram_72s1:FIFOram " "Elaborating entity \"altsyncram_72s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_dma_dt:dma_read\|altpcierd_read_dma_requester_128:read_requester_128\|scfifo:rx_data_fifo\|scfifo_bhe1:auto_generated\|a_dpfifo_u8e1:dpfifo\|altsyncram_72s1:FIFOram\"" {  } { { "db/a_dpfifo_u8e1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_u8e1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_rc_slave altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave " "Elaborating entity \"altpcierd_rc_slave\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" "altpcierd_rc_slave" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_cdma_app_icm.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_rxtx_downstream_intf altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf " "Elaborating entity \"altpcierd_rxtx_downstream_intf\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" "altpcierd_rxtx_mem_intf" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291643818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo " "Elaborating entity \"scfifo\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" "tx_data_fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" 702 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" 702 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 10 " "Parameter \"almost_full_value\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291644202 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rxtx_downstream_intf.v" 702 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291644202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_lqg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_lqg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_lqg1 " "Found entity 1: scfifo_lqg1" {  } { { "db/scfifo_lqg1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_lqg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_lqg1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated " "Elaborating entity \"scfifo_lqg1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_6ee1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_6ee1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_6ee1 " "Found entity 1: a_dpfifo_6ee1" {  } { { "db/a_dpfifo_6ee1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_6ee1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo " "Elaborating entity \"a_dpfifo_6ee1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\"" {  } { { "db/scfifo_lqg1.tdf" "dpfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/scfifo_lqg1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22s1 " "Found entity 1: altsyncram_22s1" {  } { { "db/altsyncram_22s1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_22s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_22s1 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|altsyncram_22s1:FIFOram " "Elaborating entity \"altsyncram_22s1\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|altsyncram_22s1:FIFOram\"" {  } { { "db/a_dpfifo_6ee1.tdf" "FIFOram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5m8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5m8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5m8 " "Found entity 1: cmpr_5m8" {  } { { "db/cmpr_5m8.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cmpr_5m8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cmpr_5m8:almost_full_comparer " "Elaborating entity \"cmpr_5m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cmpr_5m8:almost_full_comparer\"" {  } { { "db/a_dpfifo_6ee1.tdf" "almost_full_comparer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5m8 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cmpr_5m8:two_comparison " "Elaborating entity \"cmpr_5m8\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cmpr_5m8:two_comparison\"" {  } { { "db/a_dpfifo_6ee1.tdf" "two_comparison" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ihb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ihb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ihb " "Found entity 1: cntr_ihb" {  } { { "db/cntr_ihb.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_ihb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ihb altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_ihb:rd_ptr_msb " "Elaborating entity \"cntr_ihb\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_ihb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_6ee1.tdf" "rd_ptr_msb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vh7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vh7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vh7 " "Found entity 1: cntr_vh7" {  } { { "db/cntr_vh7.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_vh7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291644983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291644983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vh7 altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_vh7:usedw_counter " "Elaborating entity \"cntr_vh7\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_vh7:usedw_counter\"" {  } { { "db/a_dpfifo_6ee1.tdf" "usedw_counter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291644996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jhb " "Found entity 1: cntr_jhb" {  } { { "db/cntr_jhb.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_jhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291645099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291645099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jhb altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_jhb:wr_ptr " "Elaborating entity \"cntr_jhb\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|scfifo:tx_data_fifo\|scfifo_lqg1:auto_generated\|a_dpfifo_6ee1:dpfifo\|cntr_jhb:wr_ptr\"" {  } { { "db/a_dpfifo_6ee1.tdf" "wr_ptr" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/a_dpfifo_6ee1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291645133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcierd_reg_access altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_reg_access:altpcierd_reg_access " "Elaborating entity \"altpcierd_reg_access\" for hierarchy \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_reg_access:altpcierd_reg_access\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" "altpcierd_reg_access" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcierd_rc_slave.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291645160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_hip_ast_hwtcl altpcie_sv_hip_ast_hwtcl:dut " "Elaborating entity \"altpcie_sv_hip_ast_hwtcl\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "dut" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291645215 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1099) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1099): converting signed shift amount to unsigned" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1099 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1603291645239 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1097) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1097): converting signed shift amount to unsigned" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1097 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1603291645241 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1098) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1098): converting signed shift amount to unsigned" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1098 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1603291645241 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL Function Declaration warning at altpcie_sv_hip_ast_hwtcl.v(1061): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1603291645242 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(1061): truncated value with size 208 to match size of target (200)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291645242 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1109) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1109): converting signed shift amount to unsigned" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 1109 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1603291645287 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Stratix V Hard IP for PCI Express Intel FPGA IP 19.1 altpcie_sv_hip_ast_hwtcl.v(2383) " "Verilog HDL Display System Task info at altpcie_sv_hip_ast_hwtcl.v(2383): Stratix V Hard IP for PCI Express Intel FPGA IP 19.1" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 2383 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291645361 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2390) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2390): truncated value with size 2 to match size of target (1)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291645362 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2391) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2391): truncated value with size 2 to match size of target (1)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291645362 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2392) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2392): truncated value with size 2 to match size of target (1)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291645363 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2393) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2393): truncated value with size 2 to match size of target (1)" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603291645363 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_256_pipen1b altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b " "Elaborating entity \"altpcie_hip_256_pipen1b\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" "altpcie_hip_256_pipen1b" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291647810 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_hip_256_pipen1b.v(940) " "Verilog HDL Function Declaration warning at altpcie_hip_256_pipen1b.v(940): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 940 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1603291647829 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_hip altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_hip:g_hiprst.altpcie_rs_hip " "Elaborating entity \"altpcie_rs_hip\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_hip:g_hiprst.altpcie_rs_hip\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "g_hiprst.altpcie_rs_hip" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291655445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_pipe_native altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native " "Elaborating entity \"sv_xcvr_pipe_native\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "g_xcvr.sv_xcvr_pipe_native" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 3965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291655458 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pcie_fb_clk sv_xcvr_pipe_native.sv(452) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(452): object \"w_pll_tx_pcie_fb_clk\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291656337 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pll_fb_sw sv_xcvr_pipe_native.sv(453) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(453): object \"w_pll_tx_pll_fb_sw\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291656338 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_emsip_adapter altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst " "Elaborating entity \"sv_xcvr_emsip_adapter\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_emsip_adapter_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291657208 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] sv_xcvr_emsip_adapter.sv(104) " "Output port \"rxfreqtxcmuplllock\[4\]\" at sv_xcvr_emsip_adapter.sv(104) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[916..914\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[916..914\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[912..910\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[912..910\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[812..810\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[812..810\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[808..806\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[808..806\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[708..706\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[708..706\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657304 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[704..702\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[704..702\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[604..602\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[604..602\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[600..598\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[600..598\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[500..498\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[500..498\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[496..494\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[496..494\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[396..394\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[396..394\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[392..390\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[392..390\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[292..290\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[292..290\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[288..286\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[288..286\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[188..186\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[188..186\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[184..182\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[184..182\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657305 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[84..82\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[84..82\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[80..78\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[80..78\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[108\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[108\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[95\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[95\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[82\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[82\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[69\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[69\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[56\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[56\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291657306 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_tx_plls_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291657436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_blockselect sv_xcvr_plls.sv(131) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(131): object \"atx_avmm_blockselect\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291660106 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_readdata sv_xcvr_plls.sv(132) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(132): object \"atx_avmm_readdata\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291660106 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_blockselect sv_xcvr_plls.sv(133) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(133): object \"atx_mux_avmm_blockselect\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291660106 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_readdata sv_xcvr_plls.sv(134) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(134): object \"atx_mux_avmm_readdata\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_plls.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291660107 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" "inst_sv_xcvr_native" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291660257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_pma" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291663989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_rx_pma altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst " "Elaborating entity \"sv_rx_pma\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "rx_pma.sv_rx_pma_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291666326 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk33pcs\[4\] sv_rx_pma.sv(90) " "Output port \"clk33pcs\[4\]\" at sv_rx_pma.sv(90) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" 90 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291668896 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdlpbkp\[4\] sv_rx_pma.sv(109) " "Output port \"rdlpbkp\[4\]\" at sv_rx_pma.sv(109) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291668896 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rdlpbkn\[4\] sv_rx_pma.sv(110) " "Output port \"rdlpbkn\[4\]\" at sv_rx_pma.sv(110) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" 110 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291668897 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "refclk_to_cdr\[4\] sv_rx_pma.sv(112) " "Output port \"refclk_to_cdr\[4\]\" at sv_rx_pma.sv(112) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_rx_pma.sv" 112 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291668897 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_rx_pma:rx_pma.sv_rx_pma_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291669030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291688069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[4\].sv_tx_pma_ch_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" "tx_pma_insts\[4\].sv_tx_pma_ch_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291688100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_txelecidl sv_tx_pma_ch.sv(178) " "Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(178): object \"w_txelecidl\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291688103 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_rxdetclk sv_tx_pma_ch.sv(179) " "Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(179): object \"w_rxdetclk\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291688103 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_txdetrx sv_tx_pma_ch.sv(180) " "Verilog HDL or VHDL warning at sv_tx_pma_ch.sv(180): object \"w_txdetrx\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291688104 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "avmmreaddata_buf sv_tx_pma_ch.sv(131) " "Output port \"avmmreaddata_buf\" at sv_tx_pma_ch.sv(131) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291688110 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "dataout sv_tx_pma_ch.sv(87) " "Output port \"dataout\" at sv_tx_pma_ch.sv(87) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291688110 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxdetectvalid sv_tx_pma_ch.sv(88) " "Output port \"rxdetectvalid\" at sv_tx_pma_ch.sv(88) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 88 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291688110 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfound sv_tx_pma_ch.sv(89) " "Output port \"rxfound\" at sv_tx_pma_ch.sv(89) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291688111 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blockselect_buf sv_tx_pma_ch.sv(134) " "Output port \"blockselect_buf\" at sv_tx_pma_ch.sv(134) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_tx_pma_ch.sv" 134 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291688111 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_pma:inst_sv_pma|sv_tx_pma:tx_pma.sv_tx_pma_inst|sv_tx_pma_ch:tx_pma_insts[4].sv_tx_pma_ch_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291688151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291691155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291691633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pcs_pma_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface " "Elaborating entity \"sv_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pcs_pma_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291692201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291693094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291694452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291694692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291695145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291696428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pld_pcs_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface " "Elaborating entity \"sv_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pld_pcs_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291697143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pld_pcs_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface " "Elaborating entity \"sv_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pld_pcs_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291699014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pcs_pma_interface_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface " "Elaborating entity \"sv_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pcs_pma_interface" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291699588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[1\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291699974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291700404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291701684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[2\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291702426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291702877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291704172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[3\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291704895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291705365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291706688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[4\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291707430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291707860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291708479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291709957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[4\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291711247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[5\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291711965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291712397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291712975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291714379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[5\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291715706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[6\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291716497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291716945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[6\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291718252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[7\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291719036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291719457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[7\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291720771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" "ch\[8\].inst_sv_pcs_ch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291721553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291722017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[8\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291723319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291724031 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_ltrltd_ovr\[4\] 0 sv_xcvr_avmm.sv(179) " "Net \"rx_ltrltd_ovr\[4\]\" at sv_xcvr_avmm.sv(179) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 179 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291727623 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_ltr_val\[4\] 0 sv_xcvr_avmm.sv(180) " "Net \"rx_ltr_val\[4\]\" at sv_xcvr_avmm.sv(180) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 180 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291727623 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rx_ltd_val\[4\] 0 sv_xcvr_avmm.sv(181) " "Net \"rx_ltd_val\[4\]\" at sv_xcvr_avmm.sv(181) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 181 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291727624 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pma_eyemonitor\[24..20\] sv_xcvr_avmm.sv(81) " "Output port \"pma_eyemonitor\[24..20\]\" at sv_xcvr_avmm.sv(81) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291727626 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pma_hardoccalen\[4\] sv_xcvr_avmm.sv(82) " "Output port \"pma_hardoccalen\[4\]\" at sv_xcvr_avmm.sv(82) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 82 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291727626 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pma_adcecapture\[4\] sv_xcvr_avmm.sv(83) " "Output port \"pma_adcecapture\[4\]\" at sv_xcvr_avmm.sv(83) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291727626 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pma_adcestandby\[4\] sv_xcvr_avmm.sv(84) " "Output port \"pma_adcestandby\[4\]\" at sv_xcvr_avmm.sv(84) has no driver" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 84 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1603291727626 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_native:inst_sv_xcvr_native|sv_xcvr_avmm:inst_sv_xcvr_avmm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_avmm_csr.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tlp_inspector altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector " "Elaborating entity \"altpcie_tlp_inspector\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" "g_inspector.altpcie_tlp_inspector" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_hip_256_pipen1b.v" 5887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tlp_inspector_trigger altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_trigger:altpcie_tlp_inspector_trigger " "Elaborating entity \"altpcie_tlp_inspector_trigger\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_trigger:altpcie_tlp_inspector_trigger\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" "altpcie_tlp_inspector_trigger" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tlp_inspector_monitor altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor " "Elaborating entity \"altpcie_tlp_inspector_monitor\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" "altpcie_tlp_inspector_monitor" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728737 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_mwr_clk_eq_zero altpcie_tlp_inspector_monitor.sv(444) " "Verilog HDL or VHDL warning at altpcie_tlp_inspector_monitor.sv(444): object \"cnt_mwr_clk_eq_zero\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 444 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291728743 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt_mrd_clk_eq_zero altpcie_tlp_inspector_monitor.sv(453) " "Verilog HDL or VHDL warning at altpcie_tlp_inspector_monitor.sv(453): object \"cnt_mrd_clk_eq_zero\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291728743 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_scfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo " "Elaborating entity \"altpcie_scfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "g_blackbox_ltssm.ltssmfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728893 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full1_d altpcie_scfifo.v(94) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(94): object \"full1_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291728894 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full2_d altpcie_scfifo.v(155) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(155): object \"full2_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291728895 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full3_d altpcie_scfifo.v(215) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(215): object \"full3_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291728895 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo " "Elaborating entity \"altpcie_sv_gbfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "gb0fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_eq_5_ena altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0 " "Elaborating entity \"altpcie_sv_gbfifo_eq_5_ena\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "fg\[0\].eq0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_wys_lut altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0\|altpcie_sv_gbfifo_wys_lut:w0 " "Elaborating entity \"altpcie_sv_gbfifo_wys_lut\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0\|altpcie_sv_gbfifo_wys_lut:w0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "w0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_wys_lut altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0\|altpcie_sv_gbfifo_wys_lut:w1 " "Elaborating entity \"altpcie_sv_gbfifo_wys_lut\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_eq_5_ena:fg\[0\].eq0\|altpcie_sv_gbfifo_wys_lut:w1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "w1" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_s5mlab altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_s5mlab:sm\[0\].tc2.sm0 " "Elaborating entity \"altpcie_sv_gbfifo_s5mlab\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_s5mlab:sm\[0\].tc2.sm0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "sm\[0\].tc2.sm0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_neq_5_ena altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_neq_5_ena:eq2 " "Elaborating entity \"altpcie_sv_gbfifo_neq_5_ena\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_neq_5_ena:eq2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "eq2" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291728993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_wys_lut altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_neq_5_ena:eq2\|altpcie_sv_gbfifo_wys_lut:w1 " "Elaborating entity \"altpcie_sv_gbfifo_wys_lut\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_blackbox_ltssm.ltssmfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_neq_5_ena:eq2\|altpcie_sv_gbfifo_wys_lut:w1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "w1" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_scfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo " "Elaborating entity \"altpcie_scfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "g_bb_tlp.tlprxfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo\|altpcie_sv_gbfifo:gb0fifo " "Elaborating entity \"altpcie_sv_gbfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo\|altpcie_sv_gbfifo:gb0fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "gb0fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo_s5mlab altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_s5mlab:sm\[0\].tc2.sm0 " "Elaborating entity \"altpcie_sv_gbfifo_s5mlab\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlprxfifo\|altpcie_sv_gbfifo:gb0fifo\|altpcie_sv_gbfifo_s5mlab:sm\[0\].tc2.sm0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" "sm\[0\].tc2.sm0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_sv_gbfifo.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_scfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlpastfifo " "Elaborating entity \"altpcie_scfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlpastfifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" "g_bb_tlp.tlpastfifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_monitor.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full1_d altpcie_scfifo.v(94) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(94): object \"full1_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291729440 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_bb_tlp.tlpastfifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full2_d altpcie_scfifo.v(155) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(155): object \"full2_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291729440 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_bb_tlp.tlpastfifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "full3_d altpcie_scfifo.v(215) " "Verilog HDL or VHDL warning at altpcie_scfifo.v(215): object \"full3_d\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291729441 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor|altpcie_scfifo:g_bb_tlp.tlpastfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_gbfifo altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlpastfifo\|altpcie_sv_gbfifo:gb0fifo " "Elaborating entity \"altpcie_sv_gbfifo\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_monitor:altpcie_tlp_inspector_monitor\|altpcie_scfifo:g_bb_tlp.tlpastfifo\|altpcie_sv_gbfifo:gb0fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" "gb0fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_scfifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_tlp_inspector_cseb altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_cseb:altpcie_tlp_inspector_cseb " "Elaborating entity \"altpcie_tlp_inspector_cseb\" for hierarchy \"altpcie_sv_hip_ast_hwtcl:dut\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector\|altpcie_tlp_inspector_cseb:altpcie_tlp_inspector_cseb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" "altpcie_tlp_inspector_cseb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "requester_id altpcie_tlp_inspector_cseb.sv(404) " "Verilog HDL or VHDL warning at altpcie_tlp_inspector_cseb.sv(404): object \"requester_id\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_tlp_inspector_cseb.sv" 404 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291729779 "|pcie_de_gen1_x8_ast128|altpcie_sv_hip_ast_hwtcl:dut|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|altpcie_tlp_inspector:g_inspector.altpcie_tlp_inspector|altpcie_tlp_inspector_cseb:altpcie_tlp_inspector_cseb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig alt_xcvr_reconfig:alt_xcvr_reconfig_0 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "alt_xcvr_reconfig_0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729828 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done alt_xcvr_reconfig.sv(200) " "Verilog HDL or VHDL warning at alt_xcvr_reconfig.sv(200): object \"done\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291729835 "|pcie_de_gen1_x8_ast128|alt_xcvr_reconfig:alt_xcvr_reconfig_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_arbiter:arbiter\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_direct:direct.sc_direct\|alt_arbiter_acq:mutex_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv" "mutex_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_direct.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_soc alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc " "Elaborating entity \"alt_xcvr_reconfig_soc\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "soc.sc_soc" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291729979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "reconfig_cpu" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "cpu" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_test_bench" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_altsyncram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730373 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291730373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ean1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ean1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ean1 " "Found entity 1: altsyncram_ean1" {  } { { "db/altsyncram_ean1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_ean1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291730502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291730502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ean1 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ean1:auto_generated " "Elaborating entity \"altsyncram_ean1\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ean1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_register_bank_b" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 4097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 4593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730724 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291730736 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291730736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_break" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_xbrk" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dbrk" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_itrace" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_dtrace\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_td_mode:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291730964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_pib" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci_im" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_avalon_reg" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_altsyncram" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731219 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731243 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291731243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i0i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i0i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i0i1 " "Found entity 1: altsyncram_i0i1" {  } { { "db/altsyncram_i0i1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_i0i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291731367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291731367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i0i1 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i0i1:auto_generated " "Elaborating entity \"altsyncram_i0i1\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_ocimem\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram_module:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_i0i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_tck" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_sysclk" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731623 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291731631 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291731631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291731648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291732503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu:cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_nios2_oci\|alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper:the_alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:alt_xcvr_reconfig_cpu_reconfig_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291732734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "mm_interconnect_0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291732823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_translator" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_translator" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_ctrl_ctrl_translator" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_cpu_debug_mem_slave_translator\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_debug_mem_slave_translator" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_translator" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_agent" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_agent" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_ctrl_ctrl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_ctrl_ctrl_agent\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_ctrl_ctrl_agent" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_ctrl_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_ctrl_ctrl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_ctrl_ctrl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_ctrl_ctrl_agent_rsp_fifo\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_ctrl_ctrl_agent_rsp_fifo" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_001" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_002" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_003" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_demux" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_irq_mapper alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper " "Elaborating entity \"alt_xcvr_reconfig_cpu_irq_mapper\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "irq_mapper" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" "rst_controller" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_ram alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu_ram\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_ram_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "altsyncram_component" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733903 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291733928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_ram.hex " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291733929 ""}  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291733929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ru53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ru53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ru53 " "Found entity 1: altsyncram_ru53" {  } { { "db/altsyncram_ru53.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_ru53.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291734040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291734040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ru53 alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated " "Elaborating entity \"altsyncram_ru53\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734051 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "alt_xcvr_reconfig_cpu_ram.hex 128 10 " "Width of data items in \"alt_xcvr_reconfig_cpu_ram.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (2) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (3) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (4) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (5) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (6) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (7) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (8) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (9) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (10) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 alt_xcvr_reconfig_cpu_ram.hex " "Data at line (11) of memory initialization file \"alt_xcvr_reconfig_cpu_ram.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1603291734062 ""}  } { { "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_cpu_ram.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1603291734062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|altera_wait_generate:altera_wait_generate_inst " "Elaborating entity \"altera_wait_generate\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_soc:soc.sc_soc\|altera_wait_generate:altera_wait_generate_inst\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" "altera_wait_generate_inst" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_soc.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" "basic" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_reconfig_basic alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5 " "Elaborating entity \"sv_xcvr_reconfig_basic\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv" "s5" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/alt_xcvr_reconfig_basic.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"sv_xrbasic_lif\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif_csr alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr " "Elaborating entity \"sv_xrbasic_lif_csr\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" "lif_csr" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_rom alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch " "Elaborating entity \"sv_xrbasic_l2p_rom\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" "l2pch" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734669 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291734722 "|pcie_de_gen1_x8_ast128|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291734722 "|pcie_de_gen1_x8_ast128|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1603291734723 "|pcie_de_gen1_x8_ast128|alt_xcvr_reconfig:alt_xcvr_reconfig_0|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_addr alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"sv_xrbasic_l2p_addr\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" "l2paddr" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif_csr.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" "pif_tbus_mux" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xrbasic_lif.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_basic alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle " "Elaborating entity \"sv_reconfig_bundle_to_basic\" for hierarchy \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" "bundle" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/sv_xcvr_reconfig_basic.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_driver altpcie_reconfig_driver:pcie_reconfig_driver_0 " "Elaborating entity \"altpcie_reconfig_driver\" for hierarchy \"altpcie_reconfig_driver:pcie_reconfig_driver_0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "pcie_reconfig_driver_0" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_sync_pldclk altpcie_reconfig_driver.sv(66) " "Verilog HDL or VHDL warning at altpcie_reconfig_driver.sv(66): object \"reset_sync_pldclk\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291734876 "|pcie_de_gen1_x8_ast128|altpcie_reconfig_driver:pcie_reconfig_driver_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reconfig_busy_int altpcie_reconfig_driver.sv(69) " "Verilog HDL or VHDL warning at altpcie_reconfig_driver.sv(69): object \"reconfig_busy_int\" assigned a value but never read" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/submodules/altpcie_reconfig_driver.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603291734876 "|pcie_de_gen1_x8_ast128|altpcie_reconfig_driver:pcie_reconfig_driver_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "rst_controller" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 1308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291734887 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603291752436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.10.21.20:19:19 Progress: Loading sld3d4f31be/alt_sld_fab_wrapper_hw.tcl " "2020.10.21.20:19:19 Progress: Loading sld3d4f31be/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291759312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291765066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291765274 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291774734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291774933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291775154 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291775431 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291775438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291775439 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1603291776201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3d4f31be/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3d4f31be/alt_sld_fab.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/ip/sld3d4f31be/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291776979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291776979 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291790769 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gen1_x8 16 " "Ignored 16 assignments for entity \"gen1_x8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1603291800714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1603291800714 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 1 1603291800714 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 1 1603291800714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gen1_x8 16 " "Ignored 16 assignments for entity \"gen1_x8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1603291800808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1603291800808 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 0 1603291800808 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 0 1603291800808 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pcie_de_gen1_x8_ast128.ram0_sv_xrbasic_l2p_rom_a2c9d7fe.hdl.mif " "Parameter INIT_FILE set to db/pcie_de_gen1_x8_ast128.ram0_sv_xrbasic_l2p_rom_a2c9d7fe.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|reg_wr_addr_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|reg_wr_addr_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 34 " "Parameter WIDTH set to 34" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1603291802042 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291802042 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603291802042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291802165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"alt_xcvr_reconfig:alt_xcvr_reconfig_0\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pcie_de_gen1_x8_ast128.ram0_sv_xrbasic_l2p_rom_a2c9d7fe.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pcie_de_gen1_x8_ast128.ram0_sv_xrbasic_l2p_rom_a2c9d7fe.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802166 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291802166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ko72.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ko72.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ko72 " "Found entity 1: altsyncram_ko72" {  } { { "db/altsyncram_ko72.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_ko72.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291802269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291802269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|altshift_taps:reg_wr_addr_rtl_0 " "Elaborated megafunction instantiation \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|altshift_taps:reg_wr_addr_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291802628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|altshift_taps:reg_wr_addr_rtl_0 " "Instantiated megafunction \"altpcied_sv_hwtcl:apps\|altpcierd_example_app_chaining:g_chaining_dma.app\|altpcierd_cdma_app_icm:chaining_dma_arb\|altpcierd_rc_slave:altpcierd_rc_slave\|altpcierd_rxtx_downstream_intf:altpcierd_rxtx_mem_intf\|altshift_taps:reg_wr_addr_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 34 " "Parameter \"WIDTH\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603291802628 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603291802628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_o471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_o471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_o471 " "Found entity 1: shift_taps_o471" {  } { { "db/shift_taps_o471.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/shift_taps_o471.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291802726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291802726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tg1 " "Found entity 1: altsyncram_9tg1" {  } { { "db/altsyncram_9tg1.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/altsyncram_9tg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291802880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291802880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qif " "Found entity 1: cntr_qif" {  } { { "db/cntr_qif.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_qif.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291803038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291803038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cmpr_cac.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291803197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291803197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d2h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d2h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d2h " "Found entity 1: cntr_d2h" {  } { { "db/cntr_d2h.tdf" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/db/cntr_d2h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603291803291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291803291 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "14 " "14 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603291803942 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_sim_pipe_rate\[0\] GND " "Pin \"hip_pipe_sim_pipe_rate\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_sim_pipe_rate[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_sim_pipe_rate\[1\] GND " "Pin \"hip_pipe_sim_pipe_rate\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_sim_pipe_rate[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel0\[0\] GND " "Pin \"hip_pipe_eidleinfersel0\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel0\[1\] GND " "Pin \"hip_pipe_eidleinfersel0\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel0\[2\] GND " "Pin \"hip_pipe_eidleinfersel0\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel1\[0\] GND " "Pin \"hip_pipe_eidleinfersel1\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel1\[1\] GND " "Pin \"hip_pipe_eidleinfersel1\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel1\[2\] GND " "Pin \"hip_pipe_eidleinfersel1\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel2\[0\] GND " "Pin \"hip_pipe_eidleinfersel2\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel2\[1\] GND " "Pin \"hip_pipe_eidleinfersel2\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel2\[2\] GND " "Pin \"hip_pipe_eidleinfersel2\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel3\[0\] GND " "Pin \"hip_pipe_eidleinfersel3\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel3\[1\] GND " "Pin \"hip_pipe_eidleinfersel3\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel3\[2\] GND " "Pin \"hip_pipe_eidleinfersel3\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel4\[0\] GND " "Pin \"hip_pipe_eidleinfersel4\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel4\[1\] GND " "Pin \"hip_pipe_eidleinfersel4\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel4\[2\] GND " "Pin \"hip_pipe_eidleinfersel4\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel5\[0\] GND " "Pin \"hip_pipe_eidleinfersel5\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel5\[1\] GND " "Pin \"hip_pipe_eidleinfersel5\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel5\[2\] GND " "Pin \"hip_pipe_eidleinfersel5\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel6\[0\] GND " "Pin \"hip_pipe_eidleinfersel6\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel6\[1\] GND " "Pin \"hip_pipe_eidleinfersel6\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel6\[2\] GND " "Pin \"hip_pipe_eidleinfersel6\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel7\[0\] GND " "Pin \"hip_pipe_eidleinfersel7\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel7\[1\] GND " "Pin \"hip_pipe_eidleinfersel7\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_eidleinfersel7\[2\] GND " "Pin \"hip_pipe_eidleinfersel7\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_eidleinfersel7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown0\[0\] GND " "Pin \"hip_pipe_powerdown0\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown0\[1\] GND " "Pin \"hip_pipe_powerdown0\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown1\[0\] GND " "Pin \"hip_pipe_powerdown1\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown1\[1\] GND " "Pin \"hip_pipe_powerdown1\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown2\[0\] GND " "Pin \"hip_pipe_powerdown2\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown2\[1\] GND " "Pin \"hip_pipe_powerdown2\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown3\[0\] GND " "Pin \"hip_pipe_powerdown3\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown3\[1\] GND " "Pin \"hip_pipe_powerdown3\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown4\[0\] GND " "Pin \"hip_pipe_powerdown4\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown4\[1\] GND " "Pin \"hip_pipe_powerdown4\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown5\[0\] GND " "Pin \"hip_pipe_powerdown5\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown5\[1\] GND " "Pin \"hip_pipe_powerdown5\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown6\[0\] GND " "Pin \"hip_pipe_powerdown6\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown6\[1\] GND " "Pin \"hip_pipe_powerdown6\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown7\[0\] GND " "Pin \"hip_pipe_powerdown7\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_powerdown7\[1\] GND " "Pin \"hip_pipe_powerdown7\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_powerdown7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity0 GND " "Pin \"hip_pipe_rxpolarity0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity1 GND " "Pin \"hip_pipe_rxpolarity1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity2 GND " "Pin \"hip_pipe_rxpolarity2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity3 GND " "Pin \"hip_pipe_rxpolarity3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity4 GND " "Pin \"hip_pipe_rxpolarity4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity5 GND " "Pin \"hip_pipe_rxpolarity5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity6 GND " "Pin \"hip_pipe_rxpolarity6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_rxpolarity7 GND " "Pin \"hip_pipe_rxpolarity7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_rxpolarity7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl0 GND " "Pin \"hip_pipe_txcompl0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl1 GND " "Pin \"hip_pipe_txcompl1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl2 GND " "Pin \"hip_pipe_txcompl2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl3 GND " "Pin \"hip_pipe_txcompl3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl4 GND " "Pin \"hip_pipe_txcompl4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl5 GND " "Pin \"hip_pipe_txcompl5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl6 GND " "Pin \"hip_pipe_txcompl6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txcompl7 GND " "Pin \"hip_pipe_txcompl7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txcompl7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[0\] GND " "Pin \"hip_pipe_txdata0\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[1\] GND " "Pin \"hip_pipe_txdata0\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[2\] GND " "Pin \"hip_pipe_txdata0\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[3\] GND " "Pin \"hip_pipe_txdata0\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[4\] GND " "Pin \"hip_pipe_txdata0\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[5\] GND " "Pin \"hip_pipe_txdata0\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[6\] GND " "Pin \"hip_pipe_txdata0\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata0\[7\] GND " "Pin \"hip_pipe_txdata0\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[0\] GND " "Pin \"hip_pipe_txdata1\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[1\] GND " "Pin \"hip_pipe_txdata1\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[2\] GND " "Pin \"hip_pipe_txdata1\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[3\] GND " "Pin \"hip_pipe_txdata1\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[4\] GND " "Pin \"hip_pipe_txdata1\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[5\] GND " "Pin \"hip_pipe_txdata1\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[6\] GND " "Pin \"hip_pipe_txdata1\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata1\[7\] GND " "Pin \"hip_pipe_txdata1\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[0\] GND " "Pin \"hip_pipe_txdata2\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[1\] GND " "Pin \"hip_pipe_txdata2\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[2\] GND " "Pin \"hip_pipe_txdata2\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[3\] GND " "Pin \"hip_pipe_txdata2\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[4\] GND " "Pin \"hip_pipe_txdata2\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[5\] GND " "Pin \"hip_pipe_txdata2\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[6\] GND " "Pin \"hip_pipe_txdata2\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata2\[7\] GND " "Pin \"hip_pipe_txdata2\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[0\] GND " "Pin \"hip_pipe_txdata3\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[1\] GND " "Pin \"hip_pipe_txdata3\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[2\] GND " "Pin \"hip_pipe_txdata3\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[3\] GND " "Pin \"hip_pipe_txdata3\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[4\] GND " "Pin \"hip_pipe_txdata3\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[5\] GND " "Pin \"hip_pipe_txdata3\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[6\] GND " "Pin \"hip_pipe_txdata3\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata3\[7\] GND " "Pin \"hip_pipe_txdata3\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[0\] GND " "Pin \"hip_pipe_txdata4\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[1\] GND " "Pin \"hip_pipe_txdata4\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[2\] GND " "Pin \"hip_pipe_txdata4\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[3\] GND " "Pin \"hip_pipe_txdata4\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[4\] GND " "Pin \"hip_pipe_txdata4\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[5\] GND " "Pin \"hip_pipe_txdata4\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[6\] GND " "Pin \"hip_pipe_txdata4\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata4\[7\] GND " "Pin \"hip_pipe_txdata4\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[0\] GND " "Pin \"hip_pipe_txdata5\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[1\] GND " "Pin \"hip_pipe_txdata5\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[2\] GND " "Pin \"hip_pipe_txdata5\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[3\] GND " "Pin \"hip_pipe_txdata5\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[4\] GND " "Pin \"hip_pipe_txdata5\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[5\] GND " "Pin \"hip_pipe_txdata5\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[6\] GND " "Pin \"hip_pipe_txdata5\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata5\[7\] GND " "Pin \"hip_pipe_txdata5\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[0\] GND " "Pin \"hip_pipe_txdata6\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[1\] GND " "Pin \"hip_pipe_txdata6\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[2\] GND " "Pin \"hip_pipe_txdata6\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[3\] GND " "Pin \"hip_pipe_txdata6\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[4\] GND " "Pin \"hip_pipe_txdata6\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[5\] GND " "Pin \"hip_pipe_txdata6\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[6\] GND " "Pin \"hip_pipe_txdata6\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata6\[7\] GND " "Pin \"hip_pipe_txdata6\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata6[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[0\] GND " "Pin \"hip_pipe_txdata7\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[1\] GND " "Pin \"hip_pipe_txdata7\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[2\] GND " "Pin \"hip_pipe_txdata7\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[3\] GND " "Pin \"hip_pipe_txdata7\[3\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[4\] GND " "Pin \"hip_pipe_txdata7\[4\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[5\] GND " "Pin \"hip_pipe_txdata7\[5\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[6\] GND " "Pin \"hip_pipe_txdata7\[6\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdata7\[7\] GND " "Pin \"hip_pipe_txdata7\[7\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdata7[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak0 GND " "Pin \"hip_pipe_txdatak0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak1 GND " "Pin \"hip_pipe_txdatak1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak2 GND " "Pin \"hip_pipe_txdatak2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak3 GND " "Pin \"hip_pipe_txdatak3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak4 GND " "Pin \"hip_pipe_txdatak4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak5 GND " "Pin \"hip_pipe_txdatak5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak6 GND " "Pin \"hip_pipe_txdatak6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdatak7 GND " "Pin \"hip_pipe_txdatak7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdatak7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx0 GND " "Pin \"hip_pipe_txdetectrx0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx1 GND " "Pin \"hip_pipe_txdetectrx1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx2 GND " "Pin \"hip_pipe_txdetectrx2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx3 GND " "Pin \"hip_pipe_txdetectrx3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx4 GND " "Pin \"hip_pipe_txdetectrx4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx5 GND " "Pin \"hip_pipe_txdetectrx5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx6 GND " "Pin \"hip_pipe_txdetectrx6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdetectrx7 GND " "Pin \"hip_pipe_txdetectrx7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdetectrx7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle0 GND " "Pin \"hip_pipe_txelecidle0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle1 GND " "Pin \"hip_pipe_txelecidle1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle2 GND " "Pin \"hip_pipe_txelecidle2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle3 GND " "Pin \"hip_pipe_txelecidle3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle4 GND " "Pin \"hip_pipe_txelecidle4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 73 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle5 GND " "Pin \"hip_pipe_txelecidle5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle6 GND " "Pin \"hip_pipe_txelecidle6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 75 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txelecidle7 GND " "Pin \"hip_pipe_txelecidle7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 76 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txelecidle7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph0 GND " "Pin \"hip_pipe_txdeemph0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 77 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph1 GND " "Pin \"hip_pipe_txdeemph1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph2 GND " "Pin \"hip_pipe_txdeemph2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 79 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph3 GND " "Pin \"hip_pipe_txdeemph3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph4 GND " "Pin \"hip_pipe_txdeemph4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph5 GND " "Pin \"hip_pipe_txdeemph5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 82 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph6 GND " "Pin \"hip_pipe_txdeemph6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txdeemph7 GND " "Pin \"hip_pipe_txdeemph7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 84 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txdeemph7"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin0\[0\] GND " "Pin \"hip_pipe_txmargin0\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin0\[1\] GND " "Pin \"hip_pipe_txmargin0\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin0\[2\] GND " "Pin \"hip_pipe_txmargin0\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin1\[0\] GND " "Pin \"hip_pipe_txmargin1\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin1\[1\] GND " "Pin \"hip_pipe_txmargin1\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin1\[2\] GND " "Pin \"hip_pipe_txmargin1\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin2\[0\] GND " "Pin \"hip_pipe_txmargin2\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin2\[1\] GND " "Pin \"hip_pipe_txmargin2\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin2\[2\] GND " "Pin \"hip_pipe_txmargin2\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin3\[0\] GND " "Pin \"hip_pipe_txmargin3\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin3\[1\] GND " "Pin \"hip_pipe_txmargin3\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin3\[2\] GND " "Pin \"hip_pipe_txmargin3\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 88 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin4\[0\] GND " "Pin \"hip_pipe_txmargin4\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin4\[1\] GND " "Pin \"hip_pipe_txmargin4\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin4\[2\] GND " "Pin \"hip_pipe_txmargin4\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin5\[0\] GND " "Pin \"hip_pipe_txmargin5\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin5\[1\] GND " "Pin \"hip_pipe_txmargin5\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin5\[2\] GND " "Pin \"hip_pipe_txmargin5\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 90 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin6\[0\] GND " "Pin \"hip_pipe_txmargin6\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin6\[1\] GND " "Pin \"hip_pipe_txmargin6\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin6\[2\] GND " "Pin \"hip_pipe_txmargin6\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 91 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin7\[0\] GND " "Pin \"hip_pipe_txmargin7\[0\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin7\[1\] GND " "Pin \"hip_pipe_txmargin7\[1\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txmargin7\[2\] GND " "Pin \"hip_pipe_txmargin7\[2\]\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txmargin7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing0 GND " "Pin \"hip_pipe_txswing0\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 93 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing0"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing1 GND " "Pin \"hip_pipe_txswing1\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 94 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing1"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing2 GND " "Pin \"hip_pipe_txswing2\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing2"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing3 GND " "Pin \"hip_pipe_txswing3\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing3"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing4 GND " "Pin \"hip_pipe_txswing4\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing4"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing5 GND " "Pin \"hip_pipe_txswing5\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing5"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing6 GND " "Pin \"hip_pipe_txswing6\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 99 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing6"} { "Warning" "WMLS_MLS_STUCK_PIN" "hip_pipe_txswing7 GND " "Pin \"hip_pipe_txswing7\" is stuck at GND" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 100 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603291823143 "|pcie_de_gen1_x8_ast128|hip_pipe_txswing7"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1603291823143 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "663 " "663 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603291845368 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "gen1_x8 16 " "Ignored 16 assignments for entity \"gen1_x8\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pcie_sv_hip_ast -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603291846580 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 19.1 -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603291846580 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity gen1_x8 -sip gen1_x8.sip -library lib_gen1_x8 was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1603291846580 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1603291846580 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.map.smsg " "Generated suppressed messages file D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/output_files/pcie_de_gen1_x8_ast128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291847287 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "296 0 0 0 0 " "Adding 296 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603291853295 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603291853295 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "123 " "Design contains 123 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_ctrl_test_in\[0\] " "No output dependent on input pin \"hip_ctrl_test_in\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_ctrl_test_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_ctrl_simu_mode_pipe " "No output dependent on input pin \"hip_ctrl_simu_mode_pipe\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_ctrl_simu_mode_pipe"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_sim_pipe_pclk_in " "No output dependent on input pin \"hip_pipe_sim_pipe_pclk_in\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_sim_pipe_pclk_in"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus0 " "No output dependent on input pin \"hip_pipe_phystatus0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus1 " "No output dependent on input pin \"hip_pipe_phystatus1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 102 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus2 " "No output dependent on input pin \"hip_pipe_phystatus2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 103 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus3 " "No output dependent on input pin \"hip_pipe_phystatus3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 104 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus4 " "No output dependent on input pin \"hip_pipe_phystatus4\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 105 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus5 " "No output dependent on input pin \"hip_pipe_phystatus5\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 106 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus6 " "No output dependent on input pin \"hip_pipe_phystatus6\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 107 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_phystatus7 " "No output dependent on input pin \"hip_pipe_phystatus7\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_phystatus7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[0\] " "No output dependent on input pin \"hip_pipe_rxdata0\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[1\] " "No output dependent on input pin \"hip_pipe_rxdata0\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[2\] " "No output dependent on input pin \"hip_pipe_rxdata0\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[3\] " "No output dependent on input pin \"hip_pipe_rxdata0\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[4\] " "No output dependent on input pin \"hip_pipe_rxdata0\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[5\] " "No output dependent on input pin \"hip_pipe_rxdata0\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[6\] " "No output dependent on input pin \"hip_pipe_rxdata0\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata0\[7\] " "No output dependent on input pin \"hip_pipe_rxdata0\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata0[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[0\] " "No output dependent on input pin \"hip_pipe_rxdata1\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[1\] " "No output dependent on input pin \"hip_pipe_rxdata1\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[2\] " "No output dependent on input pin \"hip_pipe_rxdata1\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[3\] " "No output dependent on input pin \"hip_pipe_rxdata1\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[4\] " "No output dependent on input pin \"hip_pipe_rxdata1\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[5\] " "No output dependent on input pin \"hip_pipe_rxdata1\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[6\] " "No output dependent on input pin \"hip_pipe_rxdata1\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata1\[7\] " "No output dependent on input pin \"hip_pipe_rxdata1\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 110 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[0\] " "No output dependent on input pin \"hip_pipe_rxdata2\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[1\] " "No output dependent on input pin \"hip_pipe_rxdata2\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[2\] " "No output dependent on input pin \"hip_pipe_rxdata2\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[3\] " "No output dependent on input pin \"hip_pipe_rxdata2\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[4\] " "No output dependent on input pin \"hip_pipe_rxdata2\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[5\] " "No output dependent on input pin \"hip_pipe_rxdata2\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[6\] " "No output dependent on input pin \"hip_pipe_rxdata2\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata2\[7\] " "No output dependent on input pin \"hip_pipe_rxdata2\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 111 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata2[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[0\] " "No output dependent on input pin \"hip_pipe_rxdata3\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[1\] " "No output dependent on input pin \"hip_pipe_rxdata3\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[2\] " "No output dependent on input pin \"hip_pipe_rxdata3\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[3\] " "No output dependent on input pin \"hip_pipe_rxdata3\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[4\] " "No output dependent on input pin \"hip_pipe_rxdata3\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[5\] " "No output dependent on input pin \"hip_pipe_rxdata3\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[6\] " "No output dependent on input pin \"hip_pipe_rxdata3\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata3\[7\] " "No output dependent on input pin \"hip_pipe_rxdata3\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata3[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[0\] " "No output dependent on input pin \"hip_pipe_rxdata4\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[1\] " "No output dependent on input pin \"hip_pipe_rxdata4\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[2\] " "No output dependent on input pin \"hip_pipe_rxdata4\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[3\] " "No output dependent on input pin \"hip_pipe_rxdata4\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[4\] " "No output dependent on input pin \"hip_pipe_rxdata4\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[5\] " "No output dependent on input pin \"hip_pipe_rxdata4\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[6\] " "No output dependent on input pin \"hip_pipe_rxdata4\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata4\[7\] " "No output dependent on input pin \"hip_pipe_rxdata4\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 113 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata4[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[0\] " "No output dependent on input pin \"hip_pipe_rxdata5\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[1\] " "No output dependent on input pin \"hip_pipe_rxdata5\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[2\] " "No output dependent on input pin \"hip_pipe_rxdata5\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[3\] " "No output dependent on input pin \"hip_pipe_rxdata5\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[4\] " "No output dependent on input pin \"hip_pipe_rxdata5\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[5\] " "No output dependent on input pin \"hip_pipe_rxdata5\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[6\] " "No output dependent on input pin \"hip_pipe_rxdata5\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata5\[7\] " "No output dependent on input pin \"hip_pipe_rxdata5\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 114 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata5[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[0\] " "No output dependent on input pin \"hip_pipe_rxdata6\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[1\] " "No output dependent on input pin \"hip_pipe_rxdata6\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[2\] " "No output dependent on input pin \"hip_pipe_rxdata6\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[3\] " "No output dependent on input pin \"hip_pipe_rxdata6\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[4\] " "No output dependent on input pin \"hip_pipe_rxdata6\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[5\] " "No output dependent on input pin \"hip_pipe_rxdata6\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[6\] " "No output dependent on input pin \"hip_pipe_rxdata6\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata6\[7\] " "No output dependent on input pin \"hip_pipe_rxdata6\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 115 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata6[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[0\] " "No output dependent on input pin \"hip_pipe_rxdata7\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[1\] " "No output dependent on input pin \"hip_pipe_rxdata7\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[2\] " "No output dependent on input pin \"hip_pipe_rxdata7\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[3\] " "No output dependent on input pin \"hip_pipe_rxdata7\[3\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[4\] " "No output dependent on input pin \"hip_pipe_rxdata7\[4\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[5\] " "No output dependent on input pin \"hip_pipe_rxdata7\[5\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[6\] " "No output dependent on input pin \"hip_pipe_rxdata7\[6\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdata7\[7\] " "No output dependent on input pin \"hip_pipe_rxdata7\[7\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 116 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdata7[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak0 " "No output dependent on input pin \"hip_pipe_rxdatak0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 117 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak1 " "No output dependent on input pin \"hip_pipe_rxdatak1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 118 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak2 " "No output dependent on input pin \"hip_pipe_rxdatak2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 119 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak3 " "No output dependent on input pin \"hip_pipe_rxdatak3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 120 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak4 " "No output dependent on input pin \"hip_pipe_rxdatak4\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 121 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak5 " "No output dependent on input pin \"hip_pipe_rxdatak5\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 122 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak6 " "No output dependent on input pin \"hip_pipe_rxdatak6\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 123 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxdatak7 " "No output dependent on input pin \"hip_pipe_rxdatak7\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 124 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxdatak7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle0 " "No output dependent on input pin \"hip_pipe_rxelecidle0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 125 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle1 " "No output dependent on input pin \"hip_pipe_rxelecidle1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 126 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle2 " "No output dependent on input pin \"hip_pipe_rxelecidle2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 127 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle3 " "No output dependent on input pin \"hip_pipe_rxelecidle3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle4 " "No output dependent on input pin \"hip_pipe_rxelecidle4\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle5 " "No output dependent on input pin \"hip_pipe_rxelecidle5\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle6 " "No output dependent on input pin \"hip_pipe_rxelecidle6\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxelecidle7 " "No output dependent on input pin \"hip_pipe_rxelecidle7\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 132 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxelecidle7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus0\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus0\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus0[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus0\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus0\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus0[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus0\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus0\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus0[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus1\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus1\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus1\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus1\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus1\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus1\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus2\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus2\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus2\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus2\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus2\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus2\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 135 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus3\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus3\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus3[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus3\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus3\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus3[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus3\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus3\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus3[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus4\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus4\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus4[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus4\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus4\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus4[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus4\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus4\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus4[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus5\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus5\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus5[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus5\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus5\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus5[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus5\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus5\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus5[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus6\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus6\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus6[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus6\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus6\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus6[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus6\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus6\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus6[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus7\[0\] " "No output dependent on input pin \"hip_pipe_rxstatus7\[0\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus7[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus7\[1\] " "No output dependent on input pin \"hip_pipe_rxstatus7\[1\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus7[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxstatus7\[2\] " "No output dependent on input pin \"hip_pipe_rxstatus7\[2\]\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxstatus7[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid0 " "No output dependent on input pin \"hip_pipe_rxvalid0\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 141 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid1 " "No output dependent on input pin \"hip_pipe_rxvalid1\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 142 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid2 " "No output dependent on input pin \"hip_pipe_rxvalid2\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid3 " "No output dependent on input pin \"hip_pipe_rxvalid3\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 144 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid4 " "No output dependent on input pin \"hip_pipe_rxvalid4\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 145 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid5 " "No output dependent on input pin \"hip_pipe_rxvalid5\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 146 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid6 " "No output dependent on input pin \"hip_pipe_rxvalid6\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 147 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "hip_pipe_rxvalid7 " "No output dependent on input pin \"hip_pipe_rxvalid7\"" {  } { { "gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" "" { Text "D:/FYP/abea-on-fpga-opencl/FPGA/HardIP/example_design/gen1_x8_example_design/altera_pcie_sv_hip_ast/pcie_de_gen1_x8_ast128/synthesis/pcie_de_gen1_x8_ast128.v" 148 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603291857486 "|pcie_de_gen1_x8_ast128|hip_pipe_rxvalid7"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1603291857486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14499 " "Implemented 14499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "171 " "Implemented 171 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603291857557 ""} { "Info" "ICUT_CUT_TM_OPINS" "200 " "Implemented 200 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603291857557 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12064 " "Implemented 12064 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603291857557 ""} { "Info" "ICUT_CUT_TM_RAMS" "1888 " "Implemented 1888 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1603291857557 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603291857557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5631 " "Peak virtual memory: 5631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603291858122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 21 20:20:58 2020 " "Processing ended: Wed Oct 21 20:20:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603291858122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:05 " "Elapsed time: 00:04:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603291858122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:44 " "Total CPU time (on all processors): 00:04:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603291858122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603291858122 ""}
