// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vco_sim_sdp_nsplit_ram_1024x36_R4W4.h for the primary calling header

#ifndef VERILATED_VCO_SIM_SDP_NSPLIT_RAM_1024X36_R4W4___024ROOT_H_
#define VERILATED_VCO_SIM_SDP_NSPLIT_RAM_1024X36_R4W4___024ROOT_H_  // guard

#include "systemc.h"
#include "verilated_sc.h"
#include "verilated.h"
#include "verilated_timing.h"

class Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms;

class Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__we;
        CData/*6:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__cycle;
        CData/*6:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__i;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_a2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_wen_b2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_a_d;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_b_d;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__initn;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__smux_rclk;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__smux_wclk;
        CData/*3:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__raw_fflags;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_a_d;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_b_d;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__initn;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__smux_rclk;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__smux_wclk;
        CData/*3:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__raw_fflags;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1;
    };
    struct {
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_a2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_wen_b2;
        CData/*7:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT____Vcellout__fifo36_ctl__fflags;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_a_d;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_b_d;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__initn;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__smux_rclk;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__smux_wclk;
        CData/*3:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__raw_fflags;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_a_d;
        CData/*4:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_b_d;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__initn;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__smux_rclk;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__smux_wclk;
        CData/*3:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__raw_fflags;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
    };
    struct {
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__full;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__paf;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__fmo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__overflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__p2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__f2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__epo;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__pae;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__underflow;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__e2;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o1;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__o2;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__bwl_sel;
        CData/*1:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gmode;
        CData/*0:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__empty_next;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_b;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwen_a;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lcen_a;
        CData/*0:0*/ __VstlDidInit;
        CData/*0:0*/ __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__clk;
        CData/*0:0*/ __VactDidInit;
        CData/*0:0*/ __VactContinue;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__wr_addr;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__rd_addr;
        SData/*14:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__laddr_a1;
        SData/*14:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__laddr_b1;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop1;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush1;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_a;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__addr_b;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_a;
    };
    struct {
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_addr_b;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_a;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__addr_b;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_a;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_addr_b;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp;
        SData/*14:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__laddr_a1;
        SData/*14:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__laddr_b1;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a1;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b1;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_a2;
        SData/*13:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ram_addr_b2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__ff_raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop1;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__pushtopop2;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush1;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__poptopush2;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*12:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__fifo36_ctl__DOT__u_fifo_pop__DOT__tmp;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_a;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__addr_b;
    };
    struct {
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_a;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__laddr_b;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__pushtopop2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__poptopush2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_a;
        SData/*8:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__addr_b;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_a;
        SData/*9:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__laddr_b;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__pushtopop2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush1;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__poptopush2;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_push__DOT__tmp;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__gcout_reg;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__waddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__raddr_next;
        SData/*10:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__ff_raddr_next;
        SData/*11:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__fifo_ctl__DOT__u_fifo_pop__DOT__tmp;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__mismatch;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__unnamedblk2__DOT__i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_B1_i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellinp__inst1__WDATA_A1_i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellout__inst1__RDATA_B1_o;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT____Vcellout__inst1__RDATA_A1_o;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a1;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b1;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_a2;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__ram_rdata_b2;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__pl_dout0;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__pl_dout1;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__wmsk_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__ram_rdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__unnamedblk1__DOT__i;
    };
    struct {
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__wmsk_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__ram_rdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__unnamedblk1__DOT__i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellinp__inst1__WDATA_A1_i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT____Vcellout__inst1__RDATA_A1_o;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__pl_dout0;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__pl_dout1;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__wmsk_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__ram_rdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__ram_rdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__lwmsk_b;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__unnamedblk1__DOT__i;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__wmsk_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__ram_rdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__ram_rdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwdata_b;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_a;
        IData/*17:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__lwmsk_b;
        IData/*31:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__unnamedblk1__DOT__i;
        IData/*31:0*/ __VstlIterCount;
        IData/*31:0*/ __VactIterCount;
        QData/*35:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__din;
        QData/*35:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout;
        QData/*35:0*/ co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__dout_net;
        VlUnpacked<IData/*17:0*/, 1024> co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__golden__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u1__DOT__uram__DOT__ram;
        VlUnpacked<IData/*17:0*/, 1024> __Vtrigrprev__TOP__co_sim_sdp_nsplit_ram_1024x36_R4W4__DOT__netlist__DOT__inst1__DOT__u2__DOT__uram__DOT__ram;
        VlUnpacked<CData/*0:0*/, 7> __Vm_traceActivity;
    };
    VlDelayScheduler __VdlySched;
    VlTriggerScheduler __VtrigSched_ha56e2e32__0;
    VlTriggerVec<9> __VstlTriggered;
    VlTriggerVec<10> __VactTriggered;
    VlTriggerVec<10> __VpreTriggered;
    VlTriggerVec<10> __VnbaTriggered;

    // INTERNAL VARIABLES
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root(Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms* symsp, const char* name);
    ~Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root();
    VL_UNCOPYABLE(Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
} VL_ATTR_ALIGNED(VL_CACHE_LINE_BYTES);


#endif  // guard
