/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Thu Dec  4 15:33:17 2014
 *                 Full Compile MD5 Checksum  56e4d67431c9c20b478163a0398e46d2
 *                     (minus title and desc)
 *                 MD5 Checksum               4f20593ca4d982166bb9cd16fec140cc
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15262
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_PLL_LOD2_0_H__
#define BCHP_PLL_LOD2_0_H__

/***************************************************************************
 *PLL_LOD2_0 - PLL_LOD2_0 Register Set
 ***************************************************************************/
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5    0x00260100 /* [RW] PLL CHANNEL control CH 0 */
#define BCHP_PLL_LOD2_0_PLL_MISC                 0x00260104 /* [RW] Miscellaneous Controls */
#define BCHP_PLL_LOD2_0_PLL_DIV                  0x00260108 /* [RW] Pre multiplier */
#define BCHP_PLL_LOD2_0_PLL_GAIN                 0x0026010c /* [RW] PLL GAIN */
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL          0x00260110 /* [RW] Hold PLL all channels */
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL             0x00260114 /* [RW] Ldo voltage control */
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON            0x00260118 /* [RW] LDO Power on */
#define BCHP_PLL_LOD2_0_PLL_LOCK_STATUS          0x0026011c /* [RO] Lock Status */
#define BCHP_PLL_LOD2_0_PLL_CTRL0                0x00260120 /* [RW] Mscellaneous control bus. */
#define BCHP_PLL_LOD2_0_PLL_CTRL1                0x00260124 /* [RW] Mscellaneous control bus continued. */
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL           0x00260128 /* [RW] selection of the output clock from the PLL core */
#define BCHP_PLL_LOD2_0_PLL_PWRON                0x0026012c /* [RW] Poweron */
#define BCHP_PLL_LOD2_0_PLL_RESET                0x00260130 /* [RW] Resets */
#define BCHP_PLL_LOD2_0_PLL_STATUS               0x00260134 /* [RO] Status */
#define BCHP_PLL_LOD2_0_PLL_TEST                 0x00260138 /* [RW] enable and selection pf PLL test */
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS         0x0026013c /* [RO] PLL_LOD2 Reset Status */
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD             0x00260140 /* [RW] PLL Input Control Isolation */
#define BCHP_PLL_LOD2_0_CKDRV                    0x00260144 /* [RW] CKDRV driver control */

/***************************************************************************
 *PLL_CHANNEL_CTRL_CH_5 - PLL CHANNEL control CH 0
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_CHANNEL_CTRL_CH_5 :: reserved0 [31:11] */
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_reserved0_MASK       0xfffff800
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_reserved0_SHIFT      11

/* PLL_LOD2_0 :: PLL_CHANNEL_CTRL_CH_5 :: POST_DIVIDER_HOLD_CH5 [10:10] */
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_MASK 0x00000400
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_SHIFT 10
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_POST_DIVIDER_HOLD_CH5_DEFAULT 0x00000000

/* PLL_LOD2_0 :: PLL_CHANNEL_CTRL_CH_5 :: PHASE_OFFSET_CH5 [09:09] */
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_MASK 0x00000200
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_SHIFT 9
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_PHASE_OFFSET_CH5_DEFAULT 0x00000000

/* PLL_LOD2_0 :: PLL_CHANNEL_CTRL_CH_5 :: MDIV_CH5 [08:01] */
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_MASK        0x000001fe
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_SHIFT       1
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_MDIV_CH5_DEFAULT     0x0000000c

/* PLL_LOD2_0 :: PLL_CHANNEL_CTRL_CH_5 :: CLOCK_DIS_CH5 [00:00] */
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_MASK   0x00000001
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_SHIFT  0
#define BCHP_PLL_LOD2_0_PLL_CHANNEL_CTRL_CH_5_CLOCK_DIS_CH5_DEFAULT 0x00000001

/***************************************************************************
 *PLL_MISC - Miscellaneous Controls
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_MISC :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_MISC_reserved0_MASK                    0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_MISC_reserved0_SHIFT                   1

/* PLL_LOD2_0 :: PLL_MISC :: REF_SEL [00:00] */
#define BCHP_PLL_LOD2_0_PLL_MISC_REF_SEL_MASK                      0x00000001
#define BCHP_PLL_LOD2_0_PLL_MISC_REF_SEL_SHIFT                     0
#define BCHP_PLL_LOD2_0_PLL_MISC_REF_SEL_DEFAULT                   0x00000001

/***************************************************************************
 *PLL_DIV - Pre multiplier
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_DIV :: reserved0 [31:14] */
#define BCHP_PLL_LOD2_0_PLL_DIV_reserved0_MASK                     0xffffc000
#define BCHP_PLL_LOD2_0_PLL_DIV_reserved0_SHIFT                    14

/* PLL_LOD2_0 :: PLL_DIV :: PDIV [13:10] */
#define BCHP_PLL_LOD2_0_PLL_DIV_PDIV_MASK                          0x00003c00
#define BCHP_PLL_LOD2_0_PLL_DIV_PDIV_SHIFT                         10
#define BCHP_PLL_LOD2_0_PLL_DIV_PDIV_DEFAULT                       0x00000001

/* PLL_LOD2_0 :: PLL_DIV :: NDIV_INT [09:00] */
#define BCHP_PLL_LOD2_0_PLL_DIV_NDIV_INT_MASK                      0x000003ff
#define BCHP_PLL_LOD2_0_PLL_DIV_NDIV_INT_SHIFT                     0
#define BCHP_PLL_LOD2_0_PLL_DIV_NDIV_INT_DEFAULT                   0x0000003a

/***************************************************************************
 *PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_GAIN :: reserved0 [31:07] */
#define BCHP_PLL_LOD2_0_PLL_GAIN_reserved0_MASK                    0xffffff80
#define BCHP_PLL_LOD2_0_PLL_GAIN_reserved0_SHIFT                   7

/* PLL_LOD2_0 :: PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [06:03] */
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x00000078
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 3
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_DEFAULT 0x00000005

/* PLL_LOD2_0 :: PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [02:00] */
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000007
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 0
#define BCHP_PLL_LOD2_0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_DEFAULT 0x00000003

/***************************************************************************
 *PLL_HOLD_CH_ALL - Hold PLL all channels
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_HOLD_CH_ALL :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL_reserved0_MASK             0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL_reserved0_SHIFT            1

/* PLL_LOD2_0 :: PLL_HOLD_CH_ALL :: HOLD_CH_ALL [00:00] */
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_MASK           0x00000001
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_SHIFT          0
#define BCHP_PLL_LOD2_0_PLL_HOLD_CH_ALL_HOLD_CH_ALL_DEFAULT        0x00000000

/***************************************************************************
 *PLL_LDO_CTRL - Ldo voltage control
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_LDO_CTRL :: reserved0 [31:06] */
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL_reserved0_MASK                0xffffffc0
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL_reserved0_SHIFT               6

/* PLL_LOD2_0 :: PLL_LDO_CTRL :: LDO_CTRL [05:00] */
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL_LDO_CTRL_MASK                 0x0000003f
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL_LDO_CTRL_SHIFT                0
#define BCHP_PLL_LOD2_0_PLL_LDO_CTRL_LDO_CTRL_DEFAULT              0x00000000

/***************************************************************************
 *PLL_LDO_PWRON - LDO Power on
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_LDO_PWRON :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON_reserved0_MASK               0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON_reserved0_SHIFT              1

/* PLL_LOD2_0 :: PLL_LDO_PWRON :: LDO_PWRON_PLL [00:00] */
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON_LDO_PWRON_PLL_MASK           0x00000001
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON_LDO_PWRON_PLL_SHIFT          0
#define BCHP_PLL_LOD2_0_PLL_LDO_PWRON_LDO_PWRON_PLL_DEFAULT        0x00000000

/***************************************************************************
 *PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_LOCK_STATUS_reserved0_MASK             0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_LOCK_STATUS_reserved0_SHIFT            1

/* PLL_LOD2_0 :: PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_PLL_LOD2_0_PLL_LOCK_STATUS_LOCK_MASK                  0x00000001
#define BCHP_PLL_LOD2_0_PLL_LOCK_STATUS_LOCK_SHIFT                 0

/***************************************************************************
 *PLL_CTRL0 - Mscellaneous control bus.
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_CTRL0 :: T2D_DELAY_SEL_LOW [31:29] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_T2D_DELAY_SEL_LOW_MASK           0xe0000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_T2D_DELAY_SEL_LOW_SHIFT          29
#define BCHP_PLL_LOD2_0_PLL_CTRL0_T2D_DELAY_SEL_LOW_DEFAULT        0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: EN_BANGBANG_MODE [28:28] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_BANGBANG_MODE_MASK            0x10000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_BANGBANG_MODE_SHIFT           28
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_BANGBANG_MODE_DEFAULT         0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: BOOST_BIAS_CIRCUIT [27:27] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_BOOST_BIAS_CIRCUIT_MASK          0x08000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_BOOST_BIAS_CIRCUIT_SHIFT         27
#define BCHP_PLL_LOD2_0_PLL_CTRL0_BOOST_BIAS_CIRCUIT_DEFAULT       0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: VCO_PREDIV_RATIO [26:26] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_VCO_PREDIV_RATIO_MASK            0x04000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_VCO_PREDIV_RATIO_SHIFT           26
#define BCHP_PLL_LOD2_0_PLL_CTRL0_VCO_PREDIV_RATIO_DEFAULT         0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: EN_VCO_OUTPUT [25:25] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_VCO_OUTPUT_MASK               0x02000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_VCO_OUTPUT_SHIFT              25
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_VCO_OUTPUT_DEFAULT            0x00000001

/* PLL_LOD2_0 :: PLL_CTRL0 :: CHANGE_MEASURE_UNIT [24:24] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CHANGE_MEASURE_UNIT_MASK         0x01000000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CHANGE_MEASURE_UNIT_SHIFT        24
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CHANGE_MEASURE_UNIT_DEFAULT      0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: SEL_MEASURE_UNIT [23:21] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_SEL_MEASURE_UNIT_MASK            0x00e00000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_SEL_MEASURE_UNIT_SHIFT           21
#define BCHP_PLL_LOD2_0_PLL_CTRL0_SEL_MEASURE_UNIT_DEFAULT         0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: CTRL_MEASURE_MODE [20:19] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CTRL_MEASURE_MODE_MASK           0x00180000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CTRL_MEASURE_MODE_SHIFT          19
#define BCHP_PLL_LOD2_0_PLL_CTRL0_CTRL_MEASURE_MODE_DEFAULT        0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: RESET_MEASURE_MODE [18:18] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_RESET_MEASURE_MODE_MASK          0x00040000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_RESET_MEASURE_MODE_SHIFT         18
#define BCHP_PLL_LOD2_0_PLL_CTRL0_RESET_MEASURE_MODE_DEFAULT       0x00000001

/* PLL_LOD2_0 :: PLL_CTRL0 :: LOAD_DCO_BYP_WORD [17:17] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_LOAD_DCO_BYP_WORD_MASK           0x00020000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_LOAD_DCO_BYP_WORD_SHIFT          17
#define BCHP_PLL_LOD2_0_PLL_CTRL0_LOAD_DCO_BYP_WORD_DEFAULT        0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: EN_DCO_BYP_WORD [16:16] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_DCO_BYP_WORD_MASK             0x00010000
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_DCO_BYP_WORD_SHIFT            16
#define BCHP_PLL_LOD2_0_PLL_CTRL0_EN_DCO_BYP_WORD_DEFAULT          0x00000000

/* PLL_LOD2_0 :: PLL_CTRL0 :: FREQ_BYP_WORD [15:00] */
#define BCHP_PLL_LOD2_0_PLL_CTRL0_FREQ_BYP_WORD_MASK               0x0000ffff
#define BCHP_PLL_LOD2_0_PLL_CTRL0_FREQ_BYP_WORD_SHIFT              0
#define BCHP_PLL_LOD2_0_PLL_CTRL0_FREQ_BYP_WORD_DEFAULT            0x00000000

/***************************************************************************
 *PLL_CTRL1 - Mscellaneous control bus continued.
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_CTRL1 :: PLLRESERVED0 [31:14] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_PLLRESERVED0_MASK                0xffffc000
#define BCHP_PLL_LOD2_0_PLL_CTRL1_PLLRESERVED0_SHIFT               14
#define BCHP_PLL_LOD2_0_PLL_CTRL1_PLLRESERVED0_DEFAULT             0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: SEL_DIFF_REFCLK_SRC [13:13] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_DIFF_REFCLK_SRC_MASK         0x00002000
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_DIFF_REFCLK_SRC_SHIFT        13
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_DIFF_REFCLK_SRC_DEFAULT      0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: EN_BYPCLK_1 [12:12] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_1_MASK                 0x00001000
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_1_SHIFT                12
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_1_DEFAULT              0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: EN_BYPCLK_0 [11:11] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_0_MASK                 0x00000800
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_0_SHIFT                11
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_BYPCLK_0_DEFAULT              0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: INTERNAL_RESET_MODE [10:09] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_INTERNAL_RESET_MODE_MASK         0x00000600
#define BCHP_PLL_LOD2_0_PLL_CTRL1_INTERNAL_RESET_MODE_SHIFT        9
#define BCHP_PLL_LOD2_0_PLL_CTRL1_INTERNAL_RESET_MODE_DEFAULT      0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: DCO_PWM_RATE_CTRL [08:07] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_DCO_PWM_RATE_CTRL_MASK           0x00000180
#define BCHP_PLL_LOD2_0_PLL_CTRL1_DCO_PWM_RATE_CTRL_SHIFT          7
#define BCHP_PLL_LOD2_0_PLL_CTRL1_DCO_PWM_RATE_CTRL_DEFAULT        0x00000002

/* PLL_LOD2_0 :: PLL_CTRL1 :: CTRL_2ND_POLE [06:03] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_CTRL_2ND_POLE_MASK               0x00000078
#define BCHP_PLL_LOD2_0_PLL_CTRL1_CTRL_2ND_POLE_SHIFT              3
#define BCHP_PLL_LOD2_0_PLL_CTRL1_CTRL_2ND_POLE_DEFAULT            0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: SEL_TEST_CLK [02:02] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_TEST_CLK_MASK                0x00000004
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_TEST_CLK_SHIFT               2
#define BCHP_PLL_LOD2_0_PLL_CTRL1_SEL_TEST_CLK_DEFAULT             0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: EN_TEST_CLK [01:01] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_TEST_CLK_MASK                 0x00000002
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_TEST_CLK_SHIFT                1
#define BCHP_PLL_LOD2_0_PLL_CTRL1_EN_TEST_CLK_DEFAULT              0x00000000

/* PLL_LOD2_0 :: PLL_CTRL1 :: T2D_DELAY_SEL_HIGH [00:00] */
#define BCHP_PLL_LOD2_0_PLL_CTRL1_T2D_DELAY_SEL_HIGH_MASK          0x00000001
#define BCHP_PLL_LOD2_0_PLL_CTRL1_T2D_DELAY_SEL_HIGH_SHIFT         0
#define BCHP_PLL_LOD2_0_PLL_CTRL1_T2D_DELAY_SEL_HIGH_DEFAULT       0x00000000

/***************************************************************************
 *PLL_OUTSEL_SEL - selection of the output clock from the PLL core
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_OUTSEL_SEL :: reserved0 [31:03] */
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL_reserved0_MASK              0xfffffff8
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL_reserved0_SHIFT             3

/* PLL_LOD2_0 :: PLL_OUTSEL_SEL :: OUTPUT_SEL [02:00] */
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL_OUTPUT_SEL_MASK             0x00000007
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL_OUTPUT_SEL_SHIFT            0
#define BCHP_PLL_LOD2_0_PLL_OUTSEL_SEL_OUTPUT_SEL_DEFAULT          0x00000000

/***************************************************************************
 *PLL_PWRON - Poweron
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_PWRON :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_PWRON_reserved0_MASK                   0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_PWRON_reserved0_SHIFT                  1

/* PLL_LOD2_0 :: PLL_PWRON :: PWRON_PLL [00:00] */
#define BCHP_PLL_LOD2_0_PLL_PWRON_PWRON_PLL_MASK                   0x00000001
#define BCHP_PLL_LOD2_0_PLL_PWRON_PWRON_PLL_SHIFT                  0
#define BCHP_PLL_LOD2_0_PLL_PWRON_PWRON_PLL_DEFAULT                0x00000000

/***************************************************************************
 *PLL_RESET - Resets
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_RESET :: reserved0 [31:02] */
#define BCHP_PLL_LOD2_0_PLL_RESET_reserved0_MASK                   0xfffffffc
#define BCHP_PLL_LOD2_0_PLL_RESET_reserved0_SHIFT                  2

/* PLL_LOD2_0 :: PLL_RESET :: RESETD [01:01] */
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETD_MASK                      0x00000002
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETD_SHIFT                     1
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETD_DEFAULT                   0x00000001

/* PLL_LOD2_0 :: PLL_RESET :: RESETA [00:00] */
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETA_MASK                      0x00000001
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETA_SHIFT                     0
#define BCHP_PLL_LOD2_0_PLL_RESET_RESETA_DEFAULT                   0x00000001

/***************************************************************************
 *PLL_STATUS - Status
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_STATUS :: TEST_STATUS [31:00] */
#define BCHP_PLL_LOD2_0_PLL_STATUS_TEST_STATUS_MASK                0xffffffff
#define BCHP_PLL_LOD2_0_PLL_STATUS_TEST_STATUS_SHIFT               0

/***************************************************************************
 *PLL_TEST - enable and selection pf PLL test
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_TEST :: reserved0 [31:04] */
#define BCHP_PLL_LOD2_0_PLL_TEST_reserved0_MASK                    0xfffffff0
#define BCHP_PLL_LOD2_0_PLL_TEST_reserved0_SHIFT                   4

/* PLL_LOD2_0 :: PLL_TEST :: TEST_SEL [03:01] */
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_SEL_MASK                     0x0000000e
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_SEL_SHIFT                    1
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_SEL_DEFAULT                  0x00000000

/* PLL_LOD2_0 :: PLL_TEST :: TEST_ENABLE [00:00] */
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_ENABLE_MASK                  0x00000001
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_ENABLE_SHIFT                 0
#define BCHP_PLL_LOD2_0_PLL_TEST_TEST_ENABLE_DEFAULT               0x00000000

/***************************************************************************
 *PLL_RESET_STATUS - PLL_LOD2 Reset Status
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_RESET_STATUS :: reserved0 [31:02] */
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_reserved0_MASK            0xfffffffc
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_reserved0_SHIFT           2

/* PLL_LOD2_0 :: PLL_RESET_STATUS :: PLL_DRESET_STATUS [01:01] */
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_PLL_DRESET_STATUS_MASK    0x00000002
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_PLL_DRESET_STATUS_SHIFT   1

/* PLL_LOD2_0 :: PLL_RESET_STATUS :: PLL_ARESET_STATUS [00:00] */
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_PLL_ARESET_STATUS_MASK    0x00000001
#define BCHP_PLL_LOD2_0_PLL_RESET_STATUS_PLL_ARESET_STATUS_SHIFT   0

/***************************************************************************
 *PLL_ISO_HOLD - PLL Input Control Isolation
 ***************************************************************************/
/* PLL_LOD2_0 :: PLL_ISO_HOLD :: reserved0 [31:01] */
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD_reserved0_MASK                0xfffffffe
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD_reserved0_SHIFT               1

/* PLL_LOD2_0 :: PLL_ISO_HOLD :: iso_hold [00:00] */
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD_iso_hold_MASK                 0x00000001
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD_iso_hold_SHIFT                0
#define BCHP_PLL_LOD2_0_PLL_ISO_HOLD_iso_hold_DEFAULT              0x00000000

/***************************************************************************
 *CKDRV - CKDRV driver control
 ***************************************************************************/
/* PLL_LOD2_0 :: CKDRV :: reserved0 [31:18] */
#define BCHP_PLL_LOD2_0_CKDRV_reserved0_MASK                       0xfffc0000
#define BCHP_PLL_LOD2_0_CKDRV_reserved0_SHIFT                      18

/* PLL_LOD2_0 :: CKDRV :: driver_iso_in [17:17] */
#define BCHP_PLL_LOD2_0_CKDRV_driver_iso_in_MASK                   0x00020000
#define BCHP_PLL_LOD2_0_CKDRV_driver_iso_in_SHIFT                  17
#define BCHP_PLL_LOD2_0_CKDRV_driver_iso_in_DEFAULT                0x00000000

/* PLL_LOD2_0 :: CKDRV :: driver_pwron [16:16] */
#define BCHP_PLL_LOD2_0_CKDRV_driver_pwron_MASK                    0x00010000
#define BCHP_PLL_LOD2_0_CKDRV_driver_pwron_SHIFT                   16
#define BCHP_PLL_LOD2_0_CKDRV_driver_pwron_DEFAULT                 0x00000000

/* PLL_LOD2_0 :: CKDRV :: driver_ctrl [15:00] */
#define BCHP_PLL_LOD2_0_CKDRV_driver_ctrl_MASK                     0x0000ffff
#define BCHP_PLL_LOD2_0_CKDRV_driver_ctrl_SHIFT                    0
#define BCHP_PLL_LOD2_0_CKDRV_driver_ctrl_DEFAULT                  0x00000000

#endif /* #ifndef BCHP_PLL_LOD2_0_H__ */

/* End of File */
