

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_8_s'
================================================================
* Date:           Fri Oct 31 14:49:01 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  6.300 ns|     0.70 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 6 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.30>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%lit_count_flag_loc = alloca i64 1"   --->   Operation 7 'alloca' 'lit_count_flag_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lit_count_loc = alloca i64 1"   --->   Operation 8 'alloca' 'lit_count_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %index, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] ( I:3.15ns O:3.15ns )   --->   "%index_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %index"   --->   Operation 10 'read' 'index_read' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 5> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] ( I:3.15ns O:3.15ns )   --->   "%input_size_4 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %input_size"   --->   Operation 12 'read' 'input_size_4' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_size_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln45 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %input_size_c, i32 %input_size_4" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 14 'write' 'write_ln45' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%index_1 = trunc i32 %index_read"   --->   Operation 15 'trunc' 'index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %lenOffset_Stream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %lit_outStream, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %lenOffset_Stream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %lit_outStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_lit_limit, void @empty_2, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.55ns)   --->   "%icmp_ln51 = icmp_eq  i32 %input_size_4, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 23 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %if.then2.i, void %lz4CompressPart1<4096, 8>.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:51->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 24 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/1] ( I:3.15ns O:3.15ns )   --->   "%currentEncodedValue = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %boosterStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 25 'read' 'currentEncodedValue' <Predicate = true> <Delay = 3.15> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%sub_i = add i32 %input_size_4, i32 4294967295"   --->   Operation 26 'add' 'sub_i' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%fence_ln68 = fence void @_ssdm_op_Fence, i32 %index, i32 %input_size, i32 %input_size_c, i32 %boosterStream, i32 4294967295, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:68->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 27 'fence' 'fence_ln68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (1.58ns)   --->   "%call_ln63 = call void @lz4CompressPart1<4096, 8>_Pipeline_lz4_divide, i32 %currentEncodedValue, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub_i, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 28 'call' 'call_ln63' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 4.14>
ST_4 : Operation 29 [1/2] (4.14ns)   --->   "%call_ln63 = call void @lz4CompressPart1<4096, 8>_Pipeline_lz4_divide, i32 %currentEncodedValue, i32 %input_size_4, i64 %lenOffset_Stream, i32 %sub_i, i32 %boosterStream, i8 %lit_outStream, i32 %lit_count_loc, i32 %lit_count_flag_loc" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 29 'call' 'call_ln63' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%fence_ln110 = fence void @_ssdm_op_Fence, i32 %boosterStream, i64 %lenOffset_Stream, i8 %lit_outStream, i32 4294967295, i64 %lenOffset_Stream" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:110->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 30 'fence' 'fence_ln110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%lit_count_loc_load = load i32 %lit_count_loc"   --->   Operation 31 'load' 'lit_count_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%lit_count_flag_loc_load = load i32 %lit_count_flag_loc"   --->   Operation 32 'load' 'lit_count_flag_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (2.55ns)   --->   "%switch_ln110 = switch i32 %lit_count_loc_load, void %if.else43.i, i32 0, void %if.end49.i, i32 4096, void %if.end48.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:110->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 33 'switch' 'switch_ln110' <Predicate = true> <Delay = 2.55>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmpValue = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %lit_count_loc_load, i32 0" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:121->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 34 'bitconcatenate' 'tmpValue' <Predicate = (lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%br_ln0 = br void %if.end48.i"   --->   Operation 35 'br' 'br_ln0' <Predicate = (lit_count_loc_load != 0 & lit_count_loc_load != 4096)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.91>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%tmpValue_1 = phi i64 %tmpValue, void %if.else43.i, i64 17592236966665, void %if.then2.i"   --->   Operation 36 'phi' 'tmpValue_1' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%lit_count_flag = phi i32 %lit_count_flag_loc_load, void %if.else43.i, i32 1, void %if.then2.i"   --->   Operation 37 'phi' 'lit_count_flag' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 0.00>
ST_6 : Operation 38 [1/1] ( I:3.15ns O:3.15ns )   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %lenOffset_Stream, i64 %tmpValue_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:124->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 38 'write' 'write_ln124' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 3.15> <CoreInst = "FIFO_BRAM">   --->   Core 78 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 512> <FIFO>
ST_6 : Operation 39 [1/1] (1.58ns)   --->   "%br_ln125 = br void %if.end49.i" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:125->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 39 'br' 'br_ln125' <Predicate = (!icmp_ln51 & lit_count_loc_load != 0)> <Delay = 1.58>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%lit_count_flag_1 = phi i32 %lit_count_flag, void %if.end48.i, i32 %lit_count_flag_loc_load, void %if.then2.i"   --->   Operation 40 'phi' 'lit_count_flag_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %index_1" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 41 'zext' 'zext_ln127' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%max_lit_limit_addr = getelementptr i32 %max_lit_limit, i64 0, i64 %zext_ln127" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 42 'getelementptr' 'max_lit_limit_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 43 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln127 = store i32 %lit_count_flag_1, i3 %max_lit_limit_addr" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 43 'store' 'store_ln127' <Predicate = (!icmp_ln51)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln128 = br void %lz4CompressPart1<4096, 8>.exit" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:128->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 44 'br' 'br_ln128' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln394 = ret" [D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394]   --->   Operation 45 'ret' 'ret_ln394' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.000ns, clock uncertainty: 0.700ns.

 <State 1>: 6.300ns
The critical path consists of the following:
	fifo read operation ('input_size') on port 'input_size' [13]  (3.150 ns)
	fifo write operation ('write_ln45', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) on port 'input_size_c' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:45->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) [15]  (3.150 ns)

 <State 2>: 3.150ns
The critical path consists of the following:
	fifo read operation ('currentEncodedValue', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) on port 'boosterStream' (D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) [27]  (3.150 ns)

 <State 3>: 4.140ns
The critical path consists of the following:
	'add' operation 32 bit ('sub_i') [28]  (2.552 ns)
	'call' operation 0 bit ('call_ln63', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) to 'lz4CompressPart1<4096, 8>_Pipeline_lz4_divide' [30]  (1.588 ns)

 <State 4>: 4.140ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln63', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:63->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) to 'lz4CompressPart1<4096, 8>_Pipeline_lz4_divide' [30]  (4.140 ns)

 <State 5>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('lit_count_loc_load') on local variable 'lit_count_loc' [32]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('lit_count_flag') with incoming values : ('lit_count_flag_loc_load') [44]  (2.552 ns)
	blocking operation 1.588 ns on control path)

 <State 6>: 3.910ns
The critical path consists of the following:
	'phi' operation 32 bit ('lit_count_flag') with incoming values : ('lit_count_flag_loc_load') [40]  (0.000 ns)
	multiplexor before 'phi' operation 32 bit ('lit_count_flag') with incoming values : ('lit_count_flag_loc_load') [44]  (1.588 ns)
	'phi' operation 32 bit ('lit_count_flag') with incoming values : ('lit_count_flag_loc_load') [44]  (0.000 ns)
	'store' operation 0 bit ('store_ln127', D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:127->D:/Xillinx_Project/PROJECT/data_compression/L1/tests/lz4_compress/../../../L1/include/hw\lz4_compress.hpp:394) of variable 'lit_count_flag' on array 'max_lit_limit' [47]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
