#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Apr 19 22:16:13 2023
# Process ID: 20208
# Current directory: C:/Users/expecto/Desktop/COD_Lab/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24476 C:\Users\expecto\Desktop\COD_Lab\Lab2\Lab2.xpr
# Log file: C:/Users/expecto/Desktop/COD_Lab/Lab2/vivado.log
# Journal file: C:/Users/expecto/Desktop/COD_Lab/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 724.273 ; gain = 131.082
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_FIFO' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_default.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/coe.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_read_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/blk_write_first.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/dist_mem_gen_0.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_FIFO_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_taker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_8x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_FIFO
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
"xelab -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto dfc30d7aab23482aba932efeef899afd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_FIFO_behav xil_defaultlib.sim_FIFO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.edge_taker
Compiling module xil_defaultlib.LCU
Compiling module xil_defaultlib.SDU
Compiling module xil_defaultlib.register_file_8x4
Compiling module xil_defaultlib.FIFO
Compiling module xil_defaultlib.sim_FIFO
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_FIFO_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/sim_FIFO_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Apr 19 22:17:32 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_FIFO_behav -key {Behavioral:sim_1:Functional:sim_FIFO} -tclbatch {sim_FIFO.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_FIFO.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_FIFO_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 869.613 ; gain = 3.102
run 10 us
$finish called at time : 2322 ns : File "C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sim_1/new/sim_FIFO.v" Line 73
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FIFO
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1263.422 ; gain = 176.457
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FIFO' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'edge_taker' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6155] done synthesizing module 'edge_taker' (1#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/edge_taker.v:3]
INFO: [Synth 8-6157] synthesizing module 'LCU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
	Parameter IDLE bound to: 3'b000 
	Parameter ENQU bound to: 3'b001 
	Parameter DEQU bound to: 3'b010 
	Parameter ENQU_tmp bound to: 3'b011 
	Parameter DEQU_tmp bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'LCU' (2#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/LCU.v:3]
INFO: [Synth 8-6157] synthesizing module 'SDU' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'SDU' (3#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/SDU.v:1]
INFO: [Synth 8-6157] synthesizing module 'register_file_8x4' [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register_file_8x4' (4#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/register_8x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FIFO' (5#1) [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/sources_1/new/FIFO.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.613 ; gain = 215.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.613 ; gain = 215.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1302.613 ; gain = 215.648
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Finished Parsing XDC File [C:/Users/expecto/Desktop/COD_Lab/Lab2/Lab2.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1435.766 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.320 ; gain = 386.355
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1473.320 ; gain = 603.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1473.320 ; gain = 0.000
exit
