// Seed: 1571661027
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wire id_3
);
  wire id_5;
  module_2(
      id_3, id_3, id_2, id_3, id_2, id_1, id_0, id_0, id_2, id_2, id_1
  );
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    output wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input supply0 id_6,
    output supply0 id_7
);
  module_0(
      id_1, id_0, id_5, id_0
  );
  assign id_7 = 1;
endmodule
module module_2 #(
    parameter id_19 = 32'd91,
    parameter id_20 = 32'd88
) (
    input wor id_0,
    input tri1 id_1
    , id_12,
    output wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    output wor id_8,
    output uwire id_9,
    input tri id_10
);
  id_13(
      id_9, 1
  );
  assign id_2 = 1'h0 - id_1;
  initial id_12 = id_7;
  wire id_14;
  wire id_16, id_17;
  wire id_18;
  defparam id_19.id_20 = 1'b0;
  wire id_21;
endmodule
