Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  max10
Quartus root          :  c:/intelfpga_lite/20.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/20.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  PWMgeneration_top.vho
Sim SDF file          :  PWMgeneration_top__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File PWMgeneration_top_run_msim_gate_vhdl.do already exists - backing up current file as PWMgeneration_top_run_msim_gate_vhdl.do.bak11
Probing transcript
ModelSim-Altera Info: # Reading pref.tcl
ModelSim-Altera Info: # do PWMgeneration_top_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {PWMgeneration_top.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:46:06 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work PWMgeneration_top.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package fiftyfivenm_atom_pack
ModelSim-Altera Info: # -- Loading package fiftyfivenm_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Loading package dffeas_pack
ModelSim-Altera Info: # -- Loading package altera_primitives_components
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture structure of incdec_duty
ModelSim-Altera Info: # End time: 17:46:07 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:47:11 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 17:47:11 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:47:18 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 17:47:18 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:47:20 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # End time: 17:47:20 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 3
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 17:48:46 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft4by4a8".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft4by4a8
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 265 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 20000090 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 17:53:54 on May 27,2022, Elapsed time: 0:05:08
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 17:53:54 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/incdecduty_tb/delay_out
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft4fqzk1".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft4fqzk1
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 265 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 20000090 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:54:41 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 17:54:41 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 17:54:52 on May 27,2022, Elapsed time: 0:00:58
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 17:54:53 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Error: # ** Error: (vsim-13) Recompile work.incdec_duty because work.pwm_package has changed.
ModelSim-Altera Info: # ** Error (suppressible): (vsim-12) Recompile work.incdecduty_tb(testbench) after work.incdec_duty is recompiled.
ModelSim-Altera Error: # ** Error: (vsim-13) Recompile work.incdecduty_tb(testbench) because work.pwm_package has changed.
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # End time: 17:54:53 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 3, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:55:16 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 17:55:16 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 17:55:19 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # End time: 17:55:20 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 3
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 17:55:29 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftr1a5xi".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftr1a5xi
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 265 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 20000090 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: run
ModelSim-Altera Info: # Cannot continue because of fatal error.
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:00:32 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 18:00:32 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:00:37 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 18:00:37 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:00:39 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # End time: 18:00:39 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 4
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 18:00:54 on May 27,2022, Elapsed time: 0:05:25
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 18:00:54 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -position insertpoint sim:/incdecduty_tb/*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft3e542a".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft3e542a
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 265 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 20000090 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Break key hit
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:12:34 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 18:12:34 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:12:37 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 18:12:37 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 18:12:39 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(51): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Warning: # ** Warning: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd(63): (vcom-1207) An abstract literal and an identifier must have a separator between them.
ModelSim-Altera Info: # End time: 18:12:40 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 4
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 18:12:52 on May 27,2022, Elapsed time: 0:11:58
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 18:12:52 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft38wjtq".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft38wjtq
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 278 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 20000090 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:58:44 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 22:58:45 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:58:48 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 22:58:48 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 22:58:51 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 22:58:51 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 22:59:20 on May 27,2022, Elapsed time: 4:46:28
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 22:59:20 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftib9yzr".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftib9yzr
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:32:39 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 23:32:40 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # Load canceled
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 23:33:36 on May 27,2022, Elapsed time: 0:34:16
ModelSim-Altera Info: # Errors: 0, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 23:33:36 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlfts1v2fd".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlfts1v2fd
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 278 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 50000060 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: run
ModelSim-Altera Info: # Cannot continue because of fatal error.
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:35:40 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 23:35:40 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 23:35:56 on May 27,2022, Elapsed time: 0:02:20
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 23:35:56 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftsq1hh3".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftsq1hh3
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 278 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 50000060 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:37:27 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 23:37:27 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 23:37:46 on May 27,2022, Elapsed time: 0:01:50
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 23:37:46 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -position insertpoint sim:/incdecduty_tb/*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftsj4bb3".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftsj4bb3
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 278 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 50000060 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:38:55 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 23:38:56 on May 27,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 23:39:10 on May 27,2022, Elapsed time: 0:01:24
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 23:39:10 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftr89qq1".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftr89qq1
ModelSim-Altera Info: run
ModelSim-Altera Error: # ** Fatal: (vsim-3421) Value 278 is out of range 0 to 260.
ModelSim-Altera Info: #    Time: 50000060 ns  Iteration: 1  Process: /incdecduty_tb/UUTincdec/CLK_incdec_process File: C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd Line: 95
ModelSim-Altera Info: # Fatal error in Process CLK_incdec_process at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd line 95
ModelSim-Altera Info: # 
ModelSim-Altera Info: # HDL call sequence:
ModelSim-Altera Info: # Stopped at C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 95 Process CLK_incdec_process
ModelSim-Altera Info: # 
ModelSim-Altera Info: # Can't move the Now cursor.
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 23:43:15 on May 27,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 23:43:15 on May 27,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 23:43:36 on May 27,2022, Elapsed time: 0:04:26
ModelSim-Altera Info: # Errors: 1, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 23:43:36 on May 27,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -r /*
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlftffnxfb".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlftffnxfb
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 00:06:13 on May 28,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 00:06:14 on May 28,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 00:06:41 on May 28,2022, Elapsed time: 0:23:05
ModelSim-Altera Info: # Errors: 0, Warnings: 2
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 00:06:41 on May 28,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 00:06:58 on May 28,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/PWM_pkg.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Compiling package PWM_package
ModelSim-Altera Info: # -- Compiling package body PWM_package
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # End time: 00:06:59 on May 28,2022, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 00:07:02 on May 28,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdec_duty.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Compiling entity incdec_duty
ModelSim-Altera Info: # -- Compiling architecture behavior of incdec_duty
ModelSim-Altera Info: # End time: 00:07:02 on May 28,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vcom -reportprogress 300 -work work {C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
ModelSim-Altera Info: # Start time: 00:07:05 on May 28,2022
ModelSim-Altera Info: # vcom -reportprogress 300 -work work C:/Users/PC/OneDrive - Universidad de Oviedo/PhD/GitHub/Buckboost-OpenLoopPWM/VHDL/PWMgenerationv1/incdecduty_tb.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package NUMERIC_STD
ModelSim-Altera Info: # -- Compiling entity incdecduty_tb
ModelSim-Altera Info: # -- Compiling architecture TestBench of incdecduty_tb
ModelSim-Altera Info: # -- Loading package std_logic_arith
ModelSim-Altera Info: # -- Loading package STD_LOGIC_UNSIGNED
ModelSim-Altera Info: # -- Loading package PWM_package
ModelSim-Altera Info: # -- Loading entity incdec_duty
ModelSim-Altera Info: # End time: 00:07:05 on May 28,2022, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: vsim -gui -l msim_transcript work.incdecduty_tb
ModelSim-Altera Info: # End time: 00:07:24 on May 28,2022, Elapsed time: 0:00:43
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # vsim -gui -l msim_transcript work.incdecduty_tb 
ModelSim-Altera Info: # Start time: 00:07:24 on May 28,2022
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading ieee.numeric_std(body)
ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)
ModelSim-Altera Info: # Loading ieee.std_logic_unsigned(body)
ModelSim-Altera Info: # Loading work.pwm_package(body)
ModelSim-Altera Info: # Loading work.incdecduty_tb(testbench)
ModelSim-Altera Info: # Loading work.incdec_duty(behavior)
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/incdecduty_tb/Reset \
ModelSim-Altera Info: sim:/incdecduty_tb/Clk \
ModelSim-Altera Info: sim:/incdecduty_tb/incdec \
ModelSim-Altera Info: sim:/incdecduty_tb/incdec_btn \
ModelSim-Altera Info: sim:/incdecduty_tb/delay_incdec_btn \
ModelSim-Altera Info: sim:/incdecduty_tb/d1d2 \
ModelSim-Altera Info: sim:/incdecduty_tb/sel \
ModelSim-Altera Info: sim:/incdecduty_tb/d1 \
ModelSim-Altera Info: sim:/incdecduty_tb/d2 \
ModelSim-Altera Info: sim:/incdecduty_tb/delay_out
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
ModelSim-Altera Info: #           File in use by: PC  Hostname: LAPTOP-4BJ0KFSO  ProcessID: 19312
ModelSim-Altera Info: #           Attempting to use alternate WLF file "./wlft09m9ce".
ModelSim-Altera Warning: # ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
ModelSim-Altera Info: #           Using alternate file: ./wlft09m9ce
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/incdecduty_tb/UUTincdec/d2_act
ModelSim-Altera Info: restart
ModelSim-Altera Info: # ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
ModelSim-Altera Info: run
ModelSim-Altera Info: run
ModelSim-Altera Info: # End time: 19:42:17 on May 28,2022, Elapsed time: 19:34:53
ModelSim-Altera Info: # Errors: 0, Warnings: 0
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
                set savedCode $::errorCode
                set savedInfo $::errorInfo
                error $result $..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
            set status 1
            if [ info exists ::errorCode ] {
                set save..."
    (procedure "run_sim" line 74)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
            set savedCode $::errorCode
            set savedInfo $::errorInfo
            error "$result" $savedInfo ..."
    (procedure "run_eda_simulation_tool" line 334)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
