

================================================================
== Vitis HLS Report for 'bin_conv'
================================================================
* Date:           Fri Dec 13 13:11:35 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.596 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+--------+---------+---------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |   max   |    min   |    max    |   min  |   max   |   Type  |
    +---------+---------+----------+-----------+--------+---------+---------+
    |   182585|  3336804|  1.826 ms|  33.368 ms|  182585|  3336804|       no|
    +---------+---------+----------+-----------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) |   Iteration   |  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+---------------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_240_2      |     2048|     2048|             64|          -|          -|       32|        no|
        |- LOOP_PHASES           |   180520|  3268928|  22565 ~ 51077|          -|          -|   8 ~ 64|        no|
        | + LOOP_WORDS_IN_PHASE  |    22560|    51072|      705 ~ 798|          -|          -|  32 ~ 64|        no|
        |  ++ LOOP_CONVOLVERS    |      538|      538|            269|          -|          -|        2|        no|
        |- LOOP_ACC_PHASES       |        0|    65751|     201 ~ 2121|          -|          -|   0 ~ 31|        no|
        +------------------------+---------+---------+---------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 156
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 69 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 5 
69 --> 70 82 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 77 69 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 81 
80 --> 79 
81 --> 73 
82 --> 83 153 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 148 
148 --> 149 
149 --> 150 
150 --> 151 
151 --> 152 
152 --> 82 
153 --> 154 
154 --> 155 
155 --> 156 
156 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%norm_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %norm_mode"   --->   Operation 157 'read' 'norm_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%width_mode_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %width_mode"   --->   Operation 158 'read' 'width_mode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%new_batch_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %new_batch"   --->   Operation 159 'read' 'new_batch_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%o_index_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %o_index"   --->   Operation 160 'read' 'o_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%n_inputs_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %n_inputs"   --->   Operation 161 'read' 'n_inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%d_o_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_o_idx"   --->   Operation 162 'read' 'd_o_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%d_i_idx_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %d_i_idx"   --->   Operation 163 'read' 'd_i_idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%nc_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %nc"   --->   Operation 164 'read' 'nc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%fixed_temp_V_0_0_loc = alloca i64 1"   --->   Operation 165 'alloca' 'fixed_temp_V_0_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%fixed_temp_V_1_0_loc = alloca i64 1"   --->   Operation 166 'alloca' 'fixed_temp_V_1_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%fixed_temp_V_2_0_loc = alloca i64 1"   --->   Operation 167 'alloca' 'fixed_temp_V_2_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%fixed_temp_V_3_0_loc = alloca i64 1"   --->   Operation 168 'alloca' 'fixed_temp_V_3_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%fixed_temp_V_4_0_loc = alloca i64 1"   --->   Operation 169 'alloca' 'fixed_temp_V_4_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%fixed_temp_V_5_0_loc = alloca i64 1"   --->   Operation 170 'alloca' 'fixed_temp_V_5_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%fixed_temp_V_6_0_loc = alloca i64 1"   --->   Operation 171 'alloca' 'fixed_temp_V_6_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%fixed_temp_V_7_0_loc = alloca i64 1"   --->   Operation 172 'alloca' 'fixed_temp_V_7_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%fixed_temp_V_8_0_loc = alloca i64 1"   --->   Operation 173 'alloca' 'fixed_temp_V_8_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%fixed_temp_V_9_0_loc = alloca i64 1"   --->   Operation 174 'alloca' 'fixed_temp_V_9_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%fixed_temp_V_10_0_loc = alloca i64 1"   --->   Operation 175 'alloca' 'fixed_temp_V_10_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%fixed_temp_V_11_0_loc = alloca i64 1"   --->   Operation 176 'alloca' 'fixed_temp_V_11_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%fixed_temp_V_12_0_loc = alloca i64 1"   --->   Operation 177 'alloca' 'fixed_temp_V_12_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%fixed_temp_V_13_0_loc = alloca i64 1"   --->   Operation 178 'alloca' 'fixed_temp_V_13_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%fixed_temp_V_14_0_loc = alloca i64 1"   --->   Operation 179 'alloca' 'fixed_temp_V_14_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%fixed_temp_V_15_0_loc = alloca i64 1"   --->   Operation 180 'alloca' 'fixed_temp_V_15_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%fixed_temp_V_16_0_loc = alloca i64 1"   --->   Operation 181 'alloca' 'fixed_temp_V_16_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%fixed_temp_V_17_0_loc = alloca i64 1"   --->   Operation 182 'alloca' 'fixed_temp_V_17_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%fixed_temp_V_18_0_loc = alloca i64 1"   --->   Operation 183 'alloca' 'fixed_temp_V_18_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%fixed_temp_V_19_0_loc = alloca i64 1"   --->   Operation 184 'alloca' 'fixed_temp_V_19_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%fixed_temp_V_20_0_loc = alloca i64 1"   --->   Operation 185 'alloca' 'fixed_temp_V_20_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%fixed_temp_V_21_0_loc = alloca i64 1"   --->   Operation 186 'alloca' 'fixed_temp_V_21_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%fixed_temp_V_22_0_loc = alloca i64 1"   --->   Operation 187 'alloca' 'fixed_temp_V_22_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%fixed_temp_V_23_0_loc = alloca i64 1"   --->   Operation 188 'alloca' 'fixed_temp_V_23_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%fixed_temp_V_24_0_loc = alloca i64 1"   --->   Operation 189 'alloca' 'fixed_temp_V_24_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%fixed_temp_V_25_0_loc = alloca i64 1"   --->   Operation 190 'alloca' 'fixed_temp_V_25_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%fixed_temp_V_26_0_loc = alloca i64 1"   --->   Operation 191 'alloca' 'fixed_temp_V_26_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%fixed_temp_V_27_0_loc = alloca i64 1"   --->   Operation 192 'alloca' 'fixed_temp_V_27_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%fixed_temp_V_28_0_loc = alloca i64 1"   --->   Operation 193 'alloca' 'fixed_temp_V_28_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%fixed_temp_V_29_0_loc = alloca i64 1"   --->   Operation 194 'alloca' 'fixed_temp_V_29_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%fixed_temp_V_30_0_loc = alloca i64 1"   --->   Operation 195 'alloca' 'fixed_temp_V_30_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%fixed_temp_V_31_0_loc = alloca i64 1"   --->   Operation 196 'alloca' 'fixed_temp_V_31_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%fixed_temp_V_32_0_loc = alloca i64 1"   --->   Operation 197 'alloca' 'fixed_temp_V_32_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%fixed_temp_V_33_0_loc = alloca i64 1"   --->   Operation 198 'alloca' 'fixed_temp_V_33_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%fixed_temp_V_34_0_loc = alloca i64 1"   --->   Operation 199 'alloca' 'fixed_temp_V_34_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%fixed_temp_V_35_0_loc = alloca i64 1"   --->   Operation 200 'alloca' 'fixed_temp_V_35_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%fixed_temp_V_36_0_loc = alloca i64 1"   --->   Operation 201 'alloca' 'fixed_temp_V_36_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%fixed_temp_V_37_0_loc = alloca i64 1"   --->   Operation 202 'alloca' 'fixed_temp_V_37_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%fixed_temp_V_38_0_loc = alloca i64 1"   --->   Operation 203 'alloca' 'fixed_temp_V_38_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%fixed_temp_V_39_0_loc = alloca i64 1"   --->   Operation 204 'alloca' 'fixed_temp_V_39_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%fixed_temp_V_40_0_loc = alloca i64 1"   --->   Operation 205 'alloca' 'fixed_temp_V_40_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%fixed_temp_V_41_0_loc = alloca i64 1"   --->   Operation 206 'alloca' 'fixed_temp_V_41_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%fixed_temp_V_42_0_loc = alloca i64 1"   --->   Operation 207 'alloca' 'fixed_temp_V_42_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%fixed_temp_V_43_0_loc = alloca i64 1"   --->   Operation 208 'alloca' 'fixed_temp_V_43_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%fixed_temp_V_44_0_loc = alloca i64 1"   --->   Operation 209 'alloca' 'fixed_temp_V_44_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%fixed_temp_V_45_0_loc = alloca i64 1"   --->   Operation 210 'alloca' 'fixed_temp_V_45_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%fixed_temp_V_46_0_loc = alloca i64 1"   --->   Operation 211 'alloca' 'fixed_temp_V_46_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%fixed_temp_V_47_0_loc = alloca i64 1"   --->   Operation 212 'alloca' 'fixed_temp_V_47_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%fixed_temp_V_48_0_loc = alloca i64 1"   --->   Operation 213 'alloca' 'fixed_temp_V_48_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%fixed_temp_V_49_0_loc = alloca i64 1"   --->   Operation 214 'alloca' 'fixed_temp_V_49_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%fixed_temp_V_50_0_loc = alloca i64 1"   --->   Operation 215 'alloca' 'fixed_temp_V_50_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%fixed_temp_V_51_0_loc = alloca i64 1"   --->   Operation 216 'alloca' 'fixed_temp_V_51_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%fixed_temp_V_52_0_loc = alloca i64 1"   --->   Operation 217 'alloca' 'fixed_temp_V_52_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%fixed_temp_V_53_0_loc = alloca i64 1"   --->   Operation 218 'alloca' 'fixed_temp_V_53_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%fixed_temp_V_54_0_loc = alloca i64 1"   --->   Operation 219 'alloca' 'fixed_temp_V_54_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%fixed_temp_V_55_0_loc = alloca i64 1"   --->   Operation 220 'alloca' 'fixed_temp_V_55_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%fixed_temp_V_56_0_loc = alloca i64 1"   --->   Operation 221 'alloca' 'fixed_temp_V_56_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%fixed_temp_V_57_0_loc = alloca i64 1"   --->   Operation 222 'alloca' 'fixed_temp_V_57_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%fixed_temp_V_58_0_loc = alloca i64 1"   --->   Operation 223 'alloca' 'fixed_temp_V_58_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%fixed_temp_V_59_0_loc = alloca i64 1"   --->   Operation 224 'alloca' 'fixed_temp_V_59_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%fixed_temp_V_60_0_loc = alloca i64 1"   --->   Operation 225 'alloca' 'fixed_temp_V_60_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%fixed_temp_V_61_0_loc = alloca i64 1"   --->   Operation 226 'alloca' 'fixed_temp_V_61_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%fixed_temp_V_62_0_loc = alloca i64 1"   --->   Operation 227 'alloca' 'fixed_temp_V_62_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%fixed_temp_V_63_0_loc = alloca i64 1"   --->   Operation 228 'alloca' 'fixed_temp_V_63_0_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_2_loc = alloca i64 1"   --->   Operation 229 'alloca' 'wt_word_buffer_V_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_2_loc = alloca i64 1"   --->   Operation 230 'alloca' 'wt_word_buffer_V_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%ret_V_30 = trunc i15 %o_index_read"   --->   Operation 231 'trunc' 'ret_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%line_buffer_0 = alloca i64 1"   --->   Operation 232 'alloca' 'line_buffer_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%line_buffer_1 = alloca i64 1"   --->   Operation 233 'alloca' 'line_buffer_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%line_buffer_2 = alloca i64 1"   --->   Operation 234 'alloca' 'line_buffer_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%fixed_buffer_V = alloca i64 1" [Accel.cpp:210]   --->   Operation 235 'alloca' 'fixed_buffer_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%word_buffer_V = alloca i64 1" [Accel.cpp:213]   --->   Operation 236 'alloca' 'word_buffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%old_word_buffer_V = alloca i64 1" [Accel.cpp:214]   --->   Operation 237 'alloca' 'old_word_buffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%conv_out_buffer_V = alloca i64 1" [Accel.cpp:215]   --->   Operation 238 'alloca' 'conv_out_buffer_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%lb = alloca i64 1" [Accel.cpp:217]   --->   Operation 239 'alloca' 'lb' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%rb = alloca i64 1" [Accel.cpp:218]   --->   Operation 240 'alloca' 'rb' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i2 %width_mode_read"   --->   Operation 241 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.57ns)   --->   "%log_width_V = add i3 %zext_ln186, i3 3"   --->   Operation 242 'add' 'log_width_V' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %width_mode_read, i1 0" [Accel.cpp:196]   --->   Operation 243 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i3 %shl_ln" [Accel.cpp:196]   --->   Operation 244 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.52ns)   --->   "%shl_ln196 = shl i7 1, i7 %zext_ln196" [Accel.cpp:196]   --->   Operation 245 'shl' 'shl_ln196' <Predicate = true> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%words_per_image_V = trunc i7 %shl_ln196"   --->   Operation 246 'trunc' 'words_per_image_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %n_inputs_read, i32 1, i32 15" [Accel.cpp:197]   --->   Operation 247 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln198 = zext i3 %log_width_V" [Accel.cpp:198]   --->   Operation 248 'zext' 'zext_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %log_width_V, i1 0" [Accel.cpp:198]   --->   Operation 249 'bitconcatenate' 'shl_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln198_1 = zext i4 %shl_ln2" [Accel.cpp:198]   --->   Operation 250 'zext' 'zext_ln198_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.79ns)   --->   "%images_per_phase = lshr i13 2048, i13 %zext_ln198_1" [Accel.cpp:198]   --->   Operation 251 'lshr' 'images_per_phase' <Predicate = true> <Delay = 0.79> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln222 = br i1 %new_batch_read, void %if.end, void %if.then" [Accel.cpp:222]   --->   Operation 252 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.38ns)   --->   "%store_ln222 = store i16 0, i16 %wt_addr_V" [Accel.cpp:222]   --->   Operation 253 'store' 'store_ln222' <Predicate = (new_batch_read)> <Delay = 0.38>
ST_1 : Operation 254 [1/1] (0.38ns)   --->   "%store_ln222 = store i3 0, i3 %wt_offset_V" [Accel.cpp:222]   --->   Operation 254 'store' 'store_ln222' <Predicate = (new_batch_read)> <Delay = 0.38>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln222 = br void %if.end" [Accel.cpp:222]   --->   Operation 255 'br' 'br_ln222' <Predicate = (new_batch_read)> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 256 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.52ns)   --->   "%shl_ln227 = shl i7 1, i7 %zext_ln198" [Accel.cpp:227]   --->   Operation 257 'shl' 'shl_ln227' <Predicate = true> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%w_div_8_V = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %shl_ln227, i32 3, i32 6"   --->   Operation 258 'partselect' 'w_div_8_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.57ns)   --->   "%sub_ln455 = sub i3 4, i3 %zext_ln186"   --->   Operation 259 'sub' 'sub_ln455' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln948 = zext i3 %sub_ln455"   --->   Operation 260 'zext' 'zext_ln948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.59ns)   --->   "%lshr_ln948 = lshr i5 15, i5 %zext_ln948"   --->   Operation 261 'lshr' 'lshr_ln948' <Predicate = true> <Delay = 0.59> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%r_V = trunc i5 %lshr_ln948"   --->   Operation 262 'trunc' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%ret_V_27 = trunc i5 %lshr_ln948"   --->   Operation 263 'trunc' 'ret_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%ret_V_26 = trunc i5 %lshr_ln948"   --->   Operation 264 'trunc' 'ret_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%lb_addr = getelementptr i1 %lb, i64 0, i64 0" [Accel.cpp:234]   --->   Operation 265 'getelementptr' 'lb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 1, i3 %lb_addr" [Accel.cpp:234]   --->   Operation 266 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 267 [1/1] (0.65ns)   --->   "%icmp_ln1019 = icmp_eq  i4 %w_div_8_V, i4 1"   --->   Operation 267 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%rb_addr = getelementptr i1 %rb, i64 0, i64 0" [Accel.cpp:235]   --->   Operation 268 'getelementptr' 'rb_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019, i3 %rb_addr" [Accel.cpp:235]   --->   Operation 269 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 270 [1/1] (0.12ns)   --->   "%xor_ln1019 = xor i1 %ret_V_26, i1 1"   --->   Operation 270 'xor' 'xor_ln1019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%lb_addr_2 = getelementptr i1 %lb, i64 0, i64 1" [Accel.cpp:234]   --->   Operation 271 'getelementptr' 'lb_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %xor_ln1019, i3 %lb_addr_2" [Accel.cpp:234]   --->   Operation 272 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_1)   --->   "%select_ln1019 = select i1 %ret_V_26, i4 2, i4 1"   --->   Operation 273 'select' 'select_ln1019' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.65ns) (out node of the LUT)   --->   "%icmp_ln1019_1 = icmp_eq  i4 %select_ln1019, i4 %w_div_8_V"   --->   Operation 274 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%rb_addr_2 = getelementptr i1 %rb, i64 0, i64 1" [Accel.cpp:235]   --->   Operation 275 'getelementptr' 'rb_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_1, i3 %rb_addr_2" [Accel.cpp:235]   --->   Operation 276 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %lshr_ln948, i32 1"   --->   Operation 277 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_2)   --->   "%ret_V = or i2 %ret_V_27, i2 1"   --->   Operation 278 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_2)   --->   "%zext_ln1495 = zext i2 %ret_V"   --->   Operation 279 'zext' 'zext_ln1495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.65ns) (out node of the LUT)   --->   "%icmp_ln1019_2 = icmp_eq  i4 %zext_ln1495, i4 %w_div_8_V"   --->   Operation 280 'icmp' 'icmp_ln1019_2' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.34ns)   --->   "%icmp_ln1019_3 = icmp_eq  i2 %ret_V_27, i2 0"   --->   Operation 281 'icmp' 'icmp_ln1019_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln1495_1 = zext i2 %ret_V_27"   --->   Operation 282 'zext' 'zext_ln1495_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.43ns)   --->   "%ret_V_17 = add i3 %zext_ln1495_1, i3 1"   --->   Operation 283 'add' 'ret_V_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1495_2 = zext i3 %ret_V_17"   --->   Operation 284 'zext' 'zext_ln1495_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.65ns)   --->   "%icmp_ln1019_4 = icmp_eq  i4 %zext_ln1495_2, i4 %w_div_8_V"   --->   Operation 285 'icmp' 'icmp_ln1019_4' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_276 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %lshr_ln948, i32 2"   --->   Operation 286 'bitselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%ret_V_28 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i2, i1 %tmp_276, i2 0"   --->   Operation 287 'bitconcatenate' 'ret_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.49ns)   --->   "%icmp_ln1019_5 = icmp_eq  i3 %ret_V_28, i3 0"   --->   Operation 288 'icmp' 'icmp_ln1019_5' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_6)   --->   "%ret_V_19 = or i3 %ret_V_28, i3 1"   --->   Operation 289 'or' 'ret_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_6)   --->   "%zext_ln1495_3 = zext i3 %ret_V_19"   --->   Operation 290 'zext' 'zext_ln1495_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.65ns) (out node of the LUT)   --->   "%icmp_ln1019_6 = icmp_eq  i4 %zext_ln1495_3, i4 %w_div_8_V"   --->   Operation 291 'icmp' 'icmp_ln1019_6' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%ret_V_29 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %tmp_276, i1 0, i1 %ret_V_26"   --->   Operation 292 'bitconcatenate' 'ret_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.49ns)   --->   "%icmp_ln1019_7 = icmp_eq  i3 %ret_V_29, i3 0"   --->   Operation 293 'icmp' 'icmp_ln1019_7' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1495_4 = zext i3 %ret_V_29"   --->   Operation 294 'zext' 'zext_ln1495_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.57ns)   --->   "%ret_V_21 = add i4 %zext_ln1495_4, i4 1"   --->   Operation 295 'add' 'ret_V_21' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.65ns)   --->   "%icmp_ln1019_8 = icmp_eq  i4 %ret_V_21, i4 %w_div_8_V"   --->   Operation 296 'icmp' 'icmp_ln1019_8' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%tmp_341 = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %lshr_ln948, i32 1, i32 2"   --->   Operation 297 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.34ns)   --->   "%icmp_ln1019_9 = icmp_eq  i2 %tmp_341, i2 0"   --->   Operation 298 'icmp' 'icmp_ln1019_9' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_10)   --->   "%ret_V_22 = or i3 %r_V, i3 1"   --->   Operation 299 'or' 'ret_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1019_10)   --->   "%zext_ln1495_5 = zext i3 %ret_V_22"   --->   Operation 300 'zext' 'zext_ln1495_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.65ns) (out node of the LUT)   --->   "%icmp_ln1019_10 = icmp_eq  i4 %zext_ln1495_5, i4 %w_div_8_V"   --->   Operation 301 'icmp' 'icmp_ln1019_10' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.49ns)   --->   "%icmp_ln1019_11 = icmp_eq  i3 %r_V, i3 0"   --->   Operation 302 'icmp' 'icmp_ln1019_11' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln1495_6 = zext i3 %r_V"   --->   Operation 303 'zext' 'zext_ln1495_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.57ns)   --->   "%ret_V_24 = add i4 %zext_ln1495_6, i4 1"   --->   Operation 304 'add' 'ret_V_24' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.65ns)   --->   "%icmp_ln1019_12 = icmp_eq  i4 %ret_V_24, i4 %w_div_8_V"   --->   Operation 305 'icmp' 'icmp_ln1019_12' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.38ns)   --->   "%store_ln240 = store i6 0, i6 %i_V" [Accel.cpp:240]   --->   Operation 306 'store' 'store_ln240' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.76>
ST_2 : Operation 307 [1/1] (0.12ns)   --->   "%xor_ln1019_1 = xor i1 %tmp, i1 1"   --->   Operation 307 'xor' 'xor_ln1019_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%lb_addr_3 = getelementptr i1 %lb, i64 0, i64 2" [Accel.cpp:234]   --->   Operation 308 'getelementptr' 'lb_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %xor_ln1019_1, i3 %lb_addr_3" [Accel.cpp:234]   --->   Operation 309 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%rb_addr_3 = getelementptr i1 %rb, i64 0, i64 2" [Accel.cpp:235]   --->   Operation 310 'getelementptr' 'rb_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_2, i3 %rb_addr_3" [Accel.cpp:235]   --->   Operation 311 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%lb_addr_4 = getelementptr i1 %lb, i64 0, i64 3" [Accel.cpp:234]   --->   Operation 312 'getelementptr' 'lb_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %icmp_ln1019_3, i3 %lb_addr_4" [Accel.cpp:234]   --->   Operation 313 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 314 [1/1] (0.00ns)   --->   "%rb_addr_4 = getelementptr i1 %rb, i64 0, i64 3" [Accel.cpp:235]   --->   Operation 314 'getelementptr' 'rb_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 315 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_4, i3 %rb_addr_4" [Accel.cpp:235]   --->   Operation 315 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 0.63>
ST_3 : Operation 316 [1/1] (0.00ns)   --->   "%lb_addr_5 = getelementptr i1 %lb, i64 0, i64 4" [Accel.cpp:234]   --->   Operation 316 'getelementptr' 'lb_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 317 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %icmp_ln1019_5, i3 %lb_addr_5" [Accel.cpp:234]   --->   Operation 317 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 318 [1/1] (0.00ns)   --->   "%rb_addr_5 = getelementptr i1 %rb, i64 0, i64 4" [Accel.cpp:235]   --->   Operation 318 'getelementptr' 'rb_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 319 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_6, i3 %rb_addr_5" [Accel.cpp:235]   --->   Operation 319 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 320 [1/1] (0.00ns)   --->   "%lb_addr_6 = getelementptr i1 %lb, i64 0, i64 5" [Accel.cpp:234]   --->   Operation 320 'getelementptr' 'lb_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 321 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %icmp_ln1019_7, i3 %lb_addr_6" [Accel.cpp:234]   --->   Operation 321 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_3 : Operation 322 [1/1] (0.00ns)   --->   "%rb_addr_6 = getelementptr i1 %rb, i64 0, i64 5" [Accel.cpp:235]   --->   Operation 322 'getelementptr' 'rb_addr_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 323 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_8, i3 %rb_addr_6" [Accel.cpp:235]   --->   Operation 323 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 4 <SV = 3> <Delay = 0.63>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%lb_addr_7 = getelementptr i1 %lb, i64 0, i64 6" [Accel.cpp:234]   --->   Operation 324 'getelementptr' 'lb_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %icmp_ln1019_9, i3 %lb_addr_7" [Accel.cpp:234]   --->   Operation 325 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%rb_addr_7 = getelementptr i1 %rb, i64 0, i64 6" [Accel.cpp:235]   --->   Operation 326 'getelementptr' 'rb_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_10, i3 %rb_addr_7" [Accel.cpp:235]   --->   Operation 327 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%lb_addr_8 = getelementptr i1 %lb, i64 0, i64 7" [Accel.cpp:234]   --->   Operation 328 'getelementptr' 'lb_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.63ns)   --->   "%store_ln234 = store i1 %icmp_ln1019_11, i3 %lb_addr_8" [Accel.cpp:234]   --->   Operation 329 'store' 'store_ln234' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%rb_addr_8 = getelementptr i1 %rb, i64 0, i64 7" [Accel.cpp:235]   --->   Operation 330 'getelementptr' 'rb_addr_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.63ns)   --->   "%store_ln235 = store i1 %icmp_ln1019_12, i3 %rb_addr_8" [Accel.cpp:235]   --->   Operation 331 'store' 'store_ln235' <Predicate = true> <Delay = 0.63> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.63> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc151" [Accel.cpp:240]   --->   Operation 332 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%i_V_11 = load i6 %i_V" [Accel.cpp:243]   --->   Operation 333 'load' 'i_V_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln243 = trunc i6 %i_V_11" [Accel.cpp:243]   --->   Operation 334 'trunc' 'trunc_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln243, i6 0" [Accel.cpp:243]   --->   Operation 335 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i11 %tmp_s" [Accel.cpp:243]   --->   Operation 336 'zext' 'zext_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243" [Accel.cpp:243]   --->   Operation 337 'getelementptr' 'fixed_buffer_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%or_ln243 = or i11 %tmp_s, i11 1" [Accel.cpp:243]   --->   Operation 338 'or' 'or_ln243' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i11 %or_ln243" [Accel.cpp:243]   --->   Operation 339 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_1 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_1" [Accel.cpp:243]   --->   Operation 340 'getelementptr' 'fixed_buffer_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln243_1 = or i11 %tmp_s, i11 2" [Accel.cpp:243]   --->   Operation 341 'or' 'or_ln243_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln243_2 = zext i11 %or_ln243_1" [Accel.cpp:243]   --->   Operation 342 'zext' 'zext_ln243_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_2 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_2" [Accel.cpp:243]   --->   Operation 343 'getelementptr' 'fixed_buffer_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln243_2 = or i11 %tmp_s, i11 3" [Accel.cpp:243]   --->   Operation 344 'or' 'or_ln243_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln243_3 = zext i11 %or_ln243_2" [Accel.cpp:243]   --->   Operation 345 'zext' 'zext_ln243_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_3 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_3" [Accel.cpp:243]   --->   Operation 346 'getelementptr' 'fixed_buffer_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%or_ln243_3 = or i11 %tmp_s, i11 4" [Accel.cpp:243]   --->   Operation 347 'or' 'or_ln243_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln243_4 = zext i11 %or_ln243_3" [Accel.cpp:243]   --->   Operation 348 'zext' 'zext_ln243_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_4 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_4" [Accel.cpp:243]   --->   Operation 349 'getelementptr' 'fixed_buffer_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln243_4 = or i11 %tmp_s, i11 5" [Accel.cpp:243]   --->   Operation 350 'or' 'or_ln243_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln243_5 = zext i11 %or_ln243_4" [Accel.cpp:243]   --->   Operation 351 'zext' 'zext_ln243_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_5 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_5" [Accel.cpp:243]   --->   Operation 352 'getelementptr' 'fixed_buffer_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%or_ln243_5 = or i11 %tmp_s, i11 6" [Accel.cpp:243]   --->   Operation 353 'or' 'or_ln243_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln243_6 = zext i11 %or_ln243_5" [Accel.cpp:243]   --->   Operation 354 'zext' 'zext_ln243_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_6 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_6" [Accel.cpp:243]   --->   Operation 355 'getelementptr' 'fixed_buffer_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [1/1] (0.00ns)   --->   "%or_ln243_6 = or i11 %tmp_s, i11 7" [Accel.cpp:243]   --->   Operation 356 'or' 'or_ln243_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln243_7 = zext i11 %or_ln243_6" [Accel.cpp:243]   --->   Operation 357 'zext' 'zext_ln243_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_7 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_7" [Accel.cpp:243]   --->   Operation 358 'getelementptr' 'fixed_buffer_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%or_ln243_7 = or i11 %tmp_s, i11 8" [Accel.cpp:243]   --->   Operation 359 'or' 'or_ln243_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln243_8 = zext i11 %or_ln243_7" [Accel.cpp:243]   --->   Operation 360 'zext' 'zext_ln243_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_8 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_8" [Accel.cpp:243]   --->   Operation 361 'getelementptr' 'fixed_buffer_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [1/1] (0.00ns)   --->   "%or_ln243_8 = or i11 %tmp_s, i11 9" [Accel.cpp:243]   --->   Operation 362 'or' 'or_ln243_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln243_9 = zext i11 %or_ln243_8" [Accel.cpp:243]   --->   Operation 363 'zext' 'zext_ln243_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_9 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_9" [Accel.cpp:243]   --->   Operation 364 'getelementptr' 'fixed_buffer_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%or_ln243_9 = or i11 %tmp_s, i11 10" [Accel.cpp:243]   --->   Operation 365 'or' 'or_ln243_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln243_10 = zext i11 %or_ln243_9" [Accel.cpp:243]   --->   Operation 366 'zext' 'zext_ln243_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_10 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_10" [Accel.cpp:243]   --->   Operation 367 'getelementptr' 'fixed_buffer_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [1/1] (0.00ns)   --->   "%or_ln243_10 = or i11 %tmp_s, i11 11" [Accel.cpp:243]   --->   Operation 368 'or' 'or_ln243_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln243_11 = zext i11 %or_ln243_10" [Accel.cpp:243]   --->   Operation 369 'zext' 'zext_ln243_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_11 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_11" [Accel.cpp:243]   --->   Operation 370 'getelementptr' 'fixed_buffer_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln243_11 = or i11 %tmp_s, i11 12" [Accel.cpp:243]   --->   Operation 371 'or' 'or_ln243_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln243_12 = zext i11 %or_ln243_11" [Accel.cpp:243]   --->   Operation 372 'zext' 'zext_ln243_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 373 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_12 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_12" [Accel.cpp:243]   --->   Operation 373 'getelementptr' 'fixed_buffer_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 374 [1/1] (0.00ns)   --->   "%or_ln243_12 = or i11 %tmp_s, i11 13" [Accel.cpp:243]   --->   Operation 374 'or' 'or_ln243_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln243_13 = zext i11 %or_ln243_12" [Accel.cpp:243]   --->   Operation 375 'zext' 'zext_ln243_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 376 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_13 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_13" [Accel.cpp:243]   --->   Operation 376 'getelementptr' 'fixed_buffer_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 377 [1/1] (0.00ns)   --->   "%or_ln243_13 = or i11 %tmp_s, i11 14" [Accel.cpp:243]   --->   Operation 377 'or' 'or_ln243_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln243_14 = zext i11 %or_ln243_13" [Accel.cpp:243]   --->   Operation 378 'zext' 'zext_ln243_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 379 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_14 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_14" [Accel.cpp:243]   --->   Operation 379 'getelementptr' 'fixed_buffer_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 380 [1/1] (0.00ns)   --->   "%or_ln243_14 = or i11 %tmp_s, i11 15" [Accel.cpp:243]   --->   Operation 380 'or' 'or_ln243_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln243_15 = zext i11 %or_ln243_14" [Accel.cpp:243]   --->   Operation 381 'zext' 'zext_ln243_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 382 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_15 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_15" [Accel.cpp:243]   --->   Operation 382 'getelementptr' 'fixed_buffer_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 383 [1/1] (0.00ns)   --->   "%or_ln243_15 = or i11 %tmp_s, i11 16" [Accel.cpp:243]   --->   Operation 383 'or' 'or_ln243_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln243_16 = zext i11 %or_ln243_15" [Accel.cpp:243]   --->   Operation 384 'zext' 'zext_ln243_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 385 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_16 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_16" [Accel.cpp:243]   --->   Operation 385 'getelementptr' 'fixed_buffer_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 386 [1/1] (0.00ns)   --->   "%or_ln243_16 = or i11 %tmp_s, i11 17" [Accel.cpp:243]   --->   Operation 386 'or' 'or_ln243_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln243_17 = zext i11 %or_ln243_16" [Accel.cpp:243]   --->   Operation 387 'zext' 'zext_ln243_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 388 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_17 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_17" [Accel.cpp:243]   --->   Operation 388 'getelementptr' 'fixed_buffer_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 389 [1/1] (0.00ns)   --->   "%or_ln243_17 = or i11 %tmp_s, i11 18" [Accel.cpp:243]   --->   Operation 389 'or' 'or_ln243_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln243_18 = zext i11 %or_ln243_17" [Accel.cpp:243]   --->   Operation 390 'zext' 'zext_ln243_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 391 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_18 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_18" [Accel.cpp:243]   --->   Operation 391 'getelementptr' 'fixed_buffer_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 392 [1/1] (0.00ns)   --->   "%or_ln243_18 = or i11 %tmp_s, i11 19" [Accel.cpp:243]   --->   Operation 392 'or' 'or_ln243_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln243_19 = zext i11 %or_ln243_18" [Accel.cpp:243]   --->   Operation 393 'zext' 'zext_ln243_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 394 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_19 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_19" [Accel.cpp:243]   --->   Operation 394 'getelementptr' 'fixed_buffer_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 395 [1/1] (0.00ns)   --->   "%or_ln243_19 = or i11 %tmp_s, i11 20" [Accel.cpp:243]   --->   Operation 395 'or' 'or_ln243_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln243_20 = zext i11 %or_ln243_19" [Accel.cpp:243]   --->   Operation 396 'zext' 'zext_ln243_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_20 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_20" [Accel.cpp:243]   --->   Operation 397 'getelementptr' 'fixed_buffer_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 398 [1/1] (0.00ns)   --->   "%or_ln243_20 = or i11 %tmp_s, i11 21" [Accel.cpp:243]   --->   Operation 398 'or' 'or_ln243_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln243_21 = zext i11 %or_ln243_20" [Accel.cpp:243]   --->   Operation 399 'zext' 'zext_ln243_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 400 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_21 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_21" [Accel.cpp:243]   --->   Operation 400 'getelementptr' 'fixed_buffer_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%or_ln243_21 = or i11 %tmp_s, i11 22" [Accel.cpp:243]   --->   Operation 401 'or' 'or_ln243_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln243_22 = zext i11 %or_ln243_21" [Accel.cpp:243]   --->   Operation 402 'zext' 'zext_ln243_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 403 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_22 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_22" [Accel.cpp:243]   --->   Operation 403 'getelementptr' 'fixed_buffer_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 404 [1/1] (0.00ns)   --->   "%or_ln243_22 = or i11 %tmp_s, i11 23" [Accel.cpp:243]   --->   Operation 404 'or' 'or_ln243_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln243_23 = zext i11 %or_ln243_22" [Accel.cpp:243]   --->   Operation 405 'zext' 'zext_ln243_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 406 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_23 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_23" [Accel.cpp:243]   --->   Operation 406 'getelementptr' 'fixed_buffer_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 407 [1/1] (0.00ns)   --->   "%or_ln243_23 = or i11 %tmp_s, i11 24" [Accel.cpp:243]   --->   Operation 407 'or' 'or_ln243_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln243_24 = zext i11 %or_ln243_23" [Accel.cpp:243]   --->   Operation 408 'zext' 'zext_ln243_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 409 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_24 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_24" [Accel.cpp:243]   --->   Operation 409 'getelementptr' 'fixed_buffer_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 410 [1/1] (0.00ns)   --->   "%or_ln243_24 = or i11 %tmp_s, i11 25" [Accel.cpp:243]   --->   Operation 410 'or' 'or_ln243_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln243_25 = zext i11 %or_ln243_24" [Accel.cpp:243]   --->   Operation 411 'zext' 'zext_ln243_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 412 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_25 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_25" [Accel.cpp:243]   --->   Operation 412 'getelementptr' 'fixed_buffer_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln243_25 = or i11 %tmp_s, i11 26" [Accel.cpp:243]   --->   Operation 413 'or' 'or_ln243_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln243_26 = zext i11 %or_ln243_25" [Accel.cpp:243]   --->   Operation 414 'zext' 'zext_ln243_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 415 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_26 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_26" [Accel.cpp:243]   --->   Operation 415 'getelementptr' 'fixed_buffer_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 416 [1/1] (0.00ns)   --->   "%or_ln243_26 = or i11 %tmp_s, i11 27" [Accel.cpp:243]   --->   Operation 416 'or' 'or_ln243_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln243_27 = zext i11 %or_ln243_26" [Accel.cpp:243]   --->   Operation 417 'zext' 'zext_ln243_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 418 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_27 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_27" [Accel.cpp:243]   --->   Operation 418 'getelementptr' 'fixed_buffer_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 419 [1/1] (0.00ns)   --->   "%or_ln243_27 = or i11 %tmp_s, i11 28" [Accel.cpp:243]   --->   Operation 419 'or' 'or_ln243_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 420 [1/1] (0.00ns)   --->   "%zext_ln243_28 = zext i11 %or_ln243_27" [Accel.cpp:243]   --->   Operation 420 'zext' 'zext_ln243_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 421 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_28 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_28" [Accel.cpp:243]   --->   Operation 421 'getelementptr' 'fixed_buffer_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 422 [1/1] (0.00ns)   --->   "%or_ln243_28 = or i11 %tmp_s, i11 29" [Accel.cpp:243]   --->   Operation 422 'or' 'or_ln243_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln243_29 = zext i11 %or_ln243_28" [Accel.cpp:243]   --->   Operation 423 'zext' 'zext_ln243_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 424 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_29 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_29" [Accel.cpp:243]   --->   Operation 424 'getelementptr' 'fixed_buffer_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln243_29 = or i11 %tmp_s, i11 30" [Accel.cpp:243]   --->   Operation 425 'or' 'or_ln243_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln243_30 = zext i11 %or_ln243_29" [Accel.cpp:243]   --->   Operation 426 'zext' 'zext_ln243_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 427 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_30 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_30" [Accel.cpp:243]   --->   Operation 427 'getelementptr' 'fixed_buffer_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 428 [1/1] (0.00ns)   --->   "%or_ln243_30 = or i11 %tmp_s, i11 31" [Accel.cpp:243]   --->   Operation 428 'or' 'or_ln243_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln243_31 = zext i11 %or_ln243_30" [Accel.cpp:243]   --->   Operation 429 'zext' 'zext_ln243_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 430 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_31 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_31" [Accel.cpp:243]   --->   Operation 430 'getelementptr' 'fixed_buffer_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 431 [1/1] (0.00ns)   --->   "%or_ln243_31 = or i11 %tmp_s, i11 32" [Accel.cpp:243]   --->   Operation 431 'or' 'or_ln243_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln243_32 = zext i11 %or_ln243_31" [Accel.cpp:243]   --->   Operation 432 'zext' 'zext_ln243_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 433 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_32 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_32" [Accel.cpp:243]   --->   Operation 433 'getelementptr' 'fixed_buffer_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 434 [1/1] (0.00ns)   --->   "%or_ln243_32 = or i11 %tmp_s, i11 33" [Accel.cpp:243]   --->   Operation 434 'or' 'or_ln243_32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln243_33 = zext i11 %or_ln243_32" [Accel.cpp:243]   --->   Operation 435 'zext' 'zext_ln243_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 436 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_33 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_33" [Accel.cpp:243]   --->   Operation 436 'getelementptr' 'fixed_buffer_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 437 [1/1] (0.00ns)   --->   "%or_ln243_33 = or i11 %tmp_s, i11 34" [Accel.cpp:243]   --->   Operation 437 'or' 'or_ln243_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln243_34 = zext i11 %or_ln243_33" [Accel.cpp:243]   --->   Operation 438 'zext' 'zext_ln243_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 439 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_34 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_34" [Accel.cpp:243]   --->   Operation 439 'getelementptr' 'fixed_buffer_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 440 [1/1] (0.00ns)   --->   "%or_ln243_34 = or i11 %tmp_s, i11 35" [Accel.cpp:243]   --->   Operation 440 'or' 'or_ln243_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln243_35 = zext i11 %or_ln243_34" [Accel.cpp:243]   --->   Operation 441 'zext' 'zext_ln243_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 442 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_35 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_35" [Accel.cpp:243]   --->   Operation 442 'getelementptr' 'fixed_buffer_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 443 [1/1] (0.00ns)   --->   "%or_ln243_35 = or i11 %tmp_s, i11 36" [Accel.cpp:243]   --->   Operation 443 'or' 'or_ln243_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln243_36 = zext i11 %or_ln243_35" [Accel.cpp:243]   --->   Operation 444 'zext' 'zext_ln243_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 445 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_36 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_36" [Accel.cpp:243]   --->   Operation 445 'getelementptr' 'fixed_buffer_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 446 [1/1] (0.00ns)   --->   "%or_ln243_36 = or i11 %tmp_s, i11 37" [Accel.cpp:243]   --->   Operation 446 'or' 'or_ln243_36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln243_37 = zext i11 %or_ln243_36" [Accel.cpp:243]   --->   Operation 447 'zext' 'zext_ln243_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 448 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_37 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_37" [Accel.cpp:243]   --->   Operation 448 'getelementptr' 'fixed_buffer_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 449 [1/1] (0.00ns)   --->   "%or_ln243_37 = or i11 %tmp_s, i11 38" [Accel.cpp:243]   --->   Operation 449 'or' 'or_ln243_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln243_38 = zext i11 %or_ln243_37" [Accel.cpp:243]   --->   Operation 450 'zext' 'zext_ln243_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 451 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_38 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_38" [Accel.cpp:243]   --->   Operation 451 'getelementptr' 'fixed_buffer_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 452 [1/1] (0.00ns)   --->   "%or_ln243_38 = or i11 %tmp_s, i11 39" [Accel.cpp:243]   --->   Operation 452 'or' 'or_ln243_38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln243_39 = zext i11 %or_ln243_38" [Accel.cpp:243]   --->   Operation 453 'zext' 'zext_ln243_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 454 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_39 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_39" [Accel.cpp:243]   --->   Operation 454 'getelementptr' 'fixed_buffer_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln243_39 = or i11 %tmp_s, i11 40" [Accel.cpp:243]   --->   Operation 455 'or' 'or_ln243_39' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln243_40 = zext i11 %or_ln243_39" [Accel.cpp:243]   --->   Operation 456 'zext' 'zext_ln243_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 457 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_40 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_40" [Accel.cpp:243]   --->   Operation 457 'getelementptr' 'fixed_buffer_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 458 [1/1] (0.00ns)   --->   "%or_ln243_40 = or i11 %tmp_s, i11 41" [Accel.cpp:243]   --->   Operation 458 'or' 'or_ln243_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln243_41 = zext i11 %or_ln243_40" [Accel.cpp:243]   --->   Operation 459 'zext' 'zext_ln243_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 460 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_41 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_41" [Accel.cpp:243]   --->   Operation 460 'getelementptr' 'fixed_buffer_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 461 [1/1] (0.00ns)   --->   "%or_ln243_41 = or i11 %tmp_s, i11 42" [Accel.cpp:243]   --->   Operation 461 'or' 'or_ln243_41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln243_42 = zext i11 %or_ln243_41" [Accel.cpp:243]   --->   Operation 462 'zext' 'zext_ln243_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 463 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_42 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_42" [Accel.cpp:243]   --->   Operation 463 'getelementptr' 'fixed_buffer_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 464 [1/1] (0.00ns)   --->   "%or_ln243_42 = or i11 %tmp_s, i11 43" [Accel.cpp:243]   --->   Operation 464 'or' 'or_ln243_42' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln243_43 = zext i11 %or_ln243_42" [Accel.cpp:243]   --->   Operation 465 'zext' 'zext_ln243_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 466 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_43 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_43" [Accel.cpp:243]   --->   Operation 466 'getelementptr' 'fixed_buffer_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 467 [1/1] (0.00ns)   --->   "%or_ln243_43 = or i11 %tmp_s, i11 44" [Accel.cpp:243]   --->   Operation 467 'or' 'or_ln243_43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln243_44 = zext i11 %or_ln243_43" [Accel.cpp:243]   --->   Operation 468 'zext' 'zext_ln243_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 469 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_44 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_44" [Accel.cpp:243]   --->   Operation 469 'getelementptr' 'fixed_buffer_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 470 [1/1] (0.00ns)   --->   "%or_ln243_44 = or i11 %tmp_s, i11 45" [Accel.cpp:243]   --->   Operation 470 'or' 'or_ln243_44' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln243_45 = zext i11 %or_ln243_44" [Accel.cpp:243]   --->   Operation 471 'zext' 'zext_ln243_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 472 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_45 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_45" [Accel.cpp:243]   --->   Operation 472 'getelementptr' 'fixed_buffer_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 473 [1/1] (0.00ns)   --->   "%or_ln243_45 = or i11 %tmp_s, i11 46" [Accel.cpp:243]   --->   Operation 473 'or' 'or_ln243_45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln243_46 = zext i11 %or_ln243_45" [Accel.cpp:243]   --->   Operation 474 'zext' 'zext_ln243_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 475 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_46 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_46" [Accel.cpp:243]   --->   Operation 475 'getelementptr' 'fixed_buffer_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 476 [1/1] (0.00ns)   --->   "%or_ln243_46 = or i11 %tmp_s, i11 47" [Accel.cpp:243]   --->   Operation 476 'or' 'or_ln243_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 477 [1/1] (0.00ns)   --->   "%zext_ln243_47 = zext i11 %or_ln243_46" [Accel.cpp:243]   --->   Operation 477 'zext' 'zext_ln243_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 478 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_47 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_47" [Accel.cpp:243]   --->   Operation 478 'getelementptr' 'fixed_buffer_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 479 [1/1] (0.00ns)   --->   "%or_ln243_47 = or i11 %tmp_s, i11 48" [Accel.cpp:243]   --->   Operation 479 'or' 'or_ln243_47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln243_48 = zext i11 %or_ln243_47" [Accel.cpp:243]   --->   Operation 480 'zext' 'zext_ln243_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 481 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_48 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_48" [Accel.cpp:243]   --->   Operation 481 'getelementptr' 'fixed_buffer_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 482 [1/1] (0.00ns)   --->   "%or_ln243_48 = or i11 %tmp_s, i11 49" [Accel.cpp:243]   --->   Operation 482 'or' 'or_ln243_48' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln243_49 = zext i11 %or_ln243_48" [Accel.cpp:243]   --->   Operation 483 'zext' 'zext_ln243_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 484 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_49 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_49" [Accel.cpp:243]   --->   Operation 484 'getelementptr' 'fixed_buffer_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 485 [1/1] (0.00ns)   --->   "%or_ln243_49 = or i11 %tmp_s, i11 50" [Accel.cpp:243]   --->   Operation 485 'or' 'or_ln243_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln243_50 = zext i11 %or_ln243_49" [Accel.cpp:243]   --->   Operation 486 'zext' 'zext_ln243_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 487 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_50 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_50" [Accel.cpp:243]   --->   Operation 487 'getelementptr' 'fixed_buffer_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 488 [1/1] (0.00ns)   --->   "%or_ln243_50 = or i11 %tmp_s, i11 51" [Accel.cpp:243]   --->   Operation 488 'or' 'or_ln243_50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln243_51 = zext i11 %or_ln243_50" [Accel.cpp:243]   --->   Operation 489 'zext' 'zext_ln243_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 490 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_51 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_51" [Accel.cpp:243]   --->   Operation 490 'getelementptr' 'fixed_buffer_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 491 [1/1] (0.00ns)   --->   "%or_ln243_51 = or i11 %tmp_s, i11 52" [Accel.cpp:243]   --->   Operation 491 'or' 'or_ln243_51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln243_52 = zext i11 %or_ln243_51" [Accel.cpp:243]   --->   Operation 492 'zext' 'zext_ln243_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 493 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_52 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_52" [Accel.cpp:243]   --->   Operation 493 'getelementptr' 'fixed_buffer_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 494 [1/1] (0.00ns)   --->   "%or_ln243_52 = or i11 %tmp_s, i11 53" [Accel.cpp:243]   --->   Operation 494 'or' 'or_ln243_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln243_53 = zext i11 %or_ln243_52" [Accel.cpp:243]   --->   Operation 495 'zext' 'zext_ln243_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 496 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_53 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_53" [Accel.cpp:243]   --->   Operation 496 'getelementptr' 'fixed_buffer_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 497 [1/1] (0.00ns)   --->   "%or_ln243_53 = or i11 %tmp_s, i11 54" [Accel.cpp:243]   --->   Operation 497 'or' 'or_ln243_53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln243_54 = zext i11 %or_ln243_53" [Accel.cpp:243]   --->   Operation 498 'zext' 'zext_ln243_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 499 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_54 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_54" [Accel.cpp:243]   --->   Operation 499 'getelementptr' 'fixed_buffer_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 500 [1/1] (0.00ns)   --->   "%or_ln243_54 = or i11 %tmp_s, i11 55" [Accel.cpp:243]   --->   Operation 500 'or' 'or_ln243_54' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln243_55 = zext i11 %or_ln243_54" [Accel.cpp:243]   --->   Operation 501 'zext' 'zext_ln243_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 502 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_55 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_55" [Accel.cpp:243]   --->   Operation 502 'getelementptr' 'fixed_buffer_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 503 [1/1] (0.00ns)   --->   "%or_ln243_55 = or i11 %tmp_s, i11 56" [Accel.cpp:243]   --->   Operation 503 'or' 'or_ln243_55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln243_56 = zext i11 %or_ln243_55" [Accel.cpp:243]   --->   Operation 504 'zext' 'zext_ln243_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 505 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_56 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_56" [Accel.cpp:243]   --->   Operation 505 'getelementptr' 'fixed_buffer_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 506 [1/1] (0.00ns)   --->   "%or_ln243_56 = or i11 %tmp_s, i11 57" [Accel.cpp:243]   --->   Operation 506 'or' 'or_ln243_56' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln243_57 = zext i11 %or_ln243_56" [Accel.cpp:243]   --->   Operation 507 'zext' 'zext_ln243_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 508 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_57 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_57" [Accel.cpp:243]   --->   Operation 508 'getelementptr' 'fixed_buffer_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 509 [1/1] (0.00ns)   --->   "%or_ln243_57 = or i11 %tmp_s, i11 58" [Accel.cpp:243]   --->   Operation 509 'or' 'or_ln243_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln243_58 = zext i11 %or_ln243_57" [Accel.cpp:243]   --->   Operation 510 'zext' 'zext_ln243_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 511 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_58 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_58" [Accel.cpp:243]   --->   Operation 511 'getelementptr' 'fixed_buffer_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 512 [1/1] (0.00ns)   --->   "%or_ln243_58 = or i11 %tmp_s, i11 59" [Accel.cpp:243]   --->   Operation 512 'or' 'or_ln243_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 513 [1/1] (0.00ns)   --->   "%zext_ln243_59 = zext i11 %or_ln243_58" [Accel.cpp:243]   --->   Operation 513 'zext' 'zext_ln243_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 514 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_59 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_59" [Accel.cpp:243]   --->   Operation 514 'getelementptr' 'fixed_buffer_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 515 [1/1] (0.00ns)   --->   "%or_ln243_59 = or i11 %tmp_s, i11 60" [Accel.cpp:243]   --->   Operation 515 'or' 'or_ln243_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln243_60 = zext i11 %or_ln243_59" [Accel.cpp:243]   --->   Operation 516 'zext' 'zext_ln243_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 517 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_60 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_60" [Accel.cpp:243]   --->   Operation 517 'getelementptr' 'fixed_buffer_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 518 [1/1] (0.00ns)   --->   "%or_ln243_60 = or i11 %tmp_s, i11 61" [Accel.cpp:243]   --->   Operation 518 'or' 'or_ln243_60' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln243_61 = zext i11 %or_ln243_60" [Accel.cpp:243]   --->   Operation 519 'zext' 'zext_ln243_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 520 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_61 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_61" [Accel.cpp:243]   --->   Operation 520 'getelementptr' 'fixed_buffer_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 521 [1/1] (0.00ns)   --->   "%or_ln243_61 = or i11 %tmp_s, i11 62" [Accel.cpp:243]   --->   Operation 521 'or' 'or_ln243_61' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln243_62 = zext i11 %or_ln243_61" [Accel.cpp:243]   --->   Operation 522 'zext' 'zext_ln243_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 523 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_62 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_62" [Accel.cpp:243]   --->   Operation 523 'getelementptr' 'fixed_buffer_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 524 [1/1] (0.00ns)   --->   "%or_ln243_62 = or i11 %tmp_s, i11 63" [Accel.cpp:243]   --->   Operation 524 'or' 'or_ln243_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln243_63 = zext i11 %or_ln243_62" [Accel.cpp:243]   --->   Operation 525 'zext' 'zext_ln243_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 526 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_63 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln243_63" [Accel.cpp:243]   --->   Operation 526 'getelementptr' 'fixed_buffer_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 527 [1/1] (0.61ns)   --->   "%icmp_ln1027 = icmp_eq  i6 %i_V_11, i6 32"   --->   Operation 527 'icmp' 'icmp_ln1027' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 528 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 528 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 529 [1/1] (0.70ns)   --->   "%add_ln840 = add i6 %i_V_11, i6 1"   --->   Operation 529 'add' 'add_ln840' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 530 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln1027, void %for.inc151.split, void %LOOP_PHASES" [Accel.cpp:240]   --->   Operation 530 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 531 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr" [Accel.cpp:243]   --->   Operation 531 'store' 'store_ln243' <Predicate = (!icmp_ln1027)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_5 : Operation 532 [1/1] (0.38ns)   --->   "%store_ln240 = store i6 %add_ln840, i6 %i_V" [Accel.cpp:240]   --->   Operation 532 'store' 'store_ln240' <Predicate = (!icmp_ln1027)> <Delay = 0.38>
ST_5 : Operation 533 [1/1] (0.00ns)   --->   "%p_V = alloca i32 1"   --->   Operation 533 'alloca' 'p_V' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 534 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_0110 = alloca i32 1"   --->   Operation 534 'alloca' 'wt_word_buffer_V_0_0110' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 535 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_0111 = alloca i32 1"   --->   Operation 535 'alloca' 'wt_word_buffer_V_1_0111' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 536 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_0_019 = alloca i32 1"   --->   Operation 536 'alloca' 'conv_params_V_0_0_0_019' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_020 = alloca i32 1"   --->   Operation 537 'alloca' 'conv_params_V_0_0_1_020' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_0_021 = alloca i32 1"   --->   Operation 538 'alloca' 'conv_params_V_0_1_0_021' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 539 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_022 = alloca i32 1"   --->   Operation 539 'alloca' 'conv_params_V_0_1_1_022' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_0_023 = alloca i32 1"   --->   Operation 540 'alloca' 'conv_params_V_0_2_0_023' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 541 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_024 = alloca i32 1"   --->   Operation 541 'alloca' 'conv_params_V_0_2_1_024' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 542 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_0_025 = alloca i32 1"   --->   Operation 542 'alloca' 'conv_params_V_1_0_0_025' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 543 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_026 = alloca i32 1"   --->   Operation 543 'alloca' 'conv_params_V_1_0_1_026' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 544 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_0_027 = alloca i32 1"   --->   Operation 544 'alloca' 'conv_params_V_1_1_0_027' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 545 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_028 = alloca i32 1"   --->   Operation 545 'alloca' 'conv_params_V_1_1_1_028' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 546 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_0_029 = alloca i32 1"   --->   Operation 546 'alloca' 'conv_params_V_1_2_0_029' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 547 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_030 = alloca i32 1"   --->   Operation 547 'alloca' 'conv_params_V_1_2_1_030' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 548 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_0_031 = alloca i32 1"   --->   Operation 548 'alloca' 'conv_params_V_2_0_0_031' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 549 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_032 = alloca i32 1"   --->   Operation 549 'alloca' 'conv_params_V_2_0_1_032' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 550 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_0_033 = alloca i32 1"   --->   Operation 550 'alloca' 'conv_params_V_2_1_0_033' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 551 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_034 = alloca i32 1"   --->   Operation 551 'alloca' 'conv_params_V_2_1_1_034' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 552 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_0_035 = alloca i32 1"   --->   Operation 552 'alloca' 'conv_params_V_2_2_0_035' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 553 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_036 = alloca i32 1"   --->   Operation 553 'alloca' 'conv_params_V_2_2_1_036' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 554 [1/1] (0.00ns)   --->   "%words_per_image_V_cast = zext i5 %words_per_image_V"   --->   Operation 554 'zext' 'words_per_image_V_cast' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 555 [1/1] (0.00ns)   --->   "%tmp_120 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %d_i_idx_read, i1 0" [Accel.cpp:317]   --->   Operation 555 'bitconcatenate' 'tmp_120' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln1789 = zext i5 %words_per_image_V"   --->   Operation 556 'zext' 'zext_ln1789' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 557 [1/1] (0.00ns)   --->   "%empty = trunc i13 %images_per_phase" [Accel.cpp:198]   --->   Operation 557 'trunc' 'empty' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 558 [1/1] (0.00ns)   --->   "%shr27_cast = zext i6 %empty" [Accel.cpp:198]   --->   Operation 558 'zext' 'shr27_cast' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 559 [1/1] (0.00ns)   --->   "%empty_86 = trunc i13 %images_per_phase" [Accel.cpp:198]   --->   Operation 559 'trunc' 'empty_86' <Predicate = (icmp_ln1027)> <Delay = 0.00>
ST_5 : Operation 560 [1/1] (0.70ns)   --->   "%add_ln252 = add i7 %empty_86, i7 32" [Accel.cpp:252]   --->   Operation 560 'add' 'add_ln252' <Predicate = (icmp_ln1027)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 561 [1/1] (0.38ns)   --->   "%store_ln252 = store i10 0, i10 %p_V" [Accel.cpp:252]   --->   Operation 561 'store' 'store_ln252' <Predicate = (icmp_ln1027)> <Delay = 0.38>
ST_5 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.cond157" [Accel.cpp:252]   --->   Operation 562 'br' 'br_ln252' <Predicate = (icmp_ln1027)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.20>
ST_6 : Operation 563 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_1" [Accel.cpp:243]   --->   Operation 563 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 7 <SV = 6> <Delay = 1.20>
ST_7 : Operation 564 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_2" [Accel.cpp:243]   --->   Operation 564 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 8 <SV = 7> <Delay = 1.20>
ST_8 : Operation 565 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_3" [Accel.cpp:243]   --->   Operation 565 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 9 <SV = 8> <Delay = 1.20>
ST_9 : Operation 566 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_4" [Accel.cpp:243]   --->   Operation 566 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 10 <SV = 9> <Delay = 1.20>
ST_10 : Operation 567 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_5" [Accel.cpp:243]   --->   Operation 567 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 11 <SV = 10> <Delay = 1.20>
ST_11 : Operation 568 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_6" [Accel.cpp:243]   --->   Operation 568 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 12 <SV = 11> <Delay = 1.20>
ST_12 : Operation 569 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_7" [Accel.cpp:243]   --->   Operation 569 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 13 <SV = 12> <Delay = 1.20>
ST_13 : Operation 570 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_8" [Accel.cpp:243]   --->   Operation 570 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 14 <SV = 13> <Delay = 1.20>
ST_14 : Operation 571 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_9" [Accel.cpp:243]   --->   Operation 571 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 15 <SV = 14> <Delay = 1.20>
ST_15 : Operation 572 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_10" [Accel.cpp:243]   --->   Operation 572 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 16 <SV = 15> <Delay = 1.20>
ST_16 : Operation 573 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_11" [Accel.cpp:243]   --->   Operation 573 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 17 <SV = 16> <Delay = 1.20>
ST_17 : Operation 574 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_12" [Accel.cpp:243]   --->   Operation 574 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 18 <SV = 17> <Delay = 1.20>
ST_18 : Operation 575 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_13" [Accel.cpp:243]   --->   Operation 575 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 19 <SV = 18> <Delay = 1.20>
ST_19 : Operation 576 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_14" [Accel.cpp:243]   --->   Operation 576 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 20 <SV = 19> <Delay = 1.20>
ST_20 : Operation 577 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_15" [Accel.cpp:243]   --->   Operation 577 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 21 <SV = 20> <Delay = 1.20>
ST_21 : Operation 578 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_16" [Accel.cpp:243]   --->   Operation 578 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 22 <SV = 21> <Delay = 1.20>
ST_22 : Operation 579 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_17" [Accel.cpp:243]   --->   Operation 579 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 23 <SV = 22> <Delay = 1.20>
ST_23 : Operation 580 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_18" [Accel.cpp:243]   --->   Operation 580 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 24 <SV = 23> <Delay = 1.20>
ST_24 : Operation 581 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_19" [Accel.cpp:243]   --->   Operation 581 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 25 <SV = 24> <Delay = 1.20>
ST_25 : Operation 582 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_20" [Accel.cpp:243]   --->   Operation 582 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 26 <SV = 25> <Delay = 1.20>
ST_26 : Operation 583 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_21" [Accel.cpp:243]   --->   Operation 583 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 27 <SV = 26> <Delay = 1.20>
ST_27 : Operation 584 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_22" [Accel.cpp:243]   --->   Operation 584 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 28 <SV = 27> <Delay = 1.20>
ST_28 : Operation 585 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_23" [Accel.cpp:243]   --->   Operation 585 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 29 <SV = 28> <Delay = 1.20>
ST_29 : Operation 586 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_24" [Accel.cpp:243]   --->   Operation 586 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 30 <SV = 29> <Delay = 1.20>
ST_30 : Operation 587 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_25" [Accel.cpp:243]   --->   Operation 587 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 31 <SV = 30> <Delay = 1.20>
ST_31 : Operation 588 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_26" [Accel.cpp:243]   --->   Operation 588 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 32 <SV = 31> <Delay = 1.20>
ST_32 : Operation 589 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_27" [Accel.cpp:243]   --->   Operation 589 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 33 <SV = 32> <Delay = 1.20>
ST_33 : Operation 590 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_28" [Accel.cpp:243]   --->   Operation 590 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 34 <SV = 33> <Delay = 1.20>
ST_34 : Operation 591 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_29" [Accel.cpp:243]   --->   Operation 591 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 35 <SV = 34> <Delay = 1.20>
ST_35 : Operation 592 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_30" [Accel.cpp:243]   --->   Operation 592 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 36 <SV = 35> <Delay = 1.20>
ST_36 : Operation 593 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_31" [Accel.cpp:243]   --->   Operation 593 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 37 <SV = 36> <Delay = 1.20>
ST_37 : Operation 594 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_32" [Accel.cpp:243]   --->   Operation 594 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 38 <SV = 37> <Delay = 1.20>
ST_38 : Operation 595 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_33" [Accel.cpp:243]   --->   Operation 595 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 39 <SV = 38> <Delay = 1.20>
ST_39 : Operation 596 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_34" [Accel.cpp:243]   --->   Operation 596 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 40 <SV = 39> <Delay = 1.20>
ST_40 : Operation 597 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_35" [Accel.cpp:243]   --->   Operation 597 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 41 <SV = 40> <Delay = 1.20>
ST_41 : Operation 598 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_36" [Accel.cpp:243]   --->   Operation 598 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 42 <SV = 41> <Delay = 1.20>
ST_42 : Operation 599 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_37" [Accel.cpp:243]   --->   Operation 599 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 43 <SV = 42> <Delay = 1.20>
ST_43 : Operation 600 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_38" [Accel.cpp:243]   --->   Operation 600 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 44 <SV = 43> <Delay = 1.20>
ST_44 : Operation 601 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_39" [Accel.cpp:243]   --->   Operation 601 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 45 <SV = 44> <Delay = 1.20>
ST_45 : Operation 602 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_40" [Accel.cpp:243]   --->   Operation 602 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 46 <SV = 45> <Delay = 1.20>
ST_46 : Operation 603 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_41" [Accel.cpp:243]   --->   Operation 603 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 47 <SV = 46> <Delay = 1.20>
ST_47 : Operation 604 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_42" [Accel.cpp:243]   --->   Operation 604 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 48 <SV = 47> <Delay = 1.20>
ST_48 : Operation 605 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_43" [Accel.cpp:243]   --->   Operation 605 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 49 <SV = 48> <Delay = 1.20>
ST_49 : Operation 606 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_44" [Accel.cpp:243]   --->   Operation 606 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 50 <SV = 49> <Delay = 1.20>
ST_50 : Operation 607 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_45" [Accel.cpp:243]   --->   Operation 607 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 51 <SV = 50> <Delay = 1.20>
ST_51 : Operation 608 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_46" [Accel.cpp:243]   --->   Operation 608 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 52 <SV = 51> <Delay = 1.20>
ST_52 : Operation 609 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_47" [Accel.cpp:243]   --->   Operation 609 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 53 <SV = 52> <Delay = 1.20>
ST_53 : Operation 610 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_48" [Accel.cpp:243]   --->   Operation 610 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 54 <SV = 53> <Delay = 1.20>
ST_54 : Operation 611 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_49" [Accel.cpp:243]   --->   Operation 611 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 55 <SV = 54> <Delay = 1.20>
ST_55 : Operation 612 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_50" [Accel.cpp:243]   --->   Operation 612 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 56 <SV = 55> <Delay = 1.20>
ST_56 : Operation 613 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_51" [Accel.cpp:243]   --->   Operation 613 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 57 <SV = 56> <Delay = 1.20>
ST_57 : Operation 614 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_52" [Accel.cpp:243]   --->   Operation 614 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 58 <SV = 57> <Delay = 1.20>
ST_58 : Operation 615 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_53" [Accel.cpp:243]   --->   Operation 615 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 59 <SV = 58> <Delay = 1.20>
ST_59 : Operation 616 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_54" [Accel.cpp:243]   --->   Operation 616 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 60 <SV = 59> <Delay = 1.20>
ST_60 : Operation 617 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_55" [Accel.cpp:243]   --->   Operation 617 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 61 <SV = 60> <Delay = 1.20>
ST_61 : Operation 618 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_56" [Accel.cpp:243]   --->   Operation 618 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 62 <SV = 61> <Delay = 1.20>
ST_62 : Operation 619 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_57" [Accel.cpp:243]   --->   Operation 619 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 63 <SV = 62> <Delay = 1.20>
ST_63 : Operation 620 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_58" [Accel.cpp:243]   --->   Operation 620 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 64 <SV = 63> <Delay = 1.20>
ST_64 : Operation 621 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_59" [Accel.cpp:243]   --->   Operation 621 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 65 <SV = 64> <Delay = 1.20>
ST_65 : Operation 622 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_60" [Accel.cpp:243]   --->   Operation 622 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 66 <SV = 65> <Delay = 1.20>
ST_66 : Operation 623 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_61" [Accel.cpp:243]   --->   Operation 623 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 67 <SV = 66> <Delay = 1.20>
ST_67 : Operation 624 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_62" [Accel.cpp:243]   --->   Operation 624 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 68 <SV = 67> <Delay = 1.20>
ST_68 : Operation 625 [1/1] (0.00ns)   --->   "%specloopname_ln240 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [Accel.cpp:240]   --->   Operation 625 'specloopname' 'specloopname_ln240' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 626 [1/1] (1.20ns)   --->   "%store_ln243 = store i12 0, i11 %fixed_buffer_V_addr_63" [Accel.cpp:243]   --->   Operation 626 'store' 'store_ln243' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_68 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln240 = br void %for.inc151" [Accel.cpp:240]   --->   Operation 627 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>

State 69 <SV = 5> <Delay = 1.05>
ST_69 : Operation 628 [1/1] (0.00ns)   --->   "%p_V_2 = load i10 %p_V"   --->   Operation 628 'load' 'p_V_2' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 629 [1/1] (0.00ns)   --->   "%zext_ln1027 = zext i10 %p_V_2"   --->   Operation 629 'zext' 'zext_ln1027' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 630 [1/1] (0.66ns)   --->   "%icmp_ln1027_5 = icmp_ugt  i15 %trunc_ln, i15 %zext_ln1027"   --->   Operation 630 'icmp' 'icmp_ln1027_5' <Predicate = true> <Delay = 0.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln252 = br i1 %icmp_ln1027_5, void %for.inc460.preheader, void %LOOP_WORDS_IN_PHASE" [Accel.cpp:252]   --->   Operation 631 'br' 'br_ln252' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln1789_1 = zext i10 %p_V_2"   --->   Operation 632 'zext' 'zext_ln1789_1' <Predicate = (icmp_ln1027_5)> <Delay = 0.00>
ST_69 : Operation 633 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1789 = mul i12 %zext_ln1789_1, i12 %zext_ln1789"   --->   Operation 633 'mul' 'mul_ln1789' <Predicate = (icmp_ln1027_5)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_69 : Operation 634 [1/1] (0.00ns)   --->   "%w_V = alloca i32 1"   --->   Operation 634 'alloca' 'w_V' <Predicate = (!icmp_ln1027_5)> <Delay = 0.00>
ST_69 : Operation 635 [1/1] (0.38ns)   --->   "%store_ln1027 = store i5 0, i5 %w_V"   --->   Operation 635 'store' 'store_ln1027' <Predicate = (!icmp_ln1027_5)> <Delay = 0.38>
ST_69 : Operation 636 [1/1] (0.00ns)   --->   "%br_ln1027 = br void %for.inc460"   --->   Operation 636 'br' 'br_ln1027' <Predicate = (!icmp_ln1027_5)> <Delay = 0.00>

State 70 <SV = 6> <Delay = 0.53>
ST_70 : Operation 637 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1789 = mul i12 %zext_ln1789_1, i12 %zext_ln1789"   --->   Operation 637 'mul' 'mul_ln1789' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 71 <SV = 7> <Delay = 0.53>
ST_71 : Operation 638 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1789 = mul i12 %zext_ln1789_1, i12 %zext_ln1789"   --->   Operation 638 'mul' 'mul_ln1789' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 72 <SV = 8> <Delay = 0.38>
ST_72 : Operation 639 [1/1] (0.00ns)   --->   "%speclooptripcount_ln253 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 64, i64 36" [Accel.cpp:253]   --->   Operation 639 'speclooptripcount' 'speclooptripcount_ln253' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 640 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25" [Accel.cpp:258]   --->   Operation 640 'specloopname' 'specloopname_ln258' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 641 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1789 = mul i12 %zext_ln1789_1, i12 %zext_ln1789"   --->   Operation 641 'mul' 'mul_ln1789' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_72 : Operation 642 [1/1] (0.38ns)   --->   "%br_ln266 = br void %for.body164" [Accel.cpp:266]   --->   Operation 642 'br' 'br_ln266' <Predicate = true> <Delay = 0.38>

State 73 <SV = 9> <Delay = 4.33>
ST_73 : Operation 643 [1/1] (0.00ns)   --->   "%count_V = phi i7 0, void %LOOP_WORDS_IN_PHASE, i7 %count_V_1, void %for.inc394.preheader"   --->   Operation 643 'phi' 'count_V' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 644 [1/1] (0.00ns)   --->   "%wrd_phase_V = phi i8 0, void %LOOP_WORDS_IN_PHASE, i8 %wrd_phase_V_2, void %for.inc394.preheader"   --->   Operation 644 'phi' 'wrd_phase_V' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 645 [1/1] (0.00ns)   --->   "%wrd_V = phi i8 0, void %LOOP_WORDS_IN_PHASE, i8 %wrd_V_2, void %for.inc394.preheader"   --->   Operation 645 'phi' 'wrd_V' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 646 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 64, i64 0"   --->   Operation 646 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 647 [1/1] (0.59ns)   --->   "%icmp_ln266 = icmp_eq  i7 %count_V, i7 %add_ln252" [Accel.cpp:266]   --->   Operation 647 'icmp' 'icmp_ln266' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 648 [1/1] (0.70ns)   --->   "%count_V_1 = add i7 %count_V, i7 1"   --->   Operation 648 'add' 'count_V_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 649 [1/1] (0.00ns)   --->   "%br_ln266 = br i1 %icmp_ln266, void %for.body164.split, void %for.inc443" [Accel.cpp:266]   --->   Operation 649 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 650 [1/1] (0.00ns)   --->   "%specloopname_ln258 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [Accel.cpp:258]   --->   Operation 650 'specloopname' 'specloopname_ln258' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_73 : Operation 651 [1/1] (0.58ns)   --->   "%icmp_ln1019_13 = icmp_eq  i8 %wrd_V, i8 0"   --->   Operation 651 'icmp' 'icmp_ln1019_13' <Predicate = (!icmp_ln266)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 652 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln1019_13, void %if.end230, void %LOOP_WT_WORDS" [Accel.cpp:268]   --->   Operation 652 'br' 'br_ln268' <Predicate = (!icmp_ln266)> <Delay = 0.00>
ST_73 : Operation 653 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_0110_load = load i64 %wt_word_buffer_V_0_0110"   --->   Operation 653 'load' 'wt_word_buffer_V_0_0110_load' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 654 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_0111_load = load i64 %wt_word_buffer_V_1_0111"   --->   Operation 654 'load' 'wt_word_buffer_V_1_0111_load' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 655 [1/1] (0.00ns)   --->   "%wt_addr_V_load = load i16 %wt_addr_V"   --->   Operation 655 'load' 'wt_addr_V_load' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 656 [1/1] (0.00ns)   --->   "%empty_87 = trunc i16 %wt_addr_V_load"   --->   Operation 656 'trunc' 'empty_87' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 657 [1/1] (0.00ns)   --->   "%wt_offset_V_load = load i3 %wt_offset_V"   --->   Operation 657 'load' 'wt_offset_V_load' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 658 [1/1] (0.00ns)   --->   "%mul_i_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %wt_offset_V_load, i3 %wt_offset_V_load"   --->   Operation 658 'bitconcatenate' 'mul_i_i' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 0.00>
ST_73 : Operation 659 [2/2] (3.73ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_LOOP_WT_WORDS, i64 %wt_word_buffer_V_1_0111_load, i64 %wt_word_buffer_V_0_0110_load, i13 %empty_87, i6 %mul_i_i, i64 %wt_word_buffer_V_1_2_loc, i64 %wt_word_buffer_V_0_2_loc, i64 %wt_mem_V"   --->   Operation 659 'call' 'call_ln0' <Predicate = (!icmp_ln266 & icmp_ln1019_13)> <Delay = 3.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_73 : Operation 660 [1/1] (0.72ns)   --->   "%p_V_3 = add i10 %shr27_cast, i10 %p_V_2"   --->   Operation 660 'add' 'p_V_3' <Predicate = (icmp_ln266)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 661 [1/1] (0.38ns)   --->   "%store_ln252 = store i10 %p_V_3, i10 %p_V" [Accel.cpp:252]   --->   Operation 661 'store' 'store_ln252' <Predicate = (icmp_ln266)> <Delay = 0.38>
ST_73 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln252 = br void %for.cond157" [Accel.cpp:252]   --->   Operation 662 'br' 'br_ln252' <Predicate = (icmp_ln266)> <Delay = 0.00>

State 74 <SV = 10> <Delay = 0.73>
ST_74 : Operation 663 [1/2] (0.73ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_LOOP_WT_WORDS, i64 %wt_word_buffer_V_1_0111_load, i64 %wt_word_buffer_V_0_0110_load, i13 %empty_87, i6 %mul_i_i, i64 %wt_word_buffer_V_1_2_loc, i64 %wt_word_buffer_V_0_2_loc, i64 %wt_mem_V"   --->   Operation 663 'call' 'call_ln0' <Predicate = true> <Delay = 0.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 75 <SV = 11> <Delay = 1.17>
ST_75 : Operation 664 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_1_2_loc_load = load i64 %wt_word_buffer_V_1_2_loc"   --->   Operation 664 'load' 'wt_word_buffer_V_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 665 [1/1] (0.00ns)   --->   "%empty_88 = trunc i64 %wt_word_buffer_V_1_2_loc_load"   --->   Operation 665 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 666 [1/1] (0.00ns)   --->   "%wt_word_buffer_V_0_2_loc_load = load i64 %wt_word_buffer_V_0_2_loc"   --->   Operation 666 'load' 'wt_word_buffer_V_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 667 [1/1] (0.00ns)   --->   "%empty_89 = trunc i64 %wt_word_buffer_V_0_2_loc_load"   --->   Operation 667 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 668 [1/1] (0.49ns)   --->   "%icmp_ln1019_14 = icmp_eq  i3 %wt_offset_V_load, i3 6"   --->   Operation 668 'icmp' 'icmp_ln1019_14' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 669 [1/1] (0.00ns)   --->   "%br_ln285 = br i1 %icmp_ln1019_14, void %if.else, void %if.then191" [Accel.cpp:285]   --->   Operation 669 'br' 'br_ln285' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 670 [1/1] (0.57ns)   --->   "%add_ln840_38 = add i3 %wt_offset_V_load, i3 1"   --->   Operation 670 'add' 'add_ln840_38' <Predicate = (!icmp_ln1019_14)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 671 [1/1] (0.38ns)   --->   "%br_ln0 = br void %LOOP_LOAD_WTS"   --->   Operation 671 'br' 'br_ln0' <Predicate = (!icmp_ln1019_14)> <Delay = 0.38>
ST_75 : Operation 672 [1/1] (0.78ns)   --->   "%add_ln840_37 = add i16 %wt_addr_V_load, i16 1"   --->   Operation 672 'add' 'add_ln840_37' <Predicate = (icmp_ln1019_14)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 673 [1/1] (0.38ns)   --->   "%store_ln840 = store i16 %add_ln840_37, i16 %wt_addr_V"   --->   Operation 673 'store' 'store_ln840' <Predicate = (icmp_ln1019_14)> <Delay = 0.38>
ST_75 : Operation 674 [1/1] (0.38ns)   --->   "%br_ln288 = br void %LOOP_LOAD_WTS" [Accel.cpp:288]   --->   Operation 674 'br' 'br_ln288' <Predicate = (icmp_ln1019_14)> <Delay = 0.38>
ST_75 : Operation 675 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_0_019_load = load i1 %conv_params_V_0_0_0_019"   --->   Operation 675 'load' 'conv_params_V_0_0_0_019_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 676 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_020_load = load i1 %conv_params_V_0_0_1_020"   --->   Operation 676 'load' 'conv_params_V_0_0_1_020_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 677 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_0_021_load = load i1 %conv_params_V_0_1_0_021"   --->   Operation 677 'load' 'conv_params_V_0_1_0_021_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 678 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_022_load = load i1 %conv_params_V_0_1_1_022"   --->   Operation 678 'load' 'conv_params_V_0_1_1_022_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 679 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_0_023_load = load i1 %conv_params_V_0_2_0_023"   --->   Operation 679 'load' 'conv_params_V_0_2_0_023_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 680 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_024_load = load i1 %conv_params_V_0_2_1_024"   --->   Operation 680 'load' 'conv_params_V_0_2_1_024_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 681 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_0_025_load = load i1 %conv_params_V_1_0_0_025"   --->   Operation 681 'load' 'conv_params_V_1_0_0_025_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 682 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_026_load = load i1 %conv_params_V_1_0_1_026"   --->   Operation 682 'load' 'conv_params_V_1_0_1_026_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 683 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_0_027_load = load i1 %conv_params_V_1_1_0_027"   --->   Operation 683 'load' 'conv_params_V_1_1_0_027_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 684 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_028_load = load i1 %conv_params_V_1_1_1_028"   --->   Operation 684 'load' 'conv_params_V_1_1_1_028_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 685 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_0_029_load = load i1 %conv_params_V_1_2_0_029"   --->   Operation 685 'load' 'conv_params_V_1_2_0_029_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 686 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_030_load = load i1 %conv_params_V_1_2_1_030"   --->   Operation 686 'load' 'conv_params_V_1_2_1_030_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 687 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_0_031_load = load i1 %conv_params_V_2_0_0_031"   --->   Operation 687 'load' 'conv_params_V_2_0_0_031_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 688 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_032_load = load i1 %conv_params_V_2_0_1_032"   --->   Operation 688 'load' 'conv_params_V_2_0_1_032_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 689 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_0_033_load = load i1 %conv_params_V_2_1_0_033"   --->   Operation 689 'load' 'conv_params_V_2_1_0_033_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 690 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_034_load = load i1 %conv_params_V_2_1_1_034"   --->   Operation 690 'load' 'conv_params_V_2_1_1_034_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 691 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_0_035_load = load i1 %conv_params_V_2_2_0_035"   --->   Operation 691 'load' 'conv_params_V_2_2_0_035_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 692 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_036_load = load i1 %conv_params_V_2_2_1_036"   --->   Operation 692 'load' 'conv_params_V_2_2_1_036_load' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 693 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_1_2_loc_load, i64 %wt_word_buffer_V_1_0111"   --->   Operation 693 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 694 [1/1] (0.00ns)   --->   "%store_ln0 = store i64 %wt_word_buffer_V_0_2_loc_load, i64 %wt_word_buffer_V_0_0110"   --->   Operation 694 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 76 <SV = 12> <Delay = 0.66>
ST_76 : Operation 695 [1/1] (0.00ns)   --->   "%storemerge = phi i3 %add_ln840_38, void %if.else, i3 0, void %if.then191"   --->   Operation 695 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 696 [1/1] (0.38ns)   --->   "%store_ln287 = store i3 %storemerge, i3 %wt_offset_V" [Accel.cpp:287]   --->   Operation 696 'store' 'store_ln287' <Predicate = true> <Delay = 0.38>
ST_76 : Operation 697 [2/2] (0.66ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_LOOP_LOAD_WTS, i1 %conv_params_V_2_2_1_036_load, i1 %conv_params_V_2_2_0_035_load, i1 %conv_params_V_2_1_1_034_load, i1 %conv_params_V_2_1_0_033_load, i1 %conv_params_V_2_0_1_032_load, i1 %conv_params_V_2_0_0_031_load, i1 %conv_params_V_1_2_1_030_load, i1 %conv_params_V_1_2_0_029_load, i1 %conv_params_V_1_1_1_028_load, i1 %conv_params_V_1_1_0_027_load, i1 %conv_params_V_1_0_1_026_load, i1 %conv_params_V_1_0_0_025_load, i1 %conv_params_V_0_2_1_024_load, i1 %conv_params_V_0_2_0_023_load, i1 %conv_params_V_0_1_1_022_load, i1 %conv_params_V_0_1_0_021_load, i1 %conv_params_V_0_0_1_020_load, i1 %conv_params_V_0_0_0_019_load, i9 %empty_88, i9 %empty_89, i1 %conv_params_V_2_2_1_036, i1 %conv_params_V_2_2_0_035, i1 %conv_params_V_2_1_1_034, i1 %conv_params_V_2_1_0_033, i1 %conv_params_V_2_0_1_032, i1 %conv_params_V_2_0_0_031, i1 %conv_params_V_1_2_1_030, i1 %conv_params_V_1_2_0_029, i1 %conv_params_V_1_1_1_028, i1 %conv_params_V_1_1_0_027, i1 %conv_params_V_1_0_1_026, i1 %conv_params_V_1_0_0_025, i1 %conv_params_V_0_2_1_024, i1 %conv_params_V_0_2_0_023, i1 %conv_params_V_0_1_1_022, i1 %conv_params_V_0_1_0_021, i1 %conv_params_V_0_0_1_020, i1 %conv_params_V_0_0_0_019"   --->   Operation 697 'call' 'call_ln0' <Predicate = true> <Delay = 0.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 77 <SV = 13> <Delay = 3.57>
ST_77 : Operation 698 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_LOOP_LOAD_WTS, i1 %conv_params_V_2_2_1_036_load, i1 %conv_params_V_2_2_0_035_load, i1 %conv_params_V_2_1_1_034_load, i1 %conv_params_V_2_1_0_033_load, i1 %conv_params_V_2_0_1_032_load, i1 %conv_params_V_2_0_0_031_load, i1 %conv_params_V_1_2_1_030_load, i1 %conv_params_V_1_2_0_029_load, i1 %conv_params_V_1_1_1_028_load, i1 %conv_params_V_1_1_0_027_load, i1 %conv_params_V_1_0_1_026_load, i1 %conv_params_V_1_0_0_025_load, i1 %conv_params_V_0_2_1_024_load, i1 %conv_params_V_0_2_0_023_load, i1 %conv_params_V_0_1_1_022_load, i1 %conv_params_V_0_1_0_021_load, i1 %conv_params_V_0_0_1_020_load, i1 %conv_params_V_0_0_0_019_load, i9 %empty_88, i9 %empty_89, i1 %conv_params_V_2_2_1_036, i1 %conv_params_V_2_2_0_035, i1 %conv_params_V_2_1_1_034, i1 %conv_params_V_2_1_0_033, i1 %conv_params_V_2_0_1_032, i1 %conv_params_V_2_0_0_031, i1 %conv_params_V_1_2_1_030, i1 %conv_params_V_1_2_0_029, i1 %conv_params_V_1_1_1_028, i1 %conv_params_V_1_1_0_027, i1 %conv_params_V_1_0_1_026, i1 %conv_params_V_1_0_0_025, i1 %conv_params_V_0_2_1_024, i1 %conv_params_V_0_2_0_023, i1 %conv_params_V_0_1_1_022, i1 %conv_params_V_0_1_0_021, i1 %conv_params_V_0_0_1_020, i1 %conv_params_V_0_0_0_019"   --->   Operation 698 'call' 'call_ln0' <Predicate = (icmp_ln1019_13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_77 : Operation 699 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end230"   --->   Operation 699 'br' 'br_ln0' <Predicate = (icmp_ln1019_13)> <Delay = 0.00>
ST_77 : Operation 700 [1/1] (0.58ns)   --->   "%icmp_ln1023 = icmp_ne  i8 %wrd_V, i8 %words_per_image_V_cast"   --->   Operation 700 'icmp' 'icmp_ln1023' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 701 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %icmp_ln1023, void %LOOP_CONVOLVERS, void %LOOP_CONVOLVER_LOAD" [Accel.cpp:314]   --->   Operation 701 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 702 [1/1] (0.00ns)   --->   "%wrd_phase_V_cast = zext i8 %wrd_phase_V"   --->   Operation 702 'zext' 'wrd_phase_V_cast' <Predicate = (icmp_ln1023)> <Delay = 0.00>
ST_77 : Operation 703 [1/1] (0.74ns)   --->   "%add_i1340 = add i12 %mul_ln1789, i12 %wrd_phase_V_cast"   --->   Operation 703 'add' 'add_i1340' <Predicate = (icmp_ln1023)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 704 [2/2] (2.82ns)   --->   "%call_ln317 = call void @bin_conv_Pipeline_LOOP_CONVOLVER_LOAD, i2 %tmp_120, i12 %add_i1340, i2 %word_buffer_V, i64 %dmem_V" [Accel.cpp:317]   --->   Operation 704 'call' 'call_ln317' <Predicate = (icmp_ln1023)> <Delay = 2.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 78 <SV = 14> <Delay = 0.38>
ST_78 : Operation 705 [1/2] (0.00ns)   --->   "%call_ln317 = call void @bin_conv_Pipeline_LOOP_CONVOLVER_LOAD, i2 %tmp_120, i12 %add_i1340, i2 %word_buffer_V, i64 %dmem_V" [Accel.cpp:317]   --->   Operation 705 'call' 'call_ln317' <Predicate = (icmp_ln1023)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_78 : Operation 706 [1/1] (0.00ns)   --->   "%br_ln0 = br void %LOOP_CONVOLVERS"   --->   Operation 706 'br' 'br_ln0' <Predicate = (icmp_ln1023)> <Delay = 0.00>
ST_78 : Operation 707 [1/1] (0.38ns)   --->   "%br_ln332 = br void %for.inc364" [Accel.cpp:332]   --->   Operation 707 'br' 'br_ln332' <Predicate = true> <Delay = 0.38>

State 79 <SV = 15> <Delay = 5.59>
ST_79 : Operation 708 [1/1] (0.00ns)   --->   "%m_V = phi i2 %add_ln840_39, void %for.inc364.split, i2 0, void %LOOP_CONVOLVERS"   --->   Operation 708 'phi' 'm_V' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln1027 = trunc i2 %m_V"   --->   Operation 709 'trunc' 'trunc_ln1027' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 710 [1/1] (0.34ns)   --->   "%icmp_ln1027_7 = icmp_eq  i2 %m_V, i2 2"   --->   Operation 710 'icmp' 'icmp_ln1027_7' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 711 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 711 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 712 [1/1] (0.43ns)   --->   "%add_ln840_39 = add i2 %m_V, i2 1"   --->   Operation 712 'add' 'add_ln840_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 713 [1/1] (0.00ns)   --->   "%br_ln332 = br i1 %icmp_ln1027_7, void %for.inc364.split, void %for.inc394.preheader" [Accel.cpp:332]   --->   Operation 713 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 714 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_0_019_load_1 = load i1 %conv_params_V_0_0_0_019" [Accel.cpp:334]   --->   Operation 714 'load' 'conv_params_V_0_0_0_019_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 715 [1/1] (0.00ns)   --->   "%conv_params_V_0_0_1_020_load_1 = load i1 %conv_params_V_0_0_1_020" [Accel.cpp:334]   --->   Operation 715 'load' 'conv_params_V_0_0_1_020_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 716 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_0_021_load_1 = load i1 %conv_params_V_0_1_0_021" [Accel.cpp:334]   --->   Operation 716 'load' 'conv_params_V_0_1_0_021_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 717 [1/1] (0.00ns)   --->   "%conv_params_V_0_1_1_022_load_1 = load i1 %conv_params_V_0_1_1_022" [Accel.cpp:334]   --->   Operation 717 'load' 'conv_params_V_0_1_1_022_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 718 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_0_023_load_1 = load i1 %conv_params_V_0_2_0_023" [Accel.cpp:334]   --->   Operation 718 'load' 'conv_params_V_0_2_0_023_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 719 [1/1] (0.00ns)   --->   "%conv_params_V_0_2_1_024_load_1 = load i1 %conv_params_V_0_2_1_024" [Accel.cpp:334]   --->   Operation 719 'load' 'conv_params_V_0_2_1_024_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 720 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_0_025_load_1 = load i1 %conv_params_V_1_0_0_025" [Accel.cpp:334]   --->   Operation 720 'load' 'conv_params_V_1_0_0_025_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 721 [1/1] (0.00ns)   --->   "%conv_params_V_1_0_1_026_load_1 = load i1 %conv_params_V_1_0_1_026" [Accel.cpp:334]   --->   Operation 721 'load' 'conv_params_V_1_0_1_026_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 722 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_0_027_load_1 = load i1 %conv_params_V_1_1_0_027" [Accel.cpp:334]   --->   Operation 722 'load' 'conv_params_V_1_1_0_027_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 723 [1/1] (0.00ns)   --->   "%conv_params_V_1_1_1_028_load_1 = load i1 %conv_params_V_1_1_1_028" [Accel.cpp:334]   --->   Operation 723 'load' 'conv_params_V_1_1_1_028_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 724 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_0_029_load_1 = load i1 %conv_params_V_1_2_0_029" [Accel.cpp:334]   --->   Operation 724 'load' 'conv_params_V_1_2_0_029_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 725 [1/1] (0.00ns)   --->   "%conv_params_V_1_2_1_030_load_1 = load i1 %conv_params_V_1_2_1_030" [Accel.cpp:334]   --->   Operation 725 'load' 'conv_params_V_1_2_1_030_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 726 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_0_031_load_1 = load i1 %conv_params_V_2_0_0_031" [Accel.cpp:334]   --->   Operation 726 'load' 'conv_params_V_2_0_0_031_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 727 [1/1] (0.00ns)   --->   "%conv_params_V_2_0_1_032_load_1 = load i1 %conv_params_V_2_0_1_032" [Accel.cpp:334]   --->   Operation 727 'load' 'conv_params_V_2_0_1_032_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 728 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_0_033_load_1 = load i1 %conv_params_V_2_1_0_033" [Accel.cpp:334]   --->   Operation 728 'load' 'conv_params_V_2_1_0_033_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 729 [1/1] (0.00ns)   --->   "%conv_params_V_2_1_1_034_load_1 = load i1 %conv_params_V_2_1_1_034" [Accel.cpp:334]   --->   Operation 729 'load' 'conv_params_V_2_1_1_034_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 730 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_0_035_load_1 = load i1 %conv_params_V_2_2_0_035" [Accel.cpp:334]   --->   Operation 730 'load' 'conv_params_V_2_2_0_035_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 731 [1/1] (0.00ns)   --->   "%conv_params_V_2_2_1_036_load_1 = load i1 %conv_params_V_2_2_1_036" [Accel.cpp:334]   --->   Operation 731 'load' 'conv_params_V_2_2_1_036_load_1' <Predicate = (!icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 732 [2/2] (5.25ns)   --->   "%call_ln334 = call void @process_word, i2 %word_buffer_V, i1 %trunc_ln1027, i2 %old_word_buffer_V, i1 %lb, i1 %rb, i2 %line_buffer_0, i2 %line_buffer_1, i2 %line_buffer_2, i1 %conv_params_V_0_0_0_019_load_1, i1 %conv_params_V_0_0_1_020_load_1, i1 %conv_params_V_0_1_0_021_load_1, i1 %conv_params_V_0_1_1_022_load_1, i1 %conv_params_V_0_2_0_023_load_1, i1 %conv_params_V_0_2_1_024_load_1, i1 %conv_params_V_1_0_0_025_load_1, i1 %conv_params_V_1_0_1_026_load_1, i1 %conv_params_V_1_1_0_027_load_1, i1 %conv_params_V_1_1_1_028_load_1, i1 %conv_params_V_1_2_0_029_load_1, i1 %conv_params_V_1_2_1_030_load_1, i1 %conv_params_V_2_0_0_031_load_1, i1 %conv_params_V_2_0_1_032_load_1, i1 %conv_params_V_2_1_0_033_load_1, i1 %conv_params_V_2_1_1_034_load_1, i1 %conv_params_V_2_2_0_035_load_1, i1 %conv_params_V_2_2_1_036_load_1, i5 %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %wrd_V" [Accel.cpp:334]   --->   Operation 732 'call' 'call_ln334' <Predicate = (!icmp_ln1027_7)> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 733 [2/2] (0.00ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10, i2 %word_buffer_V, i2 %old_word_buffer_V"   --->   Operation 733 'call' 'call_ln0' <Predicate = (icmp_ln1027_7)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 734 [1/1] (0.00ns)   --->   "%empty_90 = trunc i8 %wrd_phase_V"   --->   Operation 734 'trunc' 'empty_90' <Predicate = (icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 735 [1/1] (0.70ns)   --->   "%sub_i_i845 = add i5 %empty_90, i5 31"   --->   Operation 735 'add' 'sub_i_i845' <Predicate = (icmp_ln1027_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_122 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %sub_i_i845, i6 0"   --->   Operation 736 'bitconcatenate' 'tmp_122' <Predicate = (icmp_ln1027_7)> <Delay = 0.00>
ST_79 : Operation 737 [2/2] (1.93ns)   --->   "%call_ln840 = call void @bin_conv_Pipeline_VITIS_LOOP_348_11, i11 %tmp_122, i12 %fixed_buffer_V, i5 %conv_out_buffer_V, i1 %icmp_ln1019_13"   --->   Operation 737 'call' 'call_ln840' <Predicate = (icmp_ln1027_7)> <Delay = 1.93> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_79 : Operation 738 [1/1] (0.70ns)   --->   "%wrd_V_1 = add i8 %wrd_V, i8 1"   --->   Operation 738 'add' 'wrd_V_1' <Predicate = (icmp_ln1023 & icmp_ln1027_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 739 [1/1] (0.70ns)   --->   "%wrd_phase_V_1 = add i8 %wrd_phase_V, i8 1"   --->   Operation 739 'add' 'wrd_phase_V_1' <Predicate = (icmp_ln1023 & icmp_ln1027_7)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 740 [1/1] (0.30ns)   --->   "%wrd_V_2 = select i1 %icmp_ln1023, i8 %wrd_V_1, i8 0"   --->   Operation 740 'select' 'wrd_V_2' <Predicate = (icmp_ln1027_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 741 [1/1] (0.30ns)   --->   "%wrd_phase_V_2 = select i1 %icmp_ln1023, i8 %wrd_phase_V_1, i8 %wrd_phase_V"   --->   Operation 741 'select' 'wrd_phase_V_2' <Predicate = (icmp_ln1027_7)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 80 <SV = 16> <Delay = 0.00>
ST_80 : Operation 742 [1/1] (0.00ns)   --->   "%specloopname_ln332 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [Accel.cpp:332]   --->   Operation 742 'specloopname' 'specloopname_ln332' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 743 [1/2] (0.00ns)   --->   "%call_ln334 = call void @process_word, i2 %word_buffer_V, i1 %trunc_ln1027, i2 %old_word_buffer_V, i1 %lb, i1 %rb, i2 %line_buffer_0, i2 %line_buffer_1, i2 %line_buffer_2, i1 %conv_params_V_0_0_0_019_load_1, i1 %conv_params_V_0_0_1_020_load_1, i1 %conv_params_V_0_1_0_021_load_1, i1 %conv_params_V_0_1_1_022_load_1, i1 %conv_params_V_0_2_0_023_load_1, i1 %conv_params_V_0_2_1_024_load_1, i1 %conv_params_V_1_0_0_025_load_1, i1 %conv_params_V_1_0_1_026_load_1, i1 %conv_params_V_1_1_0_027_load_1, i1 %conv_params_V_1_1_1_028_load_1, i1 %conv_params_V_1_2_0_029_load_1, i1 %conv_params_V_1_2_1_030_load_1, i1 %conv_params_V_2_0_0_031_load_1, i1 %conv_params_V_2_0_1_032_load_1, i1 %conv_params_V_2_1_0_033_load_1, i1 %conv_params_V_2_1_1_034_load_1, i1 %conv_params_V_2_2_0_035_load_1, i1 %conv_params_V_2_2_1_036_load_1, i5 %conv_out_buffer_V, i3 %log_width_V, i5 %words_per_image_V, i8 %wrd_V" [Accel.cpp:334]   --->   Operation 743 'call' 'call_ln334' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_80 : Operation 744 [1/1] (0.00ns)   --->   "%br_ln332 = br void %for.inc364" [Accel.cpp:332]   --->   Operation 744 'br' 'br_ln332' <Predicate = true> <Delay = 0.00>

State 81 <SV = 16> <Delay = 0.00>
ST_81 : Operation 745 [1/2] (0.00ns)   --->   "%call_ln0 = call void @bin_conv_Pipeline_VITIS_LOOP_338_8_VITIS_LOOP_339_9_VITIS_LOOP_340_10, i2 %word_buffer_V, i2 %old_word_buffer_V"   --->   Operation 745 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 746 [1/2] (0.00ns)   --->   "%call_ln840 = call void @bin_conv_Pipeline_VITIS_LOOP_348_11, i11 %tmp_122, i12 %fixed_buffer_V, i5 %conv_out_buffer_V, i1 %icmp_ln1019_13"   --->   Operation 746 'call' 'call_ln840' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_81 : Operation 747 [1/1] (0.00ns)   --->   "%br_ln266 = br void %for.body164" [Accel.cpp:266]   --->   Operation 747 'br' 'br_ln266' <Predicate = true> <Delay = 0.00>

State 82 <SV = 6> <Delay = 1.20>
ST_82 : Operation 748 [1/1] (0.00ns)   --->   "%w_V_2 = load i5 %w_V"   --->   Operation 748 'load' 'w_V_2' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 749 [1/1] (0.63ns)   --->   "%icmp_ln1027_6 = icmp_eq  i5 %w_V_2, i5 %words_per_image_V"   --->   Operation 749 'icmp' 'icmp_ln1027_6' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 750 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 31, i64 0"   --->   Operation 750 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 751 [1/1] (0.70ns)   --->   "%add_ln840_35 = add i5 %w_V_2, i5 1"   --->   Operation 751 'add' 'add_ln840_35' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 752 [1/1] (0.00ns)   --->   "%br_ln372 = br i1 %icmp_ln1027_6, void %for.inc460.split, void %for.end503.loopexit" [Accel.cpp:372]   --->   Operation 752 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_121 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %w_V_2, i6 0" [Accel.cpp:375]   --->   Operation 753 'bitconcatenate' 'tmp_121' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln375 = zext i11 %tmp_121" [Accel.cpp:375]   --->   Operation 754 'zext' 'zext_ln375' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 755 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_64 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375" [Accel.cpp:375]   --->   Operation 755 'getelementptr' 'fixed_buffer_V_addr_64' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 756 [1/1] (0.00ns)   --->   "%or_ln375 = or i11 %tmp_121, i11 1" [Accel.cpp:375]   --->   Operation 756 'or' 'or_ln375' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 757 [1/1] (0.00ns)   --->   "%zext_ln375_1 = zext i11 %or_ln375" [Accel.cpp:375]   --->   Operation 757 'zext' 'zext_ln375_1' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 758 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_65 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_1" [Accel.cpp:375]   --->   Operation 758 'getelementptr' 'fixed_buffer_V_addr_65' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 759 [1/1] (0.00ns)   --->   "%or_ln375_1 = or i11 %tmp_121, i11 2" [Accel.cpp:375]   --->   Operation 759 'or' 'or_ln375_1' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln375_2 = zext i11 %or_ln375_1" [Accel.cpp:375]   --->   Operation 760 'zext' 'zext_ln375_2' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 761 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_66 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_2" [Accel.cpp:375]   --->   Operation 761 'getelementptr' 'fixed_buffer_V_addr_66' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 762 [1/1] (0.00ns)   --->   "%or_ln375_2 = or i11 %tmp_121, i11 3" [Accel.cpp:375]   --->   Operation 762 'or' 'or_ln375_2' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 763 [1/1] (0.00ns)   --->   "%zext_ln375_3 = zext i11 %or_ln375_2" [Accel.cpp:375]   --->   Operation 763 'zext' 'zext_ln375_3' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 764 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_67 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_3" [Accel.cpp:375]   --->   Operation 764 'getelementptr' 'fixed_buffer_V_addr_67' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln375_3 = or i11 %tmp_121, i11 4" [Accel.cpp:375]   --->   Operation 765 'or' 'or_ln375_3' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln375_4 = zext i11 %or_ln375_3" [Accel.cpp:375]   --->   Operation 766 'zext' 'zext_ln375_4' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 767 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_68 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_4" [Accel.cpp:375]   --->   Operation 767 'getelementptr' 'fixed_buffer_V_addr_68' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 768 [1/1] (0.00ns)   --->   "%or_ln375_4 = or i11 %tmp_121, i11 5" [Accel.cpp:375]   --->   Operation 768 'or' 'or_ln375_4' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln375_5 = zext i11 %or_ln375_4" [Accel.cpp:375]   --->   Operation 769 'zext' 'zext_ln375_5' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 770 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_69 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_5" [Accel.cpp:375]   --->   Operation 770 'getelementptr' 'fixed_buffer_V_addr_69' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 771 [1/1] (0.00ns)   --->   "%or_ln375_5 = or i11 %tmp_121, i11 6" [Accel.cpp:375]   --->   Operation 771 'or' 'or_ln375_5' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln375_6 = zext i11 %or_ln375_5" [Accel.cpp:375]   --->   Operation 772 'zext' 'zext_ln375_6' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 773 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_70 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_6" [Accel.cpp:375]   --->   Operation 773 'getelementptr' 'fixed_buffer_V_addr_70' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 774 [1/1] (0.00ns)   --->   "%or_ln375_6 = or i11 %tmp_121, i11 7" [Accel.cpp:375]   --->   Operation 774 'or' 'or_ln375_6' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln375_7 = zext i11 %or_ln375_6" [Accel.cpp:375]   --->   Operation 775 'zext' 'zext_ln375_7' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 776 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_71 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_7" [Accel.cpp:375]   --->   Operation 776 'getelementptr' 'fixed_buffer_V_addr_71' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 777 [1/1] (0.00ns)   --->   "%or_ln375_7 = or i11 %tmp_121, i11 8" [Accel.cpp:375]   --->   Operation 777 'or' 'or_ln375_7' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 778 [1/1] (0.00ns)   --->   "%zext_ln375_8 = zext i11 %or_ln375_7" [Accel.cpp:375]   --->   Operation 778 'zext' 'zext_ln375_8' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 779 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_72 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_8" [Accel.cpp:375]   --->   Operation 779 'getelementptr' 'fixed_buffer_V_addr_72' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 780 [1/1] (0.00ns)   --->   "%or_ln375_8 = or i11 %tmp_121, i11 9" [Accel.cpp:375]   --->   Operation 780 'or' 'or_ln375_8' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln375_9 = zext i11 %or_ln375_8" [Accel.cpp:375]   --->   Operation 781 'zext' 'zext_ln375_9' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 782 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_73 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_9" [Accel.cpp:375]   --->   Operation 782 'getelementptr' 'fixed_buffer_V_addr_73' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 783 [1/1] (0.00ns)   --->   "%or_ln375_9 = or i11 %tmp_121, i11 10" [Accel.cpp:375]   --->   Operation 783 'or' 'or_ln375_9' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln375_10 = zext i11 %or_ln375_9" [Accel.cpp:375]   --->   Operation 784 'zext' 'zext_ln375_10' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 785 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_74 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_10" [Accel.cpp:375]   --->   Operation 785 'getelementptr' 'fixed_buffer_V_addr_74' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 786 [1/1] (0.00ns)   --->   "%or_ln375_10 = or i11 %tmp_121, i11 11" [Accel.cpp:375]   --->   Operation 786 'or' 'or_ln375_10' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln375_11 = zext i11 %or_ln375_10" [Accel.cpp:375]   --->   Operation 787 'zext' 'zext_ln375_11' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 788 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_75 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_11" [Accel.cpp:375]   --->   Operation 788 'getelementptr' 'fixed_buffer_V_addr_75' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 789 [1/1] (0.00ns)   --->   "%or_ln375_11 = or i11 %tmp_121, i11 12" [Accel.cpp:375]   --->   Operation 789 'or' 'or_ln375_11' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 790 [1/1] (0.00ns)   --->   "%zext_ln375_12 = zext i11 %or_ln375_11" [Accel.cpp:375]   --->   Operation 790 'zext' 'zext_ln375_12' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 791 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_76 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_12" [Accel.cpp:375]   --->   Operation 791 'getelementptr' 'fixed_buffer_V_addr_76' <Predicate = (!icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 792 [2/2] (1.20ns)   --->   "%fixed_temp_V_0 = load i11 %fixed_buffer_V_addr_64" [Accel.cpp:375]   --->   Operation 792 'load' 'fixed_temp_V_0' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 793 [2/2] (1.20ns)   --->   "%fixed_temp_V_1 = load i11 %fixed_buffer_V_addr_65" [Accel.cpp:375]   --->   Operation 793 'load' 'fixed_temp_V_1' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 794 [2/2] (1.20ns)   --->   "%fixed_temp_V_2 = load i11 %fixed_buffer_V_addr_66" [Accel.cpp:375]   --->   Operation 794 'load' 'fixed_temp_V_2' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 795 [2/2] (1.20ns)   --->   "%fixed_temp_V_3 = load i11 %fixed_buffer_V_addr_67" [Accel.cpp:375]   --->   Operation 795 'load' 'fixed_temp_V_3' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 796 [2/2] (1.20ns)   --->   "%fixed_temp_V_4 = load i11 %fixed_buffer_V_addr_68" [Accel.cpp:375]   --->   Operation 796 'load' 'fixed_temp_V_4' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 797 [2/2] (1.20ns)   --->   "%fixed_temp_V_5 = load i11 %fixed_buffer_V_addr_69" [Accel.cpp:375]   --->   Operation 797 'load' 'fixed_temp_V_5' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 798 [2/2] (1.20ns)   --->   "%fixed_temp_V_6 = load i11 %fixed_buffer_V_addr_70" [Accel.cpp:375]   --->   Operation 798 'load' 'fixed_temp_V_6' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 799 [2/2] (1.20ns)   --->   "%fixed_temp_V_7 = load i11 %fixed_buffer_V_addr_71" [Accel.cpp:375]   --->   Operation 799 'load' 'fixed_temp_V_7' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 800 [2/2] (1.20ns)   --->   "%fixed_temp_V_8 = load i11 %fixed_buffer_V_addr_72" [Accel.cpp:375]   --->   Operation 800 'load' 'fixed_temp_V_8' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 801 [2/2] (1.20ns)   --->   "%fixed_temp_V_9 = load i11 %fixed_buffer_V_addr_73" [Accel.cpp:375]   --->   Operation 801 'load' 'fixed_temp_V_9' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 802 [2/2] (1.20ns)   --->   "%fixed_temp_V_10 = load i11 %fixed_buffer_V_addr_74" [Accel.cpp:375]   --->   Operation 802 'load' 'fixed_temp_V_10' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 803 [2/2] (1.20ns)   --->   "%fixed_temp_V_11 = load i11 %fixed_buffer_V_addr_75" [Accel.cpp:375]   --->   Operation 803 'load' 'fixed_temp_V_11' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 804 [2/2] (1.20ns)   --->   "%fixed_temp_V_12 = load i11 %fixed_buffer_V_addr_76" [Accel.cpp:375]   --->   Operation 804 'load' 'fixed_temp_V_12' <Predicate = (!icmp_ln1027_6)> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_82 : Operation 805 [1/1] (0.38ns)   --->   "%store_ln372 = store i5 %add_ln840_35, i5 %w_V" [Accel.cpp:372]   --->   Operation 805 'store' 'store_ln372' <Predicate = (!icmp_ln1027_6)> <Delay = 0.38>
ST_82 : Operation 806 [1/1] (0.00ns)   --->   "%trunc_ln186_4 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %o_index_read, i32 1, i32 14"   --->   Operation 806 'partselect' 'trunc_ln186_4' <Predicate = (icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln186_2 = zext i5 %words_per_image_V"   --->   Operation 807 'zext' 'zext_ln186_2' <Predicate = (icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 808 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln186 = mul i14 %trunc_ln186_4, i14 %zext_ln186_2"   --->   Operation 808 'mul' 'mul_ln186' <Predicate = (icmp_ln1027_6)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_82 : Operation 809 [1/1] (0.34ns)   --->   "%lnot_i_i = icmp_eq  i2 %width_mode_read, i2 0"   --->   Operation 809 'icmp' 'lnot_i_i' <Predicate = (icmp_ln1027_6)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_342 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %o_index_read, i32 2"   --->   Operation 810 'bitselect' 'tmp_342' <Predicate = (icmp_ln1027_6)> <Delay = 0.00>
ST_82 : Operation 811 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i12 @_ssdm_op_PartSelect.i12.i15.i32.i32, i15 %o_index_read, i32 3, i32 14"   --->   Operation 811 'partselect' 'trunc_ln3' <Predicate = (icmp_ln1027_6)> <Delay = 0.00>

State 83 <SV = 7> <Delay = 1.20>
ST_83 : Operation 812 [1/1] (0.00ns)   --->   "%or_ln375_12 = or i11 %tmp_121, i11 13" [Accel.cpp:375]   --->   Operation 812 'or' 'or_ln375_12' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln375_13 = zext i11 %or_ln375_12" [Accel.cpp:375]   --->   Operation 813 'zext' 'zext_ln375_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 814 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_77 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_13" [Accel.cpp:375]   --->   Operation 814 'getelementptr' 'fixed_buffer_V_addr_77' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 815 [1/1] (0.00ns)   --->   "%or_ln375_13 = or i11 %tmp_121, i11 14" [Accel.cpp:375]   --->   Operation 815 'or' 'or_ln375_13' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln375_14 = zext i11 %or_ln375_13" [Accel.cpp:375]   --->   Operation 816 'zext' 'zext_ln375_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 817 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_78 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_14" [Accel.cpp:375]   --->   Operation 817 'getelementptr' 'fixed_buffer_V_addr_78' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 818 [1/1] (0.00ns)   --->   "%or_ln375_14 = or i11 %tmp_121, i11 15" [Accel.cpp:375]   --->   Operation 818 'or' 'or_ln375_14' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 819 [1/1] (0.00ns)   --->   "%zext_ln375_15 = zext i11 %or_ln375_14" [Accel.cpp:375]   --->   Operation 819 'zext' 'zext_ln375_15' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 820 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_79 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_15" [Accel.cpp:375]   --->   Operation 820 'getelementptr' 'fixed_buffer_V_addr_79' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 821 [1/1] (0.00ns)   --->   "%or_ln375_15 = or i11 %tmp_121, i11 16" [Accel.cpp:375]   --->   Operation 821 'or' 'or_ln375_15' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln375_16 = zext i11 %or_ln375_15" [Accel.cpp:375]   --->   Operation 822 'zext' 'zext_ln375_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 823 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_80 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_16" [Accel.cpp:375]   --->   Operation 823 'getelementptr' 'fixed_buffer_V_addr_80' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 824 [1/1] (0.00ns)   --->   "%or_ln375_16 = or i11 %tmp_121, i11 17" [Accel.cpp:375]   --->   Operation 824 'or' 'or_ln375_16' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln375_17 = zext i11 %or_ln375_16" [Accel.cpp:375]   --->   Operation 825 'zext' 'zext_ln375_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 826 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_81 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_17" [Accel.cpp:375]   --->   Operation 826 'getelementptr' 'fixed_buffer_V_addr_81' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 827 [1/1] (0.00ns)   --->   "%or_ln375_17 = or i11 %tmp_121, i11 18" [Accel.cpp:375]   --->   Operation 827 'or' 'or_ln375_17' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 828 [1/1] (0.00ns)   --->   "%zext_ln375_18 = zext i11 %or_ln375_17" [Accel.cpp:375]   --->   Operation 828 'zext' 'zext_ln375_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 829 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_82 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_18" [Accel.cpp:375]   --->   Operation 829 'getelementptr' 'fixed_buffer_V_addr_82' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 830 [1/1] (0.00ns)   --->   "%or_ln375_18 = or i11 %tmp_121, i11 19" [Accel.cpp:375]   --->   Operation 830 'or' 'or_ln375_18' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln375_19 = zext i11 %or_ln375_18" [Accel.cpp:375]   --->   Operation 831 'zext' 'zext_ln375_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 832 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_83 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_19" [Accel.cpp:375]   --->   Operation 832 'getelementptr' 'fixed_buffer_V_addr_83' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 833 [1/1] (0.00ns)   --->   "%or_ln375_19 = or i11 %tmp_121, i11 20" [Accel.cpp:375]   --->   Operation 833 'or' 'or_ln375_19' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 834 [1/1] (0.00ns)   --->   "%zext_ln375_20 = zext i11 %or_ln375_19" [Accel.cpp:375]   --->   Operation 834 'zext' 'zext_ln375_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 835 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_84 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_20" [Accel.cpp:375]   --->   Operation 835 'getelementptr' 'fixed_buffer_V_addr_84' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 836 [1/1] (0.00ns)   --->   "%or_ln375_20 = or i11 %tmp_121, i11 21" [Accel.cpp:375]   --->   Operation 836 'or' 'or_ln375_20' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 837 [1/1] (0.00ns)   --->   "%zext_ln375_21 = zext i11 %or_ln375_20" [Accel.cpp:375]   --->   Operation 837 'zext' 'zext_ln375_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 838 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_85 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_21" [Accel.cpp:375]   --->   Operation 838 'getelementptr' 'fixed_buffer_V_addr_85' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 839 [1/1] (0.00ns)   --->   "%or_ln375_21 = or i11 %tmp_121, i11 22" [Accel.cpp:375]   --->   Operation 839 'or' 'or_ln375_21' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln375_22 = zext i11 %or_ln375_21" [Accel.cpp:375]   --->   Operation 840 'zext' 'zext_ln375_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 841 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_86 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_22" [Accel.cpp:375]   --->   Operation 841 'getelementptr' 'fixed_buffer_V_addr_86' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 842 [1/1] (0.00ns)   --->   "%or_ln375_22 = or i11 %tmp_121, i11 23" [Accel.cpp:375]   --->   Operation 842 'or' 'or_ln375_22' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln375_23 = zext i11 %or_ln375_22" [Accel.cpp:375]   --->   Operation 843 'zext' 'zext_ln375_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 844 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_87 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_23" [Accel.cpp:375]   --->   Operation 844 'getelementptr' 'fixed_buffer_V_addr_87' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 845 [1/1] (0.00ns)   --->   "%or_ln375_23 = or i11 %tmp_121, i11 24" [Accel.cpp:375]   --->   Operation 845 'or' 'or_ln375_23' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 846 [1/1] (0.00ns)   --->   "%zext_ln375_24 = zext i11 %or_ln375_23" [Accel.cpp:375]   --->   Operation 846 'zext' 'zext_ln375_24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 847 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_88 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_24" [Accel.cpp:375]   --->   Operation 847 'getelementptr' 'fixed_buffer_V_addr_88' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 848 [1/1] (0.00ns)   --->   "%or_ln375_24 = or i11 %tmp_121, i11 25" [Accel.cpp:375]   --->   Operation 848 'or' 'or_ln375_24' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln375_25 = zext i11 %or_ln375_24" [Accel.cpp:375]   --->   Operation 849 'zext' 'zext_ln375_25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 850 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_89 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_25" [Accel.cpp:375]   --->   Operation 850 'getelementptr' 'fixed_buffer_V_addr_89' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 851 [1/1] (0.00ns)   --->   "%or_ln375_25 = or i11 %tmp_121, i11 26" [Accel.cpp:375]   --->   Operation 851 'or' 'or_ln375_25' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln375_26 = zext i11 %or_ln375_25" [Accel.cpp:375]   --->   Operation 852 'zext' 'zext_ln375_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 853 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_90 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_26" [Accel.cpp:375]   --->   Operation 853 'getelementptr' 'fixed_buffer_V_addr_90' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 854 [1/1] (0.00ns)   --->   "%or_ln375_26 = or i11 %tmp_121, i11 27" [Accel.cpp:375]   --->   Operation 854 'or' 'or_ln375_26' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 855 [1/1] (0.00ns)   --->   "%zext_ln375_27 = zext i11 %or_ln375_26" [Accel.cpp:375]   --->   Operation 855 'zext' 'zext_ln375_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 856 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_91 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_27" [Accel.cpp:375]   --->   Operation 856 'getelementptr' 'fixed_buffer_V_addr_91' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 857 [1/1] (0.00ns)   --->   "%or_ln375_27 = or i11 %tmp_121, i11 28" [Accel.cpp:375]   --->   Operation 857 'or' 'or_ln375_27' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln375_28 = zext i11 %or_ln375_27" [Accel.cpp:375]   --->   Operation 858 'zext' 'zext_ln375_28' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 859 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_92 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_28" [Accel.cpp:375]   --->   Operation 859 'getelementptr' 'fixed_buffer_V_addr_92' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 860 [1/1] (0.00ns)   --->   "%or_ln375_28 = or i11 %tmp_121, i11 29" [Accel.cpp:375]   --->   Operation 860 'or' 'or_ln375_28' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 861 [1/1] (0.00ns)   --->   "%zext_ln375_29 = zext i11 %or_ln375_28" [Accel.cpp:375]   --->   Operation 861 'zext' 'zext_ln375_29' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 862 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_93 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_29" [Accel.cpp:375]   --->   Operation 862 'getelementptr' 'fixed_buffer_V_addr_93' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 863 [1/2] (1.20ns)   --->   "%fixed_temp_V_0 = load i11 %fixed_buffer_V_addr_64" [Accel.cpp:375]   --->   Operation 863 'load' 'fixed_temp_V_0' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 864 [1/2] (1.20ns)   --->   "%fixed_temp_V_1 = load i11 %fixed_buffer_V_addr_65" [Accel.cpp:375]   --->   Operation 864 'load' 'fixed_temp_V_1' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 865 [1/2] (1.20ns)   --->   "%fixed_temp_V_2 = load i11 %fixed_buffer_V_addr_66" [Accel.cpp:375]   --->   Operation 865 'load' 'fixed_temp_V_2' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 866 [1/2] (1.20ns)   --->   "%fixed_temp_V_3 = load i11 %fixed_buffer_V_addr_67" [Accel.cpp:375]   --->   Operation 866 'load' 'fixed_temp_V_3' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 867 [1/2] (1.20ns)   --->   "%fixed_temp_V_4 = load i11 %fixed_buffer_V_addr_68" [Accel.cpp:375]   --->   Operation 867 'load' 'fixed_temp_V_4' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 868 [1/2] (1.20ns)   --->   "%fixed_temp_V_5 = load i11 %fixed_buffer_V_addr_69" [Accel.cpp:375]   --->   Operation 868 'load' 'fixed_temp_V_5' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 869 [1/2] (1.20ns)   --->   "%fixed_temp_V_6 = load i11 %fixed_buffer_V_addr_70" [Accel.cpp:375]   --->   Operation 869 'load' 'fixed_temp_V_6' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 870 [1/2] (1.20ns)   --->   "%fixed_temp_V_7 = load i11 %fixed_buffer_V_addr_71" [Accel.cpp:375]   --->   Operation 870 'load' 'fixed_temp_V_7' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 871 [1/2] (1.20ns)   --->   "%fixed_temp_V_8 = load i11 %fixed_buffer_V_addr_72" [Accel.cpp:375]   --->   Operation 871 'load' 'fixed_temp_V_8' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 872 [1/2] (1.20ns)   --->   "%fixed_temp_V_9 = load i11 %fixed_buffer_V_addr_73" [Accel.cpp:375]   --->   Operation 872 'load' 'fixed_temp_V_9' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 873 [1/2] (1.20ns)   --->   "%fixed_temp_V_10 = load i11 %fixed_buffer_V_addr_74" [Accel.cpp:375]   --->   Operation 873 'load' 'fixed_temp_V_10' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 874 [1/2] (1.20ns)   --->   "%fixed_temp_V_11 = load i11 %fixed_buffer_V_addr_75" [Accel.cpp:375]   --->   Operation 874 'load' 'fixed_temp_V_11' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 875 [1/2] (1.20ns)   --->   "%fixed_temp_V_12 = load i11 %fixed_buffer_V_addr_76" [Accel.cpp:375]   --->   Operation 875 'load' 'fixed_temp_V_12' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 876 [2/2] (1.20ns)   --->   "%fixed_temp_V_13 = load i11 %fixed_buffer_V_addr_77" [Accel.cpp:375]   --->   Operation 876 'load' 'fixed_temp_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 877 [2/2] (1.20ns)   --->   "%fixed_temp_V_14 = load i11 %fixed_buffer_V_addr_78" [Accel.cpp:375]   --->   Operation 877 'load' 'fixed_temp_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 878 [2/2] (1.20ns)   --->   "%fixed_temp_V_15 = load i11 %fixed_buffer_V_addr_79" [Accel.cpp:375]   --->   Operation 878 'load' 'fixed_temp_V_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 879 [2/2] (1.20ns)   --->   "%fixed_temp_V_16 = load i11 %fixed_buffer_V_addr_80" [Accel.cpp:375]   --->   Operation 879 'load' 'fixed_temp_V_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 880 [2/2] (1.20ns)   --->   "%fixed_temp_V_17 = load i11 %fixed_buffer_V_addr_81" [Accel.cpp:375]   --->   Operation 880 'load' 'fixed_temp_V_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 881 [2/2] (1.20ns)   --->   "%fixed_temp_V_18 = load i11 %fixed_buffer_V_addr_82" [Accel.cpp:375]   --->   Operation 881 'load' 'fixed_temp_V_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 882 [2/2] (1.20ns)   --->   "%fixed_temp_V_19 = load i11 %fixed_buffer_V_addr_83" [Accel.cpp:375]   --->   Operation 882 'load' 'fixed_temp_V_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 883 [2/2] (1.20ns)   --->   "%fixed_temp_V_20 = load i11 %fixed_buffer_V_addr_84" [Accel.cpp:375]   --->   Operation 883 'load' 'fixed_temp_V_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 884 [2/2] (1.20ns)   --->   "%fixed_temp_V_21 = load i11 %fixed_buffer_V_addr_85" [Accel.cpp:375]   --->   Operation 884 'load' 'fixed_temp_V_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 885 [2/2] (1.20ns)   --->   "%fixed_temp_V_22 = load i11 %fixed_buffer_V_addr_86" [Accel.cpp:375]   --->   Operation 885 'load' 'fixed_temp_V_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 886 [2/2] (1.20ns)   --->   "%fixed_temp_V_23 = load i11 %fixed_buffer_V_addr_87" [Accel.cpp:375]   --->   Operation 886 'load' 'fixed_temp_V_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 887 [2/2] (1.20ns)   --->   "%fixed_temp_V_24 = load i11 %fixed_buffer_V_addr_88" [Accel.cpp:375]   --->   Operation 887 'load' 'fixed_temp_V_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 888 [2/2] (1.20ns)   --->   "%fixed_temp_V_25 = load i11 %fixed_buffer_V_addr_89" [Accel.cpp:375]   --->   Operation 888 'load' 'fixed_temp_V_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 889 [2/2] (1.20ns)   --->   "%fixed_temp_V_26 = load i11 %fixed_buffer_V_addr_90" [Accel.cpp:375]   --->   Operation 889 'load' 'fixed_temp_V_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 890 [2/2] (1.20ns)   --->   "%fixed_temp_V_27 = load i11 %fixed_buffer_V_addr_91" [Accel.cpp:375]   --->   Operation 890 'load' 'fixed_temp_V_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 891 [2/2] (1.20ns)   --->   "%fixed_temp_V_28 = load i11 %fixed_buffer_V_addr_92" [Accel.cpp:375]   --->   Operation 891 'load' 'fixed_temp_V_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_83 : Operation 892 [2/2] (1.20ns)   --->   "%fixed_temp_V_29 = load i11 %fixed_buffer_V_addr_93" [Accel.cpp:375]   --->   Operation 892 'load' 'fixed_temp_V_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 84 <SV = 8> <Delay = 1.20>
ST_84 : Operation 893 [1/1] (0.00ns)   --->   "%or_ln375_29 = or i11 %tmp_121, i11 30" [Accel.cpp:375]   --->   Operation 893 'or' 'or_ln375_29' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln375_30 = zext i11 %or_ln375_29" [Accel.cpp:375]   --->   Operation 894 'zext' 'zext_ln375_30' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 895 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_94 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_30" [Accel.cpp:375]   --->   Operation 895 'getelementptr' 'fixed_buffer_V_addr_94' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 896 [1/1] (0.00ns)   --->   "%or_ln375_30 = or i11 %tmp_121, i11 31" [Accel.cpp:375]   --->   Operation 896 'or' 'or_ln375_30' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 897 [1/1] (0.00ns)   --->   "%zext_ln375_31 = zext i11 %or_ln375_30" [Accel.cpp:375]   --->   Operation 897 'zext' 'zext_ln375_31' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 898 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_95 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_31" [Accel.cpp:375]   --->   Operation 898 'getelementptr' 'fixed_buffer_V_addr_95' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 899 [1/1] (0.00ns)   --->   "%or_ln375_31 = or i11 %tmp_121, i11 32" [Accel.cpp:375]   --->   Operation 899 'or' 'or_ln375_31' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 900 [1/1] (0.00ns)   --->   "%zext_ln375_32 = zext i11 %or_ln375_31" [Accel.cpp:375]   --->   Operation 900 'zext' 'zext_ln375_32' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 901 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_96 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_32" [Accel.cpp:375]   --->   Operation 901 'getelementptr' 'fixed_buffer_V_addr_96' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 902 [1/1] (0.00ns)   --->   "%or_ln375_32 = or i11 %tmp_121, i11 33" [Accel.cpp:375]   --->   Operation 902 'or' 'or_ln375_32' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln375_33 = zext i11 %or_ln375_32" [Accel.cpp:375]   --->   Operation 903 'zext' 'zext_ln375_33' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 904 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_97 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_33" [Accel.cpp:375]   --->   Operation 904 'getelementptr' 'fixed_buffer_V_addr_97' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 905 [1/1] (0.00ns)   --->   "%or_ln375_33 = or i11 %tmp_121, i11 34" [Accel.cpp:375]   --->   Operation 905 'or' 'or_ln375_33' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 906 [1/1] (0.00ns)   --->   "%zext_ln375_34 = zext i11 %or_ln375_33" [Accel.cpp:375]   --->   Operation 906 'zext' 'zext_ln375_34' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 907 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_98 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_34" [Accel.cpp:375]   --->   Operation 907 'getelementptr' 'fixed_buffer_V_addr_98' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 908 [1/1] (0.00ns)   --->   "%or_ln375_34 = or i11 %tmp_121, i11 35" [Accel.cpp:375]   --->   Operation 908 'or' 'or_ln375_34' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln375_35 = zext i11 %or_ln375_34" [Accel.cpp:375]   --->   Operation 909 'zext' 'zext_ln375_35' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 910 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_99 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_35" [Accel.cpp:375]   --->   Operation 910 'getelementptr' 'fixed_buffer_V_addr_99' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 911 [1/1] (0.00ns)   --->   "%or_ln375_35 = or i11 %tmp_121, i11 36" [Accel.cpp:375]   --->   Operation 911 'or' 'or_ln375_35' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln375_36 = zext i11 %or_ln375_35" [Accel.cpp:375]   --->   Operation 912 'zext' 'zext_ln375_36' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 913 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_100 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_36" [Accel.cpp:375]   --->   Operation 913 'getelementptr' 'fixed_buffer_V_addr_100' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 914 [1/1] (0.00ns)   --->   "%or_ln375_36 = or i11 %tmp_121, i11 37" [Accel.cpp:375]   --->   Operation 914 'or' 'or_ln375_36' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 915 [1/1] (0.00ns)   --->   "%zext_ln375_37 = zext i11 %or_ln375_36" [Accel.cpp:375]   --->   Operation 915 'zext' 'zext_ln375_37' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 916 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_101 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_37" [Accel.cpp:375]   --->   Operation 916 'getelementptr' 'fixed_buffer_V_addr_101' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 917 [1/1] (0.00ns)   --->   "%or_ln375_37 = or i11 %tmp_121, i11 38" [Accel.cpp:375]   --->   Operation 917 'or' 'or_ln375_37' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 918 [1/1] (0.00ns)   --->   "%zext_ln375_38 = zext i11 %or_ln375_37" [Accel.cpp:375]   --->   Operation 918 'zext' 'zext_ln375_38' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 919 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_102 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_38" [Accel.cpp:375]   --->   Operation 919 'getelementptr' 'fixed_buffer_V_addr_102' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 920 [1/1] (0.00ns)   --->   "%or_ln375_38 = or i11 %tmp_121, i11 39" [Accel.cpp:375]   --->   Operation 920 'or' 'or_ln375_38' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln375_39 = zext i11 %or_ln375_38" [Accel.cpp:375]   --->   Operation 921 'zext' 'zext_ln375_39' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 922 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_103 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_39" [Accel.cpp:375]   --->   Operation 922 'getelementptr' 'fixed_buffer_V_addr_103' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 923 [1/1] (0.00ns)   --->   "%or_ln375_39 = or i11 %tmp_121, i11 40" [Accel.cpp:375]   --->   Operation 923 'or' 'or_ln375_39' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln375_40 = zext i11 %or_ln375_39" [Accel.cpp:375]   --->   Operation 924 'zext' 'zext_ln375_40' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 925 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_104 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_40" [Accel.cpp:375]   --->   Operation 925 'getelementptr' 'fixed_buffer_V_addr_104' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 926 [1/1] (0.00ns)   --->   "%or_ln375_40 = or i11 %tmp_121, i11 41" [Accel.cpp:375]   --->   Operation 926 'or' 'or_ln375_40' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln375_41 = zext i11 %or_ln375_40" [Accel.cpp:375]   --->   Operation 927 'zext' 'zext_ln375_41' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 928 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_105 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_41" [Accel.cpp:375]   --->   Operation 928 'getelementptr' 'fixed_buffer_V_addr_105' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 929 [1/1] (0.00ns)   --->   "%or_ln375_41 = or i11 %tmp_121, i11 42" [Accel.cpp:375]   --->   Operation 929 'or' 'or_ln375_41' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln375_42 = zext i11 %or_ln375_41" [Accel.cpp:375]   --->   Operation 930 'zext' 'zext_ln375_42' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 931 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_106 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_42" [Accel.cpp:375]   --->   Operation 931 'getelementptr' 'fixed_buffer_V_addr_106' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 932 [1/1] (0.00ns)   --->   "%or_ln375_42 = or i11 %tmp_121, i11 43" [Accel.cpp:375]   --->   Operation 932 'or' 'or_ln375_42' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 933 [1/1] (0.00ns)   --->   "%zext_ln375_43 = zext i11 %or_ln375_42" [Accel.cpp:375]   --->   Operation 933 'zext' 'zext_ln375_43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 934 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_107 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_43" [Accel.cpp:375]   --->   Operation 934 'getelementptr' 'fixed_buffer_V_addr_107' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 935 [1/1] (0.00ns)   --->   "%or_ln375_43 = or i11 %tmp_121, i11 44" [Accel.cpp:375]   --->   Operation 935 'or' 'or_ln375_43' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln375_44 = zext i11 %or_ln375_43" [Accel.cpp:375]   --->   Operation 936 'zext' 'zext_ln375_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 937 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_108 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_44" [Accel.cpp:375]   --->   Operation 937 'getelementptr' 'fixed_buffer_V_addr_108' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 938 [1/1] (0.00ns)   --->   "%or_ln375_44 = or i11 %tmp_121, i11 45" [Accel.cpp:375]   --->   Operation 938 'or' 'or_ln375_44' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln375_45 = zext i11 %or_ln375_44" [Accel.cpp:375]   --->   Operation 939 'zext' 'zext_ln375_45' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 940 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_109 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_45" [Accel.cpp:375]   --->   Operation 940 'getelementptr' 'fixed_buffer_V_addr_109' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 941 [1/1] (0.00ns)   --->   "%or_ln375_45 = or i11 %tmp_121, i11 46" [Accel.cpp:375]   --->   Operation 941 'or' 'or_ln375_45' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 942 [1/1] (0.00ns)   --->   "%zext_ln375_46 = zext i11 %or_ln375_45" [Accel.cpp:375]   --->   Operation 942 'zext' 'zext_ln375_46' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 943 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_110 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_46" [Accel.cpp:375]   --->   Operation 943 'getelementptr' 'fixed_buffer_V_addr_110' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 944 [1/2] (1.20ns)   --->   "%fixed_temp_V_13 = load i11 %fixed_buffer_V_addr_77" [Accel.cpp:375]   --->   Operation 944 'load' 'fixed_temp_V_13' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 945 [1/2] (1.20ns)   --->   "%fixed_temp_V_14 = load i11 %fixed_buffer_V_addr_78" [Accel.cpp:375]   --->   Operation 945 'load' 'fixed_temp_V_14' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 946 [1/2] (1.20ns)   --->   "%fixed_temp_V_15 = load i11 %fixed_buffer_V_addr_79" [Accel.cpp:375]   --->   Operation 946 'load' 'fixed_temp_V_15' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 947 [1/2] (1.20ns)   --->   "%fixed_temp_V_16 = load i11 %fixed_buffer_V_addr_80" [Accel.cpp:375]   --->   Operation 947 'load' 'fixed_temp_V_16' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 948 [1/2] (1.20ns)   --->   "%fixed_temp_V_17 = load i11 %fixed_buffer_V_addr_81" [Accel.cpp:375]   --->   Operation 948 'load' 'fixed_temp_V_17' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 949 [1/2] (1.20ns)   --->   "%fixed_temp_V_18 = load i11 %fixed_buffer_V_addr_82" [Accel.cpp:375]   --->   Operation 949 'load' 'fixed_temp_V_18' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 950 [1/2] (1.20ns)   --->   "%fixed_temp_V_19 = load i11 %fixed_buffer_V_addr_83" [Accel.cpp:375]   --->   Operation 950 'load' 'fixed_temp_V_19' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 951 [1/2] (1.20ns)   --->   "%fixed_temp_V_20 = load i11 %fixed_buffer_V_addr_84" [Accel.cpp:375]   --->   Operation 951 'load' 'fixed_temp_V_20' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 952 [1/2] (1.20ns)   --->   "%fixed_temp_V_21 = load i11 %fixed_buffer_V_addr_85" [Accel.cpp:375]   --->   Operation 952 'load' 'fixed_temp_V_21' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 953 [1/2] (1.20ns)   --->   "%fixed_temp_V_22 = load i11 %fixed_buffer_V_addr_86" [Accel.cpp:375]   --->   Operation 953 'load' 'fixed_temp_V_22' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 954 [1/2] (1.20ns)   --->   "%fixed_temp_V_23 = load i11 %fixed_buffer_V_addr_87" [Accel.cpp:375]   --->   Operation 954 'load' 'fixed_temp_V_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 955 [1/2] (1.20ns)   --->   "%fixed_temp_V_24 = load i11 %fixed_buffer_V_addr_88" [Accel.cpp:375]   --->   Operation 955 'load' 'fixed_temp_V_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 956 [1/2] (1.20ns)   --->   "%fixed_temp_V_25 = load i11 %fixed_buffer_V_addr_89" [Accel.cpp:375]   --->   Operation 956 'load' 'fixed_temp_V_25' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 957 [1/2] (1.20ns)   --->   "%fixed_temp_V_26 = load i11 %fixed_buffer_V_addr_90" [Accel.cpp:375]   --->   Operation 957 'load' 'fixed_temp_V_26' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 958 [1/2] (1.20ns)   --->   "%fixed_temp_V_27 = load i11 %fixed_buffer_V_addr_91" [Accel.cpp:375]   --->   Operation 958 'load' 'fixed_temp_V_27' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 959 [1/2] (1.20ns)   --->   "%fixed_temp_V_28 = load i11 %fixed_buffer_V_addr_92" [Accel.cpp:375]   --->   Operation 959 'load' 'fixed_temp_V_28' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 960 [1/2] (1.20ns)   --->   "%fixed_temp_V_29 = load i11 %fixed_buffer_V_addr_93" [Accel.cpp:375]   --->   Operation 960 'load' 'fixed_temp_V_29' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 961 [2/2] (1.20ns)   --->   "%fixed_temp_V_30 = load i11 %fixed_buffer_V_addr_94" [Accel.cpp:375]   --->   Operation 961 'load' 'fixed_temp_V_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 962 [2/2] (1.20ns)   --->   "%fixed_temp_V_31 = load i11 %fixed_buffer_V_addr_95" [Accel.cpp:375]   --->   Operation 962 'load' 'fixed_temp_V_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 963 [2/2] (1.20ns)   --->   "%fixed_temp_V_32 = load i11 %fixed_buffer_V_addr_96" [Accel.cpp:375]   --->   Operation 963 'load' 'fixed_temp_V_32' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 964 [2/2] (1.20ns)   --->   "%fixed_temp_V_33 = load i11 %fixed_buffer_V_addr_97" [Accel.cpp:375]   --->   Operation 964 'load' 'fixed_temp_V_33' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 965 [2/2] (1.20ns)   --->   "%fixed_temp_V_34 = load i11 %fixed_buffer_V_addr_98" [Accel.cpp:375]   --->   Operation 965 'load' 'fixed_temp_V_34' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 966 [2/2] (1.20ns)   --->   "%fixed_temp_V_35 = load i11 %fixed_buffer_V_addr_99" [Accel.cpp:375]   --->   Operation 966 'load' 'fixed_temp_V_35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 967 [2/2] (1.20ns)   --->   "%fixed_temp_V_36 = load i11 %fixed_buffer_V_addr_100" [Accel.cpp:375]   --->   Operation 967 'load' 'fixed_temp_V_36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 968 [2/2] (1.20ns)   --->   "%fixed_temp_V_37 = load i11 %fixed_buffer_V_addr_101" [Accel.cpp:375]   --->   Operation 968 'load' 'fixed_temp_V_37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 969 [2/2] (1.20ns)   --->   "%fixed_temp_V_38 = load i11 %fixed_buffer_V_addr_102" [Accel.cpp:375]   --->   Operation 969 'load' 'fixed_temp_V_38' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 970 [2/2] (1.20ns)   --->   "%fixed_temp_V_39 = load i11 %fixed_buffer_V_addr_103" [Accel.cpp:375]   --->   Operation 970 'load' 'fixed_temp_V_39' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 971 [2/2] (1.20ns)   --->   "%fixed_temp_V_40 = load i11 %fixed_buffer_V_addr_104" [Accel.cpp:375]   --->   Operation 971 'load' 'fixed_temp_V_40' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 972 [2/2] (1.20ns)   --->   "%fixed_temp_V_41 = load i11 %fixed_buffer_V_addr_105" [Accel.cpp:375]   --->   Operation 972 'load' 'fixed_temp_V_41' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 973 [2/2] (1.20ns)   --->   "%fixed_temp_V_42 = load i11 %fixed_buffer_V_addr_106" [Accel.cpp:375]   --->   Operation 973 'load' 'fixed_temp_V_42' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 974 [2/2] (1.20ns)   --->   "%fixed_temp_V_43 = load i11 %fixed_buffer_V_addr_107" [Accel.cpp:375]   --->   Operation 974 'load' 'fixed_temp_V_43' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 975 [2/2] (1.20ns)   --->   "%fixed_temp_V_44 = load i11 %fixed_buffer_V_addr_108" [Accel.cpp:375]   --->   Operation 975 'load' 'fixed_temp_V_44' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 976 [2/2] (1.20ns)   --->   "%fixed_temp_V_45 = load i11 %fixed_buffer_V_addr_109" [Accel.cpp:375]   --->   Operation 976 'load' 'fixed_temp_V_45' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_84 : Operation 977 [2/2] (1.20ns)   --->   "%fixed_temp_V_46 = load i11 %fixed_buffer_V_addr_110" [Accel.cpp:375]   --->   Operation 977 'load' 'fixed_temp_V_46' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 85 <SV = 9> <Delay = 1.20>
ST_85 : Operation 978 [1/1] (0.00ns)   --->   "%or_ln375_46 = or i11 %tmp_121, i11 47" [Accel.cpp:375]   --->   Operation 978 'or' 'or_ln375_46' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 979 [1/1] (0.00ns)   --->   "%zext_ln375_47 = zext i11 %or_ln375_46" [Accel.cpp:375]   --->   Operation 979 'zext' 'zext_ln375_47' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 980 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_111 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_47" [Accel.cpp:375]   --->   Operation 980 'getelementptr' 'fixed_buffer_V_addr_111' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 981 [1/1] (0.00ns)   --->   "%or_ln375_47 = or i11 %tmp_121, i11 48" [Accel.cpp:375]   --->   Operation 981 'or' 'or_ln375_47' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 982 [1/1] (0.00ns)   --->   "%zext_ln375_48 = zext i11 %or_ln375_47" [Accel.cpp:375]   --->   Operation 982 'zext' 'zext_ln375_48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 983 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_112 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_48" [Accel.cpp:375]   --->   Operation 983 'getelementptr' 'fixed_buffer_V_addr_112' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 984 [1/1] (0.00ns)   --->   "%or_ln375_48 = or i11 %tmp_121, i11 49" [Accel.cpp:375]   --->   Operation 984 'or' 'or_ln375_48' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln375_49 = zext i11 %or_ln375_48" [Accel.cpp:375]   --->   Operation 985 'zext' 'zext_ln375_49' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 986 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_113 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_49" [Accel.cpp:375]   --->   Operation 986 'getelementptr' 'fixed_buffer_V_addr_113' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 987 [1/1] (0.00ns)   --->   "%or_ln375_49 = or i11 %tmp_121, i11 50" [Accel.cpp:375]   --->   Operation 987 'or' 'or_ln375_49' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 988 [1/1] (0.00ns)   --->   "%zext_ln375_50 = zext i11 %or_ln375_49" [Accel.cpp:375]   --->   Operation 988 'zext' 'zext_ln375_50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 989 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_114 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_50" [Accel.cpp:375]   --->   Operation 989 'getelementptr' 'fixed_buffer_V_addr_114' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 990 [1/1] (0.00ns)   --->   "%or_ln375_50 = or i11 %tmp_121, i11 51" [Accel.cpp:375]   --->   Operation 990 'or' 'or_ln375_50' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 991 [1/1] (0.00ns)   --->   "%zext_ln375_51 = zext i11 %or_ln375_50" [Accel.cpp:375]   --->   Operation 991 'zext' 'zext_ln375_51' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 992 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_115 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_51" [Accel.cpp:375]   --->   Operation 992 'getelementptr' 'fixed_buffer_V_addr_115' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 993 [1/1] (0.00ns)   --->   "%or_ln375_51 = or i11 %tmp_121, i11 52" [Accel.cpp:375]   --->   Operation 993 'or' 'or_ln375_51' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln375_52 = zext i11 %or_ln375_51" [Accel.cpp:375]   --->   Operation 994 'zext' 'zext_ln375_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 995 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_116 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_52" [Accel.cpp:375]   --->   Operation 995 'getelementptr' 'fixed_buffer_V_addr_116' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 996 [1/1] (0.00ns)   --->   "%or_ln375_52 = or i11 %tmp_121, i11 53" [Accel.cpp:375]   --->   Operation 996 'or' 'or_ln375_52' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln375_53 = zext i11 %or_ln375_52" [Accel.cpp:375]   --->   Operation 997 'zext' 'zext_ln375_53' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 998 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_117 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_53" [Accel.cpp:375]   --->   Operation 998 'getelementptr' 'fixed_buffer_V_addr_117' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 999 [1/1] (0.00ns)   --->   "%or_ln375_53 = or i11 %tmp_121, i11 54" [Accel.cpp:375]   --->   Operation 999 'or' 'or_ln375_53' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1000 [1/1] (0.00ns)   --->   "%zext_ln375_54 = zext i11 %or_ln375_53" [Accel.cpp:375]   --->   Operation 1000 'zext' 'zext_ln375_54' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1001 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_118 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_54" [Accel.cpp:375]   --->   Operation 1001 'getelementptr' 'fixed_buffer_V_addr_118' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1002 [1/1] (0.00ns)   --->   "%or_ln375_54 = or i11 %tmp_121, i11 55" [Accel.cpp:375]   --->   Operation 1002 'or' 'or_ln375_54' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1003 [1/1] (0.00ns)   --->   "%zext_ln375_55 = zext i11 %or_ln375_54" [Accel.cpp:375]   --->   Operation 1003 'zext' 'zext_ln375_55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1004 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_119 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_55" [Accel.cpp:375]   --->   Operation 1004 'getelementptr' 'fixed_buffer_V_addr_119' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1005 [1/1] (0.00ns)   --->   "%or_ln375_55 = or i11 %tmp_121, i11 56" [Accel.cpp:375]   --->   Operation 1005 'or' 'or_ln375_55' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1006 [1/1] (0.00ns)   --->   "%zext_ln375_56 = zext i11 %or_ln375_55" [Accel.cpp:375]   --->   Operation 1006 'zext' 'zext_ln375_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1007 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_120 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_56" [Accel.cpp:375]   --->   Operation 1007 'getelementptr' 'fixed_buffer_V_addr_120' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1008 [1/1] (0.00ns)   --->   "%or_ln375_56 = or i11 %tmp_121, i11 57" [Accel.cpp:375]   --->   Operation 1008 'or' 'or_ln375_56' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln375_57 = zext i11 %or_ln375_56" [Accel.cpp:375]   --->   Operation 1009 'zext' 'zext_ln375_57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1010 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_121 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_57" [Accel.cpp:375]   --->   Operation 1010 'getelementptr' 'fixed_buffer_V_addr_121' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1011 [1/1] (0.00ns)   --->   "%or_ln375_57 = or i11 %tmp_121, i11 58" [Accel.cpp:375]   --->   Operation 1011 'or' 'or_ln375_57' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1012 [1/1] (0.00ns)   --->   "%zext_ln375_58 = zext i11 %or_ln375_57" [Accel.cpp:375]   --->   Operation 1012 'zext' 'zext_ln375_58' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1013 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_122 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_58" [Accel.cpp:375]   --->   Operation 1013 'getelementptr' 'fixed_buffer_V_addr_122' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1014 [1/1] (0.00ns)   --->   "%or_ln375_58 = or i11 %tmp_121, i11 59" [Accel.cpp:375]   --->   Operation 1014 'or' 'or_ln375_58' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1015 [1/1] (0.00ns)   --->   "%zext_ln375_59 = zext i11 %or_ln375_58" [Accel.cpp:375]   --->   Operation 1015 'zext' 'zext_ln375_59' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1016 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_123 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_59" [Accel.cpp:375]   --->   Operation 1016 'getelementptr' 'fixed_buffer_V_addr_123' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1017 [1/1] (0.00ns)   --->   "%or_ln375_59 = or i11 %tmp_121, i11 60" [Accel.cpp:375]   --->   Operation 1017 'or' 'or_ln375_59' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln375_60 = zext i11 %or_ln375_59" [Accel.cpp:375]   --->   Operation 1018 'zext' 'zext_ln375_60' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1019 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_124 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_60" [Accel.cpp:375]   --->   Operation 1019 'getelementptr' 'fixed_buffer_V_addr_124' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1020 [1/1] (0.00ns)   --->   "%or_ln375_60 = or i11 %tmp_121, i11 61" [Accel.cpp:375]   --->   Operation 1020 'or' 'or_ln375_60' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1021 [1/1] (0.00ns)   --->   "%zext_ln375_61 = zext i11 %or_ln375_60" [Accel.cpp:375]   --->   Operation 1021 'zext' 'zext_ln375_61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1022 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_125 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_61" [Accel.cpp:375]   --->   Operation 1022 'getelementptr' 'fixed_buffer_V_addr_125' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1023 [1/1] (0.00ns)   --->   "%or_ln375_61 = or i11 %tmp_121, i11 62" [Accel.cpp:375]   --->   Operation 1023 'or' 'or_ln375_61' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1024 [1/1] (0.00ns)   --->   "%zext_ln375_62 = zext i11 %or_ln375_61" [Accel.cpp:375]   --->   Operation 1024 'zext' 'zext_ln375_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1025 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_126 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_62" [Accel.cpp:375]   --->   Operation 1025 'getelementptr' 'fixed_buffer_V_addr_126' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1026 [1/1] (0.00ns)   --->   "%or_ln375_62 = or i11 %tmp_121, i11 63" [Accel.cpp:375]   --->   Operation 1026 'or' 'or_ln375_62' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln375_63 = zext i11 %or_ln375_62" [Accel.cpp:375]   --->   Operation 1027 'zext' 'zext_ln375_63' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1028 [1/1] (0.00ns)   --->   "%fixed_buffer_V_addr_127 = getelementptr i12 %fixed_buffer_V, i64 0, i64 %zext_ln375_63" [Accel.cpp:375]   --->   Operation 1028 'getelementptr' 'fixed_buffer_V_addr_127' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 1029 [1/2] (1.20ns)   --->   "%fixed_temp_V_30 = load i11 %fixed_buffer_V_addr_94" [Accel.cpp:375]   --->   Operation 1029 'load' 'fixed_temp_V_30' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1030 [1/2] (1.20ns)   --->   "%fixed_temp_V_31 = load i11 %fixed_buffer_V_addr_95" [Accel.cpp:375]   --->   Operation 1030 'load' 'fixed_temp_V_31' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1031 [1/2] (1.20ns)   --->   "%fixed_temp_V_32 = load i11 %fixed_buffer_V_addr_96" [Accel.cpp:375]   --->   Operation 1031 'load' 'fixed_temp_V_32' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1032 [1/2] (1.20ns)   --->   "%fixed_temp_V_33 = load i11 %fixed_buffer_V_addr_97" [Accel.cpp:375]   --->   Operation 1032 'load' 'fixed_temp_V_33' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1033 [1/2] (1.20ns)   --->   "%fixed_temp_V_34 = load i11 %fixed_buffer_V_addr_98" [Accel.cpp:375]   --->   Operation 1033 'load' 'fixed_temp_V_34' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1034 [1/2] (1.20ns)   --->   "%fixed_temp_V_35 = load i11 %fixed_buffer_V_addr_99" [Accel.cpp:375]   --->   Operation 1034 'load' 'fixed_temp_V_35' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1035 [1/2] (1.20ns)   --->   "%fixed_temp_V_36 = load i11 %fixed_buffer_V_addr_100" [Accel.cpp:375]   --->   Operation 1035 'load' 'fixed_temp_V_36' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1036 [1/2] (1.20ns)   --->   "%fixed_temp_V_37 = load i11 %fixed_buffer_V_addr_101" [Accel.cpp:375]   --->   Operation 1036 'load' 'fixed_temp_V_37' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1037 [1/2] (1.20ns)   --->   "%fixed_temp_V_38 = load i11 %fixed_buffer_V_addr_102" [Accel.cpp:375]   --->   Operation 1037 'load' 'fixed_temp_V_38' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1038 [1/2] (1.20ns)   --->   "%fixed_temp_V_39 = load i11 %fixed_buffer_V_addr_103" [Accel.cpp:375]   --->   Operation 1038 'load' 'fixed_temp_V_39' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1039 [1/2] (1.20ns)   --->   "%fixed_temp_V_40 = load i11 %fixed_buffer_V_addr_104" [Accel.cpp:375]   --->   Operation 1039 'load' 'fixed_temp_V_40' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1040 [1/2] (1.20ns)   --->   "%fixed_temp_V_41 = load i11 %fixed_buffer_V_addr_105" [Accel.cpp:375]   --->   Operation 1040 'load' 'fixed_temp_V_41' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1041 [1/2] (1.20ns)   --->   "%fixed_temp_V_42 = load i11 %fixed_buffer_V_addr_106" [Accel.cpp:375]   --->   Operation 1041 'load' 'fixed_temp_V_42' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1042 [1/2] (1.20ns)   --->   "%fixed_temp_V_43 = load i11 %fixed_buffer_V_addr_107" [Accel.cpp:375]   --->   Operation 1042 'load' 'fixed_temp_V_43' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1043 [1/2] (1.20ns)   --->   "%fixed_temp_V_44 = load i11 %fixed_buffer_V_addr_108" [Accel.cpp:375]   --->   Operation 1043 'load' 'fixed_temp_V_44' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1044 [1/2] (1.20ns)   --->   "%fixed_temp_V_45 = load i11 %fixed_buffer_V_addr_109" [Accel.cpp:375]   --->   Operation 1044 'load' 'fixed_temp_V_45' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1045 [1/2] (1.20ns)   --->   "%fixed_temp_V_46 = load i11 %fixed_buffer_V_addr_110" [Accel.cpp:375]   --->   Operation 1045 'load' 'fixed_temp_V_46' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1046 [2/2] (1.20ns)   --->   "%fixed_temp_V_47 = load i11 %fixed_buffer_V_addr_111" [Accel.cpp:375]   --->   Operation 1046 'load' 'fixed_temp_V_47' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1047 [2/2] (1.20ns)   --->   "%fixed_temp_V_48 = load i11 %fixed_buffer_V_addr_112" [Accel.cpp:375]   --->   Operation 1047 'load' 'fixed_temp_V_48' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1048 [2/2] (1.20ns)   --->   "%fixed_temp_V_49 = load i11 %fixed_buffer_V_addr_113" [Accel.cpp:375]   --->   Operation 1048 'load' 'fixed_temp_V_49' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1049 [2/2] (1.20ns)   --->   "%fixed_temp_V_50 = load i11 %fixed_buffer_V_addr_114" [Accel.cpp:375]   --->   Operation 1049 'load' 'fixed_temp_V_50' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1050 [2/2] (1.20ns)   --->   "%fixed_temp_V_51 = load i11 %fixed_buffer_V_addr_115" [Accel.cpp:375]   --->   Operation 1050 'load' 'fixed_temp_V_51' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1051 [2/2] (1.20ns)   --->   "%fixed_temp_V_52 = load i11 %fixed_buffer_V_addr_116" [Accel.cpp:375]   --->   Operation 1051 'load' 'fixed_temp_V_52' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1052 [2/2] (1.20ns)   --->   "%fixed_temp_V_53 = load i11 %fixed_buffer_V_addr_117" [Accel.cpp:375]   --->   Operation 1052 'load' 'fixed_temp_V_53' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1053 [2/2] (1.20ns)   --->   "%fixed_temp_V_54 = load i11 %fixed_buffer_V_addr_118" [Accel.cpp:375]   --->   Operation 1053 'load' 'fixed_temp_V_54' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1054 [2/2] (1.20ns)   --->   "%fixed_temp_V_55 = load i11 %fixed_buffer_V_addr_119" [Accel.cpp:375]   --->   Operation 1054 'load' 'fixed_temp_V_55' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1055 [2/2] (1.20ns)   --->   "%fixed_temp_V_56 = load i11 %fixed_buffer_V_addr_120" [Accel.cpp:375]   --->   Operation 1055 'load' 'fixed_temp_V_56' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1056 [2/2] (1.20ns)   --->   "%fixed_temp_V_57 = load i11 %fixed_buffer_V_addr_121" [Accel.cpp:375]   --->   Operation 1056 'load' 'fixed_temp_V_57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1057 [2/2] (1.20ns)   --->   "%fixed_temp_V_58 = load i11 %fixed_buffer_V_addr_122" [Accel.cpp:375]   --->   Operation 1057 'load' 'fixed_temp_V_58' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1058 [2/2] (1.20ns)   --->   "%fixed_temp_V_59 = load i11 %fixed_buffer_V_addr_123" [Accel.cpp:375]   --->   Operation 1058 'load' 'fixed_temp_V_59' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1059 [2/2] (1.20ns)   --->   "%fixed_temp_V_60 = load i11 %fixed_buffer_V_addr_124" [Accel.cpp:375]   --->   Operation 1059 'load' 'fixed_temp_V_60' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1060 [2/2] (1.20ns)   --->   "%fixed_temp_V_61 = load i11 %fixed_buffer_V_addr_125" [Accel.cpp:375]   --->   Operation 1060 'load' 'fixed_temp_V_61' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1061 [2/2] (1.20ns)   --->   "%fixed_temp_V_62 = load i11 %fixed_buffer_V_addr_126" [Accel.cpp:375]   --->   Operation 1061 'load' 'fixed_temp_V_62' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_85 : Operation 1062 [2/2] (1.20ns)   --->   "%fixed_temp_V_63 = load i11 %fixed_buffer_V_addr_127" [Accel.cpp:375]   --->   Operation 1062 'load' 'fixed_temp_V_63' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 86 <SV = 10> <Delay = 1.20>
ST_86 : Operation 1063 [1/2] (1.20ns)   --->   "%fixed_temp_V_47 = load i11 %fixed_buffer_V_addr_111" [Accel.cpp:375]   --->   Operation 1063 'load' 'fixed_temp_V_47' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1064 [1/2] (1.20ns)   --->   "%fixed_temp_V_48 = load i11 %fixed_buffer_V_addr_112" [Accel.cpp:375]   --->   Operation 1064 'load' 'fixed_temp_V_48' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1065 [1/2] (1.20ns)   --->   "%fixed_temp_V_49 = load i11 %fixed_buffer_V_addr_113" [Accel.cpp:375]   --->   Operation 1065 'load' 'fixed_temp_V_49' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1066 [1/2] (1.20ns)   --->   "%fixed_temp_V_50 = load i11 %fixed_buffer_V_addr_114" [Accel.cpp:375]   --->   Operation 1066 'load' 'fixed_temp_V_50' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1067 [1/2] (1.20ns)   --->   "%fixed_temp_V_51 = load i11 %fixed_buffer_V_addr_115" [Accel.cpp:375]   --->   Operation 1067 'load' 'fixed_temp_V_51' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1068 [1/2] (1.20ns)   --->   "%fixed_temp_V_52 = load i11 %fixed_buffer_V_addr_116" [Accel.cpp:375]   --->   Operation 1068 'load' 'fixed_temp_V_52' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1069 [1/2] (1.20ns)   --->   "%fixed_temp_V_53 = load i11 %fixed_buffer_V_addr_117" [Accel.cpp:375]   --->   Operation 1069 'load' 'fixed_temp_V_53' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1070 [1/2] (1.20ns)   --->   "%fixed_temp_V_54 = load i11 %fixed_buffer_V_addr_118" [Accel.cpp:375]   --->   Operation 1070 'load' 'fixed_temp_V_54' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1071 [1/2] (1.20ns)   --->   "%fixed_temp_V_55 = load i11 %fixed_buffer_V_addr_119" [Accel.cpp:375]   --->   Operation 1071 'load' 'fixed_temp_V_55' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1072 [1/2] (1.20ns)   --->   "%fixed_temp_V_56 = load i11 %fixed_buffer_V_addr_120" [Accel.cpp:375]   --->   Operation 1072 'load' 'fixed_temp_V_56' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1073 [1/2] (1.20ns)   --->   "%fixed_temp_V_57 = load i11 %fixed_buffer_V_addr_121" [Accel.cpp:375]   --->   Operation 1073 'load' 'fixed_temp_V_57' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1074 [1/2] (1.20ns)   --->   "%fixed_temp_V_58 = load i11 %fixed_buffer_V_addr_122" [Accel.cpp:375]   --->   Operation 1074 'load' 'fixed_temp_V_58' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1075 [1/2] (1.20ns)   --->   "%fixed_temp_V_59 = load i11 %fixed_buffer_V_addr_123" [Accel.cpp:375]   --->   Operation 1075 'load' 'fixed_temp_V_59' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1076 [1/2] (1.20ns)   --->   "%fixed_temp_V_60 = load i11 %fixed_buffer_V_addr_124" [Accel.cpp:375]   --->   Operation 1076 'load' 'fixed_temp_V_60' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1077 [1/2] (1.20ns)   --->   "%fixed_temp_V_61 = load i11 %fixed_buffer_V_addr_125" [Accel.cpp:375]   --->   Operation 1077 'load' 'fixed_temp_V_61' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1078 [1/2] (1.20ns)   --->   "%fixed_temp_V_62 = load i11 %fixed_buffer_V_addr_126" [Accel.cpp:375]   --->   Operation 1078 'load' 'fixed_temp_V_62' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_86 : Operation 1079 [1/2] (1.20ns)   --->   "%fixed_temp_V_63 = load i11 %fixed_buffer_V_addr_127" [Accel.cpp:375]   --->   Operation 1079 'load' 'fixed_temp_V_63' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 87 <SV = 11> <Delay = 2.29>
ST_87 : Operation 1080 [2/2] (2.29ns)   --->   "%call_ln375 = call void @bin_conv_Pipeline_LOOP_ACC_PHASES_I, i12 %fixed_temp_V_63, i12 %fixed_temp_V_62, i12 %fixed_temp_V_61, i12 %fixed_temp_V_60, i12 %fixed_temp_V_59, i12 %fixed_temp_V_58, i12 %fixed_temp_V_57, i12 %fixed_temp_V_56, i12 %fixed_temp_V_55, i12 %fixed_temp_V_54, i12 %fixed_temp_V_53, i12 %fixed_temp_V_52, i12 %fixed_temp_V_51, i12 %fixed_temp_V_50, i12 %fixed_temp_V_49, i12 %fixed_temp_V_48, i12 %fixed_temp_V_47, i12 %fixed_temp_V_46, i12 %fixed_temp_V_45, i12 %fixed_temp_V_44, i12 %fixed_temp_V_43, i12 %fixed_temp_V_42, i12 %fixed_temp_V_41, i12 %fixed_temp_V_40, i12 %fixed_temp_V_39, i12 %fixed_temp_V_38, i12 %fixed_temp_V_37, i12 %fixed_temp_V_36, i12 %fixed_temp_V_35, i12 %fixed_temp_V_34, i12 %fixed_temp_V_33, i12 %fixed_temp_V_32, i12 %fixed_temp_V_31, i12 %fixed_temp_V_30, i12 %fixed_temp_V_29, i12 %fixed_temp_V_28, i12 %fixed_temp_V_27, i12 %fixed_temp_V_26, i12 %fixed_temp_V_25, i12 %fixed_temp_V_24, i12 %fixed_temp_V_23, i12 %fixed_temp_V_22, i12 %fixed_temp_V_21, i12 %fixed_temp_V_20, i12 %fixed_temp_V_19, i12 %fixed_temp_V_18, i12 %fixed_temp_V_17, i12 %fixed_temp_V_16, i12 %fixed_temp_V_15, i12 %fixed_temp_V_14, i12 %fixed_temp_V_13, i12 %fixed_temp_V_12, i12 %fixed_temp_V_11, i12 %fixed_temp_V_10, i12 %fixed_temp_V_9, i12 %fixed_temp_V_8, i12 %fixed_temp_V_7, i12 %fixed_temp_V_6, i12 %fixed_temp_V_5, i12 %fixed_temp_V_4, i12 %fixed_temp_V_3, i12 %fixed_temp_V_2, i12 %fixed_temp_V_1, i12 %fixed_temp_V_0, i5 %words_per_image_V, i5 %w_V_2, i12 %fixed_buffer_V, i12 %fixed_temp_V_63_0_loc, i12 %fixed_temp_V_62_0_loc, i12 %fixed_temp_V_61_0_loc, i12 %fixed_temp_V_60_0_loc, i12 %fixed_temp_V_59_0_loc, i12 %fixed_temp_V_58_0_loc, i12 %fixed_temp_V_57_0_loc, i12 %fixed_temp_V_56_0_loc, i12 %fixed_temp_V_55_0_loc, i12 %fixed_temp_V_54_0_loc, i12 %fixed_temp_V_53_0_loc, i12 %fixed_temp_V_52_0_loc, i12 %fixed_temp_V_51_0_loc, i12 %fixed_temp_V_50_0_loc, i12 %fixed_temp_V_49_0_loc, i12 %fixed_temp_V_48_0_loc, i12 %fixed_temp_V_47_0_loc, i12 %fixed_temp_V_46_0_loc, i12 %fixed_temp_V_45_0_loc, i12 %fixed_temp_V_44_0_loc, i12 %fixed_temp_V_43_0_loc, i12 %fixed_temp_V_42_0_loc, i12 %fixed_temp_V_41_0_loc, i12 %fixed_temp_V_40_0_loc, i12 %fixed_temp_V_39_0_loc, i12 %fixed_temp_V_38_0_loc, i12 %fixed_temp_V_37_0_loc, i12 %fixed_temp_V_36_0_loc, i12 %fixed_temp_V_35_0_loc, i12 %fixed_temp_V_34_0_loc, i12 %fixed_temp_V_33_0_loc, i12 %fixed_temp_V_32_0_loc, i12 %fixed_temp_V_31_0_loc, i12 %fixed_temp_V_30_0_loc, i12 %fixed_temp_V_29_0_loc, i12 %fixed_temp_V_28_0_loc, i12 %fixed_temp_V_27_0_loc, i12 %fixed_temp_V_26_0_loc, i12 %fixed_temp_V_25_0_loc, i12 %fixed_temp_V_24_0_loc, i12 %fixed_temp_V_23_0_loc, i12 %fixed_temp_V_22_0_loc, i12 %fixed_temp_V_21_0_loc, i12 %fixed_temp_V_20_0_loc, i12 %fixed_temp_V_19_0_loc, i12 %fixed_temp_V_18_0_loc, i12 %fixed_temp_V_17_0_loc, i12 %fixed_temp_V_16_0_loc, i12 %fixed_temp_V_15_0_loc, i12 %fixed_temp_V_14_0_loc, i12 %fixed_temp_V_13_0_loc, i12 %fixed_temp_V_12_0_loc, i12 %fixed_temp_V_11_0_loc, i12 %fixed_temp_V_10_0_loc, i12 %fixed_temp_V_9_0_loc, i12 %fixed_temp_V_8_0_loc, i12 %fixed_temp_V_7_0_loc, i12 %fixed_temp_V_6_0_loc, i12 %fixed_temp_V_5_0_loc, i12 %fixed_temp_V_4_0_loc, i12 %fixed_temp_V_3_0_loc, i12 %fixed_temp_V_2_0_loc, i12 %fixed_temp_V_1_0_loc, i12 %fixed_temp_V_0_0_loc" [Accel.cpp:375]   --->   Operation 1080 'call' 'call_ln375' <Predicate = true> <Delay = 2.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 88 <SV = 12> <Delay = 0.38>
ST_88 : Operation 1081 [1/2] (0.38ns)   --->   "%call_ln375 = call void @bin_conv_Pipeline_LOOP_ACC_PHASES_I, i12 %fixed_temp_V_63, i12 %fixed_temp_V_62, i12 %fixed_temp_V_61, i12 %fixed_temp_V_60, i12 %fixed_temp_V_59, i12 %fixed_temp_V_58, i12 %fixed_temp_V_57, i12 %fixed_temp_V_56, i12 %fixed_temp_V_55, i12 %fixed_temp_V_54, i12 %fixed_temp_V_53, i12 %fixed_temp_V_52, i12 %fixed_temp_V_51, i12 %fixed_temp_V_50, i12 %fixed_temp_V_49, i12 %fixed_temp_V_48, i12 %fixed_temp_V_47, i12 %fixed_temp_V_46, i12 %fixed_temp_V_45, i12 %fixed_temp_V_44, i12 %fixed_temp_V_43, i12 %fixed_temp_V_42, i12 %fixed_temp_V_41, i12 %fixed_temp_V_40, i12 %fixed_temp_V_39, i12 %fixed_temp_V_38, i12 %fixed_temp_V_37, i12 %fixed_temp_V_36, i12 %fixed_temp_V_35, i12 %fixed_temp_V_34, i12 %fixed_temp_V_33, i12 %fixed_temp_V_32, i12 %fixed_temp_V_31, i12 %fixed_temp_V_30, i12 %fixed_temp_V_29, i12 %fixed_temp_V_28, i12 %fixed_temp_V_27, i12 %fixed_temp_V_26, i12 %fixed_temp_V_25, i12 %fixed_temp_V_24, i12 %fixed_temp_V_23, i12 %fixed_temp_V_22, i12 %fixed_temp_V_21, i12 %fixed_temp_V_20, i12 %fixed_temp_V_19, i12 %fixed_temp_V_18, i12 %fixed_temp_V_17, i12 %fixed_temp_V_16, i12 %fixed_temp_V_15, i12 %fixed_temp_V_14, i12 %fixed_temp_V_13, i12 %fixed_temp_V_12, i12 %fixed_temp_V_11, i12 %fixed_temp_V_10, i12 %fixed_temp_V_9, i12 %fixed_temp_V_8, i12 %fixed_temp_V_7, i12 %fixed_temp_V_6, i12 %fixed_temp_V_5, i12 %fixed_temp_V_4, i12 %fixed_temp_V_3, i12 %fixed_temp_V_2, i12 %fixed_temp_V_1, i12 %fixed_temp_V_0, i5 %words_per_image_V, i5 %w_V_2, i12 %fixed_buffer_V, i12 %fixed_temp_V_63_0_loc, i12 %fixed_temp_V_62_0_loc, i12 %fixed_temp_V_61_0_loc, i12 %fixed_temp_V_60_0_loc, i12 %fixed_temp_V_59_0_loc, i12 %fixed_temp_V_58_0_loc, i12 %fixed_temp_V_57_0_loc, i12 %fixed_temp_V_56_0_loc, i12 %fixed_temp_V_55_0_loc, i12 %fixed_temp_V_54_0_loc, i12 %fixed_temp_V_53_0_loc, i12 %fixed_temp_V_52_0_loc, i12 %fixed_temp_V_51_0_loc, i12 %fixed_temp_V_50_0_loc, i12 %fixed_temp_V_49_0_loc, i12 %fixed_temp_V_48_0_loc, i12 %fixed_temp_V_47_0_loc, i12 %fixed_temp_V_46_0_loc, i12 %fixed_temp_V_45_0_loc, i12 %fixed_temp_V_44_0_loc, i12 %fixed_temp_V_43_0_loc, i12 %fixed_temp_V_42_0_loc, i12 %fixed_temp_V_41_0_loc, i12 %fixed_temp_V_40_0_loc, i12 %fixed_temp_V_39_0_loc, i12 %fixed_temp_V_38_0_loc, i12 %fixed_temp_V_37_0_loc, i12 %fixed_temp_V_36_0_loc, i12 %fixed_temp_V_35_0_loc, i12 %fixed_temp_V_34_0_loc, i12 %fixed_temp_V_33_0_loc, i12 %fixed_temp_V_32_0_loc, i12 %fixed_temp_V_31_0_loc, i12 %fixed_temp_V_30_0_loc, i12 %fixed_temp_V_29_0_loc, i12 %fixed_temp_V_28_0_loc, i12 %fixed_temp_V_27_0_loc, i12 %fixed_temp_V_26_0_loc, i12 %fixed_temp_V_25_0_loc, i12 %fixed_temp_V_24_0_loc, i12 %fixed_temp_V_23_0_loc, i12 %fixed_temp_V_22_0_loc, i12 %fixed_temp_V_21_0_loc, i12 %fixed_temp_V_20_0_loc, i12 %fixed_temp_V_19_0_loc, i12 %fixed_temp_V_18_0_loc, i12 %fixed_temp_V_17_0_loc, i12 %fixed_temp_V_16_0_loc, i12 %fixed_temp_V_15_0_loc, i12 %fixed_temp_V_14_0_loc, i12 %fixed_temp_V_13_0_loc, i12 %fixed_temp_V_12_0_loc, i12 %fixed_temp_V_11_0_loc, i12 %fixed_temp_V_10_0_loc, i12 %fixed_temp_V_9_0_loc, i12 %fixed_temp_V_8_0_loc, i12 %fixed_temp_V_7_0_loc, i12 %fixed_temp_V_6_0_loc, i12 %fixed_temp_V_5_0_loc, i12 %fixed_temp_V_4_0_loc, i12 %fixed_temp_V_3_0_loc, i12 %fixed_temp_V_2_0_loc, i12 %fixed_temp_V_1_0_loc, i12 %fixed_temp_V_0_0_loc" [Accel.cpp:375]   --->   Operation 1081 'call' 'call_ln375' <Predicate = true> <Delay = 0.38> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 89 <SV = 13> <Delay = 1.20>
ST_89 : Operation 1082 [1/1] (0.00ns)   --->   "%fixed_temp_V_0_0_loc_load = load i12 %fixed_temp_V_0_0_loc"   --->   Operation 1082 'load' 'fixed_temp_V_0_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 1083 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_0_0_loc_load, i11 %fixed_buffer_V_addr_64" [Accel.cpp:387]   --->   Operation 1083 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 90 <SV = 14> <Delay = 1.20>
ST_90 : Operation 1084 [1/1] (0.00ns)   --->   "%fixed_temp_V_1_0_loc_load = load i12 %fixed_temp_V_1_0_loc"   --->   Operation 1084 'load' 'fixed_temp_V_1_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 1085 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_1_0_loc_load, i11 %fixed_buffer_V_addr_65" [Accel.cpp:387]   --->   Operation 1085 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 91 <SV = 15> <Delay = 1.20>
ST_91 : Operation 1086 [1/1] (0.00ns)   --->   "%fixed_temp_V_2_0_loc_load = load i12 %fixed_temp_V_2_0_loc"   --->   Operation 1086 'load' 'fixed_temp_V_2_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 1087 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_2_0_loc_load, i11 %fixed_buffer_V_addr_66" [Accel.cpp:387]   --->   Operation 1087 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 92 <SV = 16> <Delay = 1.20>
ST_92 : Operation 1088 [1/1] (0.00ns)   --->   "%fixed_temp_V_3_0_loc_load = load i12 %fixed_temp_V_3_0_loc"   --->   Operation 1088 'load' 'fixed_temp_V_3_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 1089 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_3_0_loc_load, i11 %fixed_buffer_V_addr_67" [Accel.cpp:387]   --->   Operation 1089 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 93 <SV = 17> <Delay = 1.20>
ST_93 : Operation 1090 [1/1] (0.00ns)   --->   "%fixed_temp_V_4_0_loc_load = load i12 %fixed_temp_V_4_0_loc"   --->   Operation 1090 'load' 'fixed_temp_V_4_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 1091 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_4_0_loc_load, i11 %fixed_buffer_V_addr_68" [Accel.cpp:387]   --->   Operation 1091 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 94 <SV = 18> <Delay = 1.20>
ST_94 : Operation 1092 [1/1] (0.00ns)   --->   "%fixed_temp_V_5_0_loc_load = load i12 %fixed_temp_V_5_0_loc"   --->   Operation 1092 'load' 'fixed_temp_V_5_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 1093 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_5_0_loc_load, i11 %fixed_buffer_V_addr_69" [Accel.cpp:387]   --->   Operation 1093 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 95 <SV = 19> <Delay = 1.20>
ST_95 : Operation 1094 [1/1] (0.00ns)   --->   "%fixed_temp_V_6_0_loc_load = load i12 %fixed_temp_V_6_0_loc"   --->   Operation 1094 'load' 'fixed_temp_V_6_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 1095 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_6_0_loc_load, i11 %fixed_buffer_V_addr_70" [Accel.cpp:387]   --->   Operation 1095 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 96 <SV = 20> <Delay = 1.20>
ST_96 : Operation 1096 [1/1] (0.00ns)   --->   "%fixed_temp_V_7_0_loc_load = load i12 %fixed_temp_V_7_0_loc"   --->   Operation 1096 'load' 'fixed_temp_V_7_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 1097 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_7_0_loc_load, i11 %fixed_buffer_V_addr_71" [Accel.cpp:387]   --->   Operation 1097 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 97 <SV = 21> <Delay = 1.20>
ST_97 : Operation 1098 [1/1] (0.00ns)   --->   "%fixed_temp_V_8_0_loc_load = load i12 %fixed_temp_V_8_0_loc"   --->   Operation 1098 'load' 'fixed_temp_V_8_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 1099 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_8_0_loc_load, i11 %fixed_buffer_V_addr_72" [Accel.cpp:387]   --->   Operation 1099 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 98 <SV = 22> <Delay = 1.20>
ST_98 : Operation 1100 [1/1] (0.00ns)   --->   "%fixed_temp_V_9_0_loc_load = load i12 %fixed_temp_V_9_0_loc"   --->   Operation 1100 'load' 'fixed_temp_V_9_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 1101 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_9_0_loc_load, i11 %fixed_buffer_V_addr_73" [Accel.cpp:387]   --->   Operation 1101 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 99 <SV = 23> <Delay = 1.20>
ST_99 : Operation 1102 [1/1] (0.00ns)   --->   "%fixed_temp_V_10_0_loc_load = load i12 %fixed_temp_V_10_0_loc"   --->   Operation 1102 'load' 'fixed_temp_V_10_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 1103 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_10_0_loc_load, i11 %fixed_buffer_V_addr_74" [Accel.cpp:387]   --->   Operation 1103 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 100 <SV = 24> <Delay = 1.20>
ST_100 : Operation 1104 [1/1] (0.00ns)   --->   "%fixed_temp_V_11_0_loc_load = load i12 %fixed_temp_V_11_0_loc"   --->   Operation 1104 'load' 'fixed_temp_V_11_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_100 : Operation 1105 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_11_0_loc_load, i11 %fixed_buffer_V_addr_75" [Accel.cpp:387]   --->   Operation 1105 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 101 <SV = 25> <Delay = 1.20>
ST_101 : Operation 1106 [1/1] (0.00ns)   --->   "%fixed_temp_V_12_0_loc_load = load i12 %fixed_temp_V_12_0_loc"   --->   Operation 1106 'load' 'fixed_temp_V_12_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_101 : Operation 1107 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_12_0_loc_load, i11 %fixed_buffer_V_addr_76" [Accel.cpp:387]   --->   Operation 1107 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 102 <SV = 26> <Delay = 1.20>
ST_102 : Operation 1108 [1/1] (0.00ns)   --->   "%fixed_temp_V_13_0_loc_load = load i12 %fixed_temp_V_13_0_loc"   --->   Operation 1108 'load' 'fixed_temp_V_13_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 1109 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_13_0_loc_load, i11 %fixed_buffer_V_addr_77" [Accel.cpp:387]   --->   Operation 1109 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 103 <SV = 27> <Delay = 1.20>
ST_103 : Operation 1110 [1/1] (0.00ns)   --->   "%fixed_temp_V_14_0_loc_load = load i12 %fixed_temp_V_14_0_loc"   --->   Operation 1110 'load' 'fixed_temp_V_14_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 1111 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_14_0_loc_load, i11 %fixed_buffer_V_addr_78" [Accel.cpp:387]   --->   Operation 1111 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 104 <SV = 28> <Delay = 1.20>
ST_104 : Operation 1112 [1/1] (0.00ns)   --->   "%fixed_temp_V_15_0_loc_load = load i12 %fixed_temp_V_15_0_loc"   --->   Operation 1112 'load' 'fixed_temp_V_15_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 1113 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_15_0_loc_load, i11 %fixed_buffer_V_addr_79" [Accel.cpp:387]   --->   Operation 1113 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 105 <SV = 29> <Delay = 1.20>
ST_105 : Operation 1114 [1/1] (0.00ns)   --->   "%fixed_temp_V_16_0_loc_load = load i12 %fixed_temp_V_16_0_loc"   --->   Operation 1114 'load' 'fixed_temp_V_16_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 1115 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_16_0_loc_load, i11 %fixed_buffer_V_addr_80" [Accel.cpp:387]   --->   Operation 1115 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 106 <SV = 30> <Delay = 1.20>
ST_106 : Operation 1116 [1/1] (0.00ns)   --->   "%fixed_temp_V_17_0_loc_load = load i12 %fixed_temp_V_17_0_loc"   --->   Operation 1116 'load' 'fixed_temp_V_17_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_106 : Operation 1117 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_17_0_loc_load, i11 %fixed_buffer_V_addr_81" [Accel.cpp:387]   --->   Operation 1117 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 107 <SV = 31> <Delay = 1.20>
ST_107 : Operation 1118 [1/1] (0.00ns)   --->   "%fixed_temp_V_18_0_loc_load = load i12 %fixed_temp_V_18_0_loc"   --->   Operation 1118 'load' 'fixed_temp_V_18_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1119 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_18_0_loc_load, i11 %fixed_buffer_V_addr_82" [Accel.cpp:387]   --->   Operation 1119 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 108 <SV = 32> <Delay = 1.20>
ST_108 : Operation 1120 [1/1] (0.00ns)   --->   "%fixed_temp_V_19_0_loc_load = load i12 %fixed_temp_V_19_0_loc"   --->   Operation 1120 'load' 'fixed_temp_V_19_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1121 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_19_0_loc_load, i11 %fixed_buffer_V_addr_83" [Accel.cpp:387]   --->   Operation 1121 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 109 <SV = 33> <Delay = 1.20>
ST_109 : Operation 1122 [1/1] (0.00ns)   --->   "%fixed_temp_V_20_0_loc_load = load i12 %fixed_temp_V_20_0_loc"   --->   Operation 1122 'load' 'fixed_temp_V_20_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1123 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_20_0_loc_load, i11 %fixed_buffer_V_addr_84" [Accel.cpp:387]   --->   Operation 1123 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 110 <SV = 34> <Delay = 1.20>
ST_110 : Operation 1124 [1/1] (0.00ns)   --->   "%fixed_temp_V_21_0_loc_load = load i12 %fixed_temp_V_21_0_loc"   --->   Operation 1124 'load' 'fixed_temp_V_21_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1125 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_21_0_loc_load, i11 %fixed_buffer_V_addr_85" [Accel.cpp:387]   --->   Operation 1125 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 111 <SV = 35> <Delay = 1.20>
ST_111 : Operation 1126 [1/1] (0.00ns)   --->   "%fixed_temp_V_22_0_loc_load = load i12 %fixed_temp_V_22_0_loc"   --->   Operation 1126 'load' 'fixed_temp_V_22_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 1127 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_22_0_loc_load, i11 %fixed_buffer_V_addr_86" [Accel.cpp:387]   --->   Operation 1127 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 112 <SV = 36> <Delay = 1.20>
ST_112 : Operation 1128 [1/1] (0.00ns)   --->   "%fixed_temp_V_23_0_loc_load = load i12 %fixed_temp_V_23_0_loc"   --->   Operation 1128 'load' 'fixed_temp_V_23_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 1129 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_23_0_loc_load, i11 %fixed_buffer_V_addr_87" [Accel.cpp:387]   --->   Operation 1129 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 113 <SV = 37> <Delay = 1.20>
ST_113 : Operation 1130 [1/1] (0.00ns)   --->   "%fixed_temp_V_24_0_loc_load = load i12 %fixed_temp_V_24_0_loc"   --->   Operation 1130 'load' 'fixed_temp_V_24_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 1131 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_24_0_loc_load, i11 %fixed_buffer_V_addr_88" [Accel.cpp:387]   --->   Operation 1131 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 114 <SV = 38> <Delay = 1.20>
ST_114 : Operation 1132 [1/1] (0.00ns)   --->   "%fixed_temp_V_25_0_loc_load = load i12 %fixed_temp_V_25_0_loc"   --->   Operation 1132 'load' 'fixed_temp_V_25_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 1133 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_25_0_loc_load, i11 %fixed_buffer_V_addr_89" [Accel.cpp:387]   --->   Operation 1133 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 115 <SV = 39> <Delay = 1.20>
ST_115 : Operation 1134 [1/1] (0.00ns)   --->   "%fixed_temp_V_26_0_loc_load = load i12 %fixed_temp_V_26_0_loc"   --->   Operation 1134 'load' 'fixed_temp_V_26_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 1135 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_26_0_loc_load, i11 %fixed_buffer_V_addr_90" [Accel.cpp:387]   --->   Operation 1135 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 116 <SV = 40> <Delay = 1.20>
ST_116 : Operation 1136 [1/1] (0.00ns)   --->   "%fixed_temp_V_27_0_loc_load = load i12 %fixed_temp_V_27_0_loc"   --->   Operation 1136 'load' 'fixed_temp_V_27_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1137 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_27_0_loc_load, i11 %fixed_buffer_V_addr_91" [Accel.cpp:387]   --->   Operation 1137 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 117 <SV = 41> <Delay = 1.20>
ST_117 : Operation 1138 [1/1] (0.00ns)   --->   "%fixed_temp_V_28_0_loc_load = load i12 %fixed_temp_V_28_0_loc"   --->   Operation 1138 'load' 'fixed_temp_V_28_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 1139 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_28_0_loc_load, i11 %fixed_buffer_V_addr_92" [Accel.cpp:387]   --->   Operation 1139 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 118 <SV = 42> <Delay = 1.20>
ST_118 : Operation 1140 [1/1] (0.00ns)   --->   "%fixed_temp_V_29_0_loc_load = load i12 %fixed_temp_V_29_0_loc"   --->   Operation 1140 'load' 'fixed_temp_V_29_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 1141 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_29_0_loc_load, i11 %fixed_buffer_V_addr_93" [Accel.cpp:387]   --->   Operation 1141 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 119 <SV = 43> <Delay = 1.20>
ST_119 : Operation 1142 [1/1] (0.00ns)   --->   "%fixed_temp_V_30_0_loc_load = load i12 %fixed_temp_V_30_0_loc"   --->   Operation 1142 'load' 'fixed_temp_V_30_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 1143 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_30_0_loc_load, i11 %fixed_buffer_V_addr_94" [Accel.cpp:387]   --->   Operation 1143 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 120 <SV = 44> <Delay = 1.20>
ST_120 : Operation 1144 [1/1] (0.00ns)   --->   "%fixed_temp_V_31_0_loc_load = load i12 %fixed_temp_V_31_0_loc"   --->   Operation 1144 'load' 'fixed_temp_V_31_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1145 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_31_0_loc_load, i11 %fixed_buffer_V_addr_95" [Accel.cpp:387]   --->   Operation 1145 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 121 <SV = 45> <Delay = 1.20>
ST_121 : Operation 1146 [1/1] (0.00ns)   --->   "%fixed_temp_V_32_0_loc_load = load i12 %fixed_temp_V_32_0_loc"   --->   Operation 1146 'load' 'fixed_temp_V_32_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1147 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_32_0_loc_load, i11 %fixed_buffer_V_addr_96" [Accel.cpp:387]   --->   Operation 1147 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 122 <SV = 46> <Delay = 1.20>
ST_122 : Operation 1148 [1/1] (0.00ns)   --->   "%fixed_temp_V_33_0_loc_load = load i12 %fixed_temp_V_33_0_loc"   --->   Operation 1148 'load' 'fixed_temp_V_33_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1149 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_33_0_loc_load, i11 %fixed_buffer_V_addr_97" [Accel.cpp:387]   --->   Operation 1149 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 123 <SV = 47> <Delay = 1.20>
ST_123 : Operation 1150 [1/1] (0.00ns)   --->   "%fixed_temp_V_34_0_loc_load = load i12 %fixed_temp_V_34_0_loc"   --->   Operation 1150 'load' 'fixed_temp_V_34_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1151 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_34_0_loc_load, i11 %fixed_buffer_V_addr_98" [Accel.cpp:387]   --->   Operation 1151 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 124 <SV = 48> <Delay = 1.20>
ST_124 : Operation 1152 [1/1] (0.00ns)   --->   "%fixed_temp_V_35_0_loc_load = load i12 %fixed_temp_V_35_0_loc"   --->   Operation 1152 'load' 'fixed_temp_V_35_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_124 : Operation 1153 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_35_0_loc_load, i11 %fixed_buffer_V_addr_99" [Accel.cpp:387]   --->   Operation 1153 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 125 <SV = 49> <Delay = 1.20>
ST_125 : Operation 1154 [1/1] (0.00ns)   --->   "%fixed_temp_V_36_0_loc_load = load i12 %fixed_temp_V_36_0_loc"   --->   Operation 1154 'load' 'fixed_temp_V_36_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_125 : Operation 1155 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_36_0_loc_load, i11 %fixed_buffer_V_addr_100" [Accel.cpp:387]   --->   Operation 1155 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 126 <SV = 50> <Delay = 1.20>
ST_126 : Operation 1156 [1/1] (0.00ns)   --->   "%fixed_temp_V_37_0_loc_load = load i12 %fixed_temp_V_37_0_loc"   --->   Operation 1156 'load' 'fixed_temp_V_37_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_126 : Operation 1157 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_37_0_loc_load, i11 %fixed_buffer_V_addr_101" [Accel.cpp:387]   --->   Operation 1157 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 127 <SV = 51> <Delay = 1.20>
ST_127 : Operation 1158 [1/1] (0.00ns)   --->   "%fixed_temp_V_38_0_loc_load = load i12 %fixed_temp_V_38_0_loc"   --->   Operation 1158 'load' 'fixed_temp_V_38_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_127 : Operation 1159 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_38_0_loc_load, i11 %fixed_buffer_V_addr_102" [Accel.cpp:387]   --->   Operation 1159 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 128 <SV = 52> <Delay = 1.20>
ST_128 : Operation 1160 [1/1] (0.00ns)   --->   "%fixed_temp_V_39_0_loc_load = load i12 %fixed_temp_V_39_0_loc"   --->   Operation 1160 'load' 'fixed_temp_V_39_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_128 : Operation 1161 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_39_0_loc_load, i11 %fixed_buffer_V_addr_103" [Accel.cpp:387]   --->   Operation 1161 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 129 <SV = 53> <Delay = 1.20>
ST_129 : Operation 1162 [1/1] (0.00ns)   --->   "%fixed_temp_V_40_0_loc_load = load i12 %fixed_temp_V_40_0_loc"   --->   Operation 1162 'load' 'fixed_temp_V_40_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1163 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_40_0_loc_load, i11 %fixed_buffer_V_addr_104" [Accel.cpp:387]   --->   Operation 1163 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 130 <SV = 54> <Delay = 1.20>
ST_130 : Operation 1164 [1/1] (0.00ns)   --->   "%fixed_temp_V_41_0_loc_load = load i12 %fixed_temp_V_41_0_loc"   --->   Operation 1164 'load' 'fixed_temp_V_41_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_130 : Operation 1165 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_41_0_loc_load, i11 %fixed_buffer_V_addr_105" [Accel.cpp:387]   --->   Operation 1165 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 131 <SV = 55> <Delay = 1.20>
ST_131 : Operation 1166 [1/1] (0.00ns)   --->   "%fixed_temp_V_42_0_loc_load = load i12 %fixed_temp_V_42_0_loc"   --->   Operation 1166 'load' 'fixed_temp_V_42_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_131 : Operation 1167 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_42_0_loc_load, i11 %fixed_buffer_V_addr_106" [Accel.cpp:387]   --->   Operation 1167 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 132 <SV = 56> <Delay = 1.20>
ST_132 : Operation 1168 [1/1] (0.00ns)   --->   "%fixed_temp_V_43_0_loc_load = load i12 %fixed_temp_V_43_0_loc"   --->   Operation 1168 'load' 'fixed_temp_V_43_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_132 : Operation 1169 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_43_0_loc_load, i11 %fixed_buffer_V_addr_107" [Accel.cpp:387]   --->   Operation 1169 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 133 <SV = 57> <Delay = 1.20>
ST_133 : Operation 1170 [1/1] (0.00ns)   --->   "%fixed_temp_V_44_0_loc_load = load i12 %fixed_temp_V_44_0_loc"   --->   Operation 1170 'load' 'fixed_temp_V_44_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1171 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_44_0_loc_load, i11 %fixed_buffer_V_addr_108" [Accel.cpp:387]   --->   Operation 1171 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 134 <SV = 58> <Delay = 1.20>
ST_134 : Operation 1172 [1/1] (0.00ns)   --->   "%fixed_temp_V_45_0_loc_load = load i12 %fixed_temp_V_45_0_loc"   --->   Operation 1172 'load' 'fixed_temp_V_45_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1173 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_45_0_loc_load, i11 %fixed_buffer_V_addr_109" [Accel.cpp:387]   --->   Operation 1173 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 135 <SV = 59> <Delay = 1.20>
ST_135 : Operation 1174 [1/1] (0.00ns)   --->   "%fixed_temp_V_46_0_loc_load = load i12 %fixed_temp_V_46_0_loc"   --->   Operation 1174 'load' 'fixed_temp_V_46_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1175 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_46_0_loc_load, i11 %fixed_buffer_V_addr_110" [Accel.cpp:387]   --->   Operation 1175 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 136 <SV = 60> <Delay = 1.20>
ST_136 : Operation 1176 [1/1] (0.00ns)   --->   "%fixed_temp_V_47_0_loc_load = load i12 %fixed_temp_V_47_0_loc"   --->   Operation 1176 'load' 'fixed_temp_V_47_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1177 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_47_0_loc_load, i11 %fixed_buffer_V_addr_111" [Accel.cpp:387]   --->   Operation 1177 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 137 <SV = 61> <Delay = 1.20>
ST_137 : Operation 1178 [1/1] (0.00ns)   --->   "%fixed_temp_V_48_0_loc_load = load i12 %fixed_temp_V_48_0_loc"   --->   Operation 1178 'load' 'fixed_temp_V_48_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_137 : Operation 1179 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_48_0_loc_load, i11 %fixed_buffer_V_addr_112" [Accel.cpp:387]   --->   Operation 1179 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 138 <SV = 62> <Delay = 1.20>
ST_138 : Operation 1180 [1/1] (0.00ns)   --->   "%fixed_temp_V_49_0_loc_load = load i12 %fixed_temp_V_49_0_loc"   --->   Operation 1180 'load' 'fixed_temp_V_49_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_138 : Operation 1181 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_49_0_loc_load, i11 %fixed_buffer_V_addr_113" [Accel.cpp:387]   --->   Operation 1181 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 139 <SV = 63> <Delay = 1.20>
ST_139 : Operation 1182 [1/1] (0.00ns)   --->   "%fixed_temp_V_50_0_loc_load = load i12 %fixed_temp_V_50_0_loc"   --->   Operation 1182 'load' 'fixed_temp_V_50_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_139 : Operation 1183 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_50_0_loc_load, i11 %fixed_buffer_V_addr_114" [Accel.cpp:387]   --->   Operation 1183 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 140 <SV = 64> <Delay = 1.20>
ST_140 : Operation 1184 [1/1] (0.00ns)   --->   "%fixed_temp_V_51_0_loc_load = load i12 %fixed_temp_V_51_0_loc"   --->   Operation 1184 'load' 'fixed_temp_V_51_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_140 : Operation 1185 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_51_0_loc_load, i11 %fixed_buffer_V_addr_115" [Accel.cpp:387]   --->   Operation 1185 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 141 <SV = 65> <Delay = 1.20>
ST_141 : Operation 1186 [1/1] (0.00ns)   --->   "%fixed_temp_V_52_0_loc_load = load i12 %fixed_temp_V_52_0_loc"   --->   Operation 1186 'load' 'fixed_temp_V_52_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_141 : Operation 1187 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_52_0_loc_load, i11 %fixed_buffer_V_addr_116" [Accel.cpp:387]   --->   Operation 1187 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 142 <SV = 66> <Delay = 1.20>
ST_142 : Operation 1188 [1/1] (0.00ns)   --->   "%fixed_temp_V_53_0_loc_load = load i12 %fixed_temp_V_53_0_loc"   --->   Operation 1188 'load' 'fixed_temp_V_53_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1189 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_53_0_loc_load, i11 %fixed_buffer_V_addr_117" [Accel.cpp:387]   --->   Operation 1189 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 143 <SV = 67> <Delay = 1.20>
ST_143 : Operation 1190 [1/1] (0.00ns)   --->   "%fixed_temp_V_54_0_loc_load = load i12 %fixed_temp_V_54_0_loc"   --->   Operation 1190 'load' 'fixed_temp_V_54_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_143 : Operation 1191 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_54_0_loc_load, i11 %fixed_buffer_V_addr_118" [Accel.cpp:387]   --->   Operation 1191 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 144 <SV = 68> <Delay = 1.20>
ST_144 : Operation 1192 [1/1] (0.00ns)   --->   "%fixed_temp_V_55_0_loc_load = load i12 %fixed_temp_V_55_0_loc"   --->   Operation 1192 'load' 'fixed_temp_V_55_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 1193 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_55_0_loc_load, i11 %fixed_buffer_V_addr_119" [Accel.cpp:387]   --->   Operation 1193 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 145 <SV = 69> <Delay = 1.20>
ST_145 : Operation 1194 [1/1] (0.00ns)   --->   "%fixed_temp_V_56_0_loc_load = load i12 %fixed_temp_V_56_0_loc"   --->   Operation 1194 'load' 'fixed_temp_V_56_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_145 : Operation 1195 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_56_0_loc_load, i11 %fixed_buffer_V_addr_120" [Accel.cpp:387]   --->   Operation 1195 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 146 <SV = 70> <Delay = 1.20>
ST_146 : Operation 1196 [1/1] (0.00ns)   --->   "%fixed_temp_V_57_0_loc_load = load i12 %fixed_temp_V_57_0_loc"   --->   Operation 1196 'load' 'fixed_temp_V_57_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1197 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_57_0_loc_load, i11 %fixed_buffer_V_addr_121" [Accel.cpp:387]   --->   Operation 1197 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 147 <SV = 71> <Delay = 1.20>
ST_147 : Operation 1198 [1/1] (0.00ns)   --->   "%fixed_temp_V_58_0_loc_load = load i12 %fixed_temp_V_58_0_loc"   --->   Operation 1198 'load' 'fixed_temp_V_58_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1199 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_58_0_loc_load, i11 %fixed_buffer_V_addr_122" [Accel.cpp:387]   --->   Operation 1199 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 148 <SV = 72> <Delay = 1.20>
ST_148 : Operation 1200 [1/1] (0.00ns)   --->   "%fixed_temp_V_59_0_loc_load = load i12 %fixed_temp_V_59_0_loc"   --->   Operation 1200 'load' 'fixed_temp_V_59_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1201 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_59_0_loc_load, i11 %fixed_buffer_V_addr_123" [Accel.cpp:387]   --->   Operation 1201 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 149 <SV = 73> <Delay = 1.20>
ST_149 : Operation 1202 [1/1] (0.00ns)   --->   "%fixed_temp_V_60_0_loc_load = load i12 %fixed_temp_V_60_0_loc"   --->   Operation 1202 'load' 'fixed_temp_V_60_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1203 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_60_0_loc_load, i11 %fixed_buffer_V_addr_124" [Accel.cpp:387]   --->   Operation 1203 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 150 <SV = 74> <Delay = 1.20>
ST_150 : Operation 1204 [1/1] (0.00ns)   --->   "%fixed_temp_V_61_0_loc_load = load i12 %fixed_temp_V_61_0_loc"   --->   Operation 1204 'load' 'fixed_temp_V_61_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_150 : Operation 1205 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_61_0_loc_load, i11 %fixed_buffer_V_addr_125" [Accel.cpp:387]   --->   Operation 1205 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 151 <SV = 75> <Delay = 1.20>
ST_151 : Operation 1206 [1/1] (0.00ns)   --->   "%fixed_temp_V_62_0_loc_load = load i12 %fixed_temp_V_62_0_loc"   --->   Operation 1206 'load' 'fixed_temp_V_62_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_151 : Operation 1207 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_62_0_loc_load, i11 %fixed_buffer_V_addr_126" [Accel.cpp:387]   --->   Operation 1207 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>

State 152 <SV = 76> <Delay = 1.20>
ST_152 : Operation 1208 [1/1] (0.00ns)   --->   "%specloopname_ln372 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Accel.cpp:372]   --->   Operation 1208 'specloopname' 'specloopname_ln372' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1209 [1/1] (0.00ns)   --->   "%fixed_temp_V_63_0_loc_load = load i12 %fixed_temp_V_63_0_loc"   --->   Operation 1209 'load' 'fixed_temp_V_63_0_loc_load' <Predicate = true> <Delay = 0.00>
ST_152 : Operation 1210 [1/1] (1.20ns)   --->   "%store_ln387 = store i12 %fixed_temp_V_63_0_loc_load, i11 %fixed_buffer_V_addr_127" [Accel.cpp:387]   --->   Operation 1210 'store' 'store_ln387' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 12> <Depth = 2048> <RAM>
ST_152 : Operation 1211 [1/1] (0.00ns)   --->   "%br_ln372 = br void %for.inc460" [Accel.cpp:372]   --->   Operation 1211 'br' 'br_ln372' <Predicate = true> <Delay = 0.00>

State 153 <SV = 7> <Delay = 0.53>
ST_153 : Operation 1212 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln186 = mul i14 %trunc_ln186_4, i14 %zext_ln186_2"   --->   Operation 1212 'mul' 'mul_ln186' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 154 <SV = 8> <Delay = 0.53>
ST_154 : Operation 1213 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln186 = mul i14 %trunc_ln186_4, i14 %zext_ln186_2"   --->   Operation 1213 'mul' 'mul_ln186' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 155 <SV = 9> <Delay = 2.38>
ST_155 : Operation 1214 [1/1] (0.57ns)   --->   "%add_ln393 = add i3 %zext_ln186, i3 2" [Accel.cpp:393]   --->   Operation 1214 'add' 'add_ln393' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1215 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i3 %add_ln393" [Accel.cpp:393]   --->   Operation 1215 'zext' 'zext_ln393' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1216 [1/1] (0.52ns)   --->   "%shl_ln393 = shl i6 1, i6 %zext_ln393" [Accel.cpp:393]   --->   Operation 1216 'shl' 'shl_ln393' <Predicate = true> <Delay = 0.52> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1217 [1/1] (0.00ns)   --->   "%pool_width_V = trunc i6 %shl_ln393"   --->   Operation 1217 'trunc' 'pool_width_V' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1218 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln186 = mul i14 %trunc_ln186_4, i14 %zext_ln186_2"   --->   Operation 1218 'mul' 'mul_ln186' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_155 : Operation 1219 [1/1] (0.43ns)   --->   "%conv570 = add i3 %zext_ln186, i3 1"   --->   Operation 1219 'add' 'conv570' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930)   --->   "%lshr_ln948_1 = lshr i6 4, i6 %zext_ln393"   --->   Operation 1220 'lshr' 'lshr_ln948_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930)   --->   "%zext_ln930 = zext i6 %lshr_ln948_1"   --->   Operation 1221 'zext' 'zext_ln930' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1222 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930 = shl i7 %zext_ln930, i7 %zext_ln198"   --->   Operation 1222 'shl' 'shl_ln930' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1223 [1/1] (0.00ns)   --->   "%trunc_ln930 = trunc i7 %shl_ln930"   --->   Operation 1223 'trunc' 'trunc_ln930' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1224 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_1)   --->   "%lshr_ln948_2 = lshr i6 5, i6 %zext_ln393"   --->   Operation 1224 'lshr' 'lshr_ln948_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_1)   --->   "%zext_ln930_1 = zext i6 %lshr_ln948_2"   --->   Operation 1225 'zext' 'zext_ln930_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1226 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_1 = shl i7 %zext_ln930_1, i7 %zext_ln198"   --->   Operation 1226 'shl' 'shl_ln930_1' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1227 [1/1] (0.00ns)   --->   "%trunc_ln930_1 = trunc i7 %shl_ln930_1"   --->   Operation 1227 'trunc' 'trunc_ln930_1' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1228 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_2)   --->   "%lshr_ln948_3 = lshr i6 6, i6 %zext_ln393"   --->   Operation 1228 'lshr' 'lshr_ln948_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_2)   --->   "%zext_ln930_2 = zext i6 %lshr_ln948_3"   --->   Operation 1229 'zext' 'zext_ln930_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1230 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_2 = shl i7 %zext_ln930_2, i7 %zext_ln198"   --->   Operation 1230 'shl' 'shl_ln930_2' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1231 [1/1] (0.00ns)   --->   "%trunc_ln930_2 = trunc i7 %shl_ln930_2"   --->   Operation 1231 'trunc' 'trunc_ln930_2' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1232 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_3)   --->   "%lshr_ln948_4 = lshr i6 7, i6 %zext_ln393"   --->   Operation 1232 'lshr' 'lshr_ln948_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1233 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_3)   --->   "%zext_ln930_3 = zext i6 %lshr_ln948_4"   --->   Operation 1233 'zext' 'zext_ln930_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1234 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_3 = shl i7 %zext_ln930_3, i7 %zext_ln198"   --->   Operation 1234 'shl' 'shl_ln930_3' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1235 [1/1] (0.00ns)   --->   "%trunc_ln930_3 = trunc i7 %shl_ln930_3"   --->   Operation 1235 'trunc' 'trunc_ln930_3' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_4)   --->   "%lshr_ln948_5 = lshr i6 8, i6 %zext_ln393"   --->   Operation 1236 'lshr' 'lshr_ln948_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_4)   --->   "%zext_ln930_4 = zext i6 %lshr_ln948_5"   --->   Operation 1237 'zext' 'zext_ln930_4' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1238 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_4 = shl i7 %zext_ln930_4, i7 %zext_ln198"   --->   Operation 1238 'shl' 'shl_ln930_4' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1239 [1/1] (0.00ns)   --->   "%trunc_ln930_4 = trunc i7 %shl_ln930_4"   --->   Operation 1239 'trunc' 'trunc_ln930_4' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_5)   --->   "%lshr_ln948_6 = lshr i6 9, i6 %zext_ln393"   --->   Operation 1240 'lshr' 'lshr_ln948_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1241 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_5)   --->   "%zext_ln930_5 = zext i6 %lshr_ln948_6"   --->   Operation 1241 'zext' 'zext_ln930_5' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1242 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_5 = shl i7 %zext_ln930_5, i7 %zext_ln198"   --->   Operation 1242 'shl' 'shl_ln930_5' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1243 [1/1] (0.00ns)   --->   "%trunc_ln930_5 = trunc i7 %shl_ln930_5"   --->   Operation 1243 'trunc' 'trunc_ln930_5' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_6)   --->   "%lshr_ln948_7 = lshr i6 10, i6 %zext_ln393"   --->   Operation 1244 'lshr' 'lshr_ln948_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1245 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_6)   --->   "%zext_ln930_6 = zext i6 %lshr_ln948_7"   --->   Operation 1245 'zext' 'zext_ln930_6' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1246 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_6 = shl i7 %zext_ln930_6, i7 %zext_ln198"   --->   Operation 1246 'shl' 'shl_ln930_6' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1247 [1/1] (0.00ns)   --->   "%trunc_ln930_6 = trunc i7 %shl_ln930_6"   --->   Operation 1247 'trunc' 'trunc_ln930_6' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_7)   --->   "%lshr_ln948_8 = lshr i6 11, i6 %zext_ln393"   --->   Operation 1248 'lshr' 'lshr_ln948_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_7)   --->   "%zext_ln930_7 = zext i6 %lshr_ln948_8"   --->   Operation 1249 'zext' 'zext_ln930_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1250 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_7 = shl i7 %zext_ln930_7, i7 %zext_ln198"   --->   Operation 1250 'shl' 'shl_ln930_7' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln930_7 = trunc i7 %shl_ln930_7"   --->   Operation 1251 'trunc' 'trunc_ln930_7' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_8)   --->   "%lshr_ln948_9 = lshr i6 12, i6 %zext_ln393"   --->   Operation 1252 'lshr' 'lshr_ln948_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_8)   --->   "%zext_ln930_8 = zext i6 %lshr_ln948_9"   --->   Operation 1253 'zext' 'zext_ln930_8' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1254 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_8 = shl i7 %zext_ln930_8, i7 %zext_ln198"   --->   Operation 1254 'shl' 'shl_ln930_8' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln930_8 = trunc i7 %shl_ln930_8"   --->   Operation 1255 'trunc' 'trunc_ln930_8' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_9)   --->   "%lshr_ln948_10 = lshr i6 13, i6 %zext_ln393"   --->   Operation 1256 'lshr' 'lshr_ln948_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_9)   --->   "%zext_ln930_9 = zext i6 %lshr_ln948_10"   --->   Operation 1257 'zext' 'zext_ln930_9' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1258 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_9 = shl i7 %zext_ln930_9, i7 %zext_ln198"   --->   Operation 1258 'shl' 'shl_ln930_9' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln930_9 = trunc i7 %shl_ln930_9"   --->   Operation 1259 'trunc' 'trunc_ln930_9' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1260 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_10)   --->   "%lshr_ln948_11 = lshr i6 14, i6 %zext_ln393"   --->   Operation 1260 'lshr' 'lshr_ln948_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_10)   --->   "%zext_ln930_10 = zext i6 %lshr_ln948_11"   --->   Operation 1261 'zext' 'zext_ln930_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1262 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_10 = shl i7 %zext_ln930_10, i7 %zext_ln198"   --->   Operation 1262 'shl' 'shl_ln930_10' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln930_10 = trunc i7 %shl_ln930_10"   --->   Operation 1263 'trunc' 'trunc_ln930_10' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_11)   --->   "%lshr_ln948_12 = lshr i6 15, i6 %zext_ln393"   --->   Operation 1264 'lshr' 'lshr_ln948_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node shl_ln930_11)   --->   "%zext_ln930_11 = zext i6 %lshr_ln948_12"   --->   Operation 1265 'zext' 'zext_ln930_11' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1266 [1/1] (0.62ns) (out node of the LUT)   --->   "%shl_ln930_11 = shl i7 %zext_ln930_11, i7 %zext_ln198"   --->   Operation 1266 'shl' 'shl_ln930_11' <Predicate = true> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln930_11 = trunc i7 %shl_ln930_11"   --->   Operation 1267 'trunc' 'trunc_ln930_11' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1268 [2/2] (1.18ns)   --->   "%call_ln214 = call void @bin_conv_Pipeline_LOOP_BATCH_NORM, i5 %words_per_image_V, i1 %ret_V_30, i1 %tmp_342, i12 %trunc_ln3, i1 %d_o_idx_read, i12 %fixed_buffer_V, i16 %nc_read, i14 %mul_ln186, i2 %norm_mode_read, i3 %conv570, i5 %pool_width_V, i5 %trunc_ln930, i5 %trunc_ln930_1, i5 %trunc_ln930_2, i5 %trunc_ln930_3, i5 %trunc_ln930_4, i5 %trunc_ln930_5, i5 %trunc_ln930_6, i5 %trunc_ln930_7, i5 %trunc_ln930_8, i5 %trunc_ln930_9, i5 %trunc_ln930_10, i5 %trunc_ln930_11, i1 %lnot_i_i, i64 %outword_V, i64 %dmem_V"   --->   Operation 1268 'call' 'call_ln214' <Predicate = true> <Delay = 1.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 156 <SV = 10> <Delay = 0.00>
ST_156 : Operation 1269 [1/2] (0.00ns)   --->   "%call_ln214 = call void @bin_conv_Pipeline_LOOP_BATCH_NORM, i5 %words_per_image_V, i1 %ret_V_30, i1 %tmp_342, i12 %trunc_ln3, i1 %d_o_idx_read, i12 %fixed_buffer_V, i16 %nc_read, i14 %mul_ln186, i2 %norm_mode_read, i3 %conv570, i5 %pool_width_V, i5 %trunc_ln930, i5 %trunc_ln930_1, i5 %trunc_ln930_2, i5 %trunc_ln930_3, i5 %trunc_ln930_4, i5 %trunc_ln930_5, i5 %trunc_ln930_6, i5 %trunc_ln930_7, i5 %trunc_ln930_8, i5 %trunc_ln930_9, i5 %trunc_ln930_10, i5 %trunc_ln930_11, i1 %lnot_i_i, i64 %outword_V, i64 %dmem_V"   --->   Operation 1269 'call' 'call_ln214' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_156 : Operation 1270 [1/1] (0.00ns)   --->   "%ret_ln453 = ret" [Accel.cpp:453]   --->   Operation 1270 'ret' 'ret_ln453' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.46ns
The critical path consists of the following:
	wire read operation ('width_mode_read') on port 'width_mode' [15]  (0 ns)
	'sub' operation ('sub_ln455') [118]  (0.572 ns)
	'lshr' operation ('lshr_ln948') [120]  (0.592 ns)
	'select' operation ('select_ln1019') [132]  (0 ns)
	'icmp' operation ('icmp_ln1019_1') [133]  (0.656 ns)
	'store' operation ('store_ln235', Accel.cpp:235) of variable 'icmp_ln1019_1' on array 'rb', Accel.cpp:218 [135]  (0.639 ns)

 <State 2>: 0.761ns
The critical path consists of the following:
	'xor' operation ('xor_ln1019_1') [137]  (0.122 ns)
	'store' operation ('store_ln234', Accel.cpp:234) of variable 'xor_ln1019_1' on array 'lb', Accel.cpp:217 [139]  (0.639 ns)

 <State 3>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('lb_addr_5', Accel.cpp:234) [157]  (0 ns)
	'store' operation ('store_ln234', Accel.cpp:234) of variable 'icmp_ln1019_5' on array 'lb', Accel.cpp:217 [158]  (0.639 ns)

 <State 4>: 0.639ns
The critical path consists of the following:
	'getelementptr' operation ('lb_addr_7', Accel.cpp:234) [175]  (0 ns)
	'store' operation ('store_ln234', Accel.cpp:234) of variable 'icmp_ln1019_9' on array 'lb', Accel.cpp:217 [176]  (0.639 ns)

 <State 5>: 1.82ns
The critical path consists of the following:
	'load' operation ('i.V', Accel.cpp:243) on local variable 'i.V' [193]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr', Accel.cpp:243) [197]  (0 ns)
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [393]  (1.2 ns)
	blocking operation 0.619 ns on control path)

 <State 6>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [394]  (1.2 ns)

 <State 7>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [395]  (1.2 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [396]  (1.2 ns)

 <State 9>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [397]  (1.2 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [398]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [399]  (1.2 ns)

 <State 12>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [400]  (1.2 ns)

 <State 13>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [401]  (1.2 ns)

 <State 14>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [402]  (1.2 ns)

 <State 15>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [403]  (1.2 ns)

 <State 16>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [404]  (1.2 ns)

 <State 17>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [405]  (1.2 ns)

 <State 18>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [406]  (1.2 ns)

 <State 19>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [407]  (1.2 ns)

 <State 20>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [408]  (1.2 ns)

 <State 21>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [409]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [410]  (1.2 ns)

 <State 23>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [411]  (1.2 ns)

 <State 24>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [412]  (1.2 ns)

 <State 25>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [413]  (1.2 ns)

 <State 26>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [414]  (1.2 ns)

 <State 27>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [415]  (1.2 ns)

 <State 28>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [416]  (1.2 ns)

 <State 29>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [417]  (1.2 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [418]  (1.2 ns)

 <State 31>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [419]  (1.2 ns)

 <State 32>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [420]  (1.2 ns)

 <State 33>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [421]  (1.2 ns)

 <State 34>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [422]  (1.2 ns)

 <State 35>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [423]  (1.2 ns)

 <State 36>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [424]  (1.2 ns)

 <State 37>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [425]  (1.2 ns)

 <State 38>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [426]  (1.2 ns)

 <State 39>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [427]  (1.2 ns)

 <State 40>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [428]  (1.2 ns)

 <State 41>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [429]  (1.2 ns)

 <State 42>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [430]  (1.2 ns)

 <State 43>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [431]  (1.2 ns)

 <State 44>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [432]  (1.2 ns)

 <State 45>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [433]  (1.2 ns)

 <State 46>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [434]  (1.2 ns)

 <State 47>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [435]  (1.2 ns)

 <State 48>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [436]  (1.2 ns)

 <State 49>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [437]  (1.2 ns)

 <State 50>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [438]  (1.2 ns)

 <State 51>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [439]  (1.2 ns)

 <State 52>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [440]  (1.2 ns)

 <State 53>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [441]  (1.2 ns)

 <State 54>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [442]  (1.2 ns)

 <State 55>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [443]  (1.2 ns)

 <State 56>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [444]  (1.2 ns)

 <State 57>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [445]  (1.2 ns)

 <State 58>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [446]  (1.2 ns)

 <State 59>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [447]  (1.2 ns)

 <State 60>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [448]  (1.2 ns)

 <State 61>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [449]  (1.2 ns)

 <State 62>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [450]  (1.2 ns)

 <State 63>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [451]  (1.2 ns)

 <State 64>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [452]  (1.2 ns)

 <State 65>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [453]  (1.2 ns)

 <State 66>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [454]  (1.2 ns)

 <State 67>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [455]  (1.2 ns)

 <State 68>: 1.2ns
The critical path consists of the following:
	'store' operation ('store_ln243', Accel.cpp:243) of constant 0 on array 'fixed_buffer.V', Accel.cpp:210 [456]  (1.2 ns)

 <State 69>: 1.05ns
The critical path consists of the following:
	'load' operation ('p.V') on local variable 'p.V' [491]  (0 ns)
	'icmp' operation ('icmp_ln1027_5') [493]  (0.664 ns)
	blocking operation 0.387 ns on control path)

 <State 70>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[499] ('mul_ln1789') [499]  (0.535 ns)

 <State 71>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[499] ('mul_ln1789') [499]  (0.535 ns)

 <State 72>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('count.V') with incoming values : ('count.V') [502]  (0.387 ns)

 <State 73>: 4.34ns
The critical path consists of the following:
	'load' operation ('wt_word_buffer_V_0_0110_load') on local variable 'wt_word_buffer_V_0_0110' [514]  (0 ns)
	'call' operation ('call_ln0') to 'bin_conv_Pipeline_LOOP_WT_WORDS' [520]  (3.74 ns)
	blocking operation 0.6 ns on control path)

 <State 74>: 0.73ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'bin_conv_Pipeline_LOOP_WT_WORDS' [520]  (0.73 ns)

 <State 75>: 1.17ns
The critical path consists of the following:
	'add' operation ('add_ln840_37') [531]  (0.785 ns)
	'store' operation ('store_ln840') of variable 'add_ln840_37' on static variable 'wt_addr_V' [532]  (0.387 ns)

 <State 76>: 0.665ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'bin_conv_Pipeline_LOOP_LOAD_WTS' [555]  (0.665 ns)

 <State 77>: 3.57ns
The critical path consists of the following:
	'add' operation ('add_i1340') [564]  (0.745 ns)
	'call' operation ('call_ln317', Accel.cpp:317) to 'bin_conv_Pipeline_LOOP_CONVOLVER_LOAD' [565]  (2.83 ns)

 <State 78>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('m.V') with incoming values : ('add_ln840_39') [570]  (0.387 ns)

 <State 79>: 5.6ns
The critical path consists of the following:
	'phi' operation ('m.V') with incoming values : ('add_ln840_39') [570]  (0 ns)
	'call' operation ('call_ln334', Accel.cpp:334) to 'process_word' [596]  (5.25 ns)
	blocking operation 0.343 ns on control path)

 <State 80>: 0ns
The critical path consists of the following:

 <State 81>: 0ns
The critical path consists of the following:

 <State 82>: 1.2ns
The critical path consists of the following:
	'load' operation ('w.V') on local variable 'w.V' [618]  (0 ns)
	'getelementptr' operation ('fixed_buffer_V_addr_64', Accel.cpp:375) [626]  (0 ns)
	'load' operation ('fixed_temp.V[0]', Accel.cpp:375) on array 'fixed_buffer.V', Accel.cpp:210 [817]  (1.2 ns)

 <State 83>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp.V[0]', Accel.cpp:375) on array 'fixed_buffer.V', Accel.cpp:210 [817]  (1.2 ns)

 <State 84>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp.V[13]', Accel.cpp:375) on array 'fixed_buffer.V', Accel.cpp:210 [830]  (1.2 ns)

 <State 85>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp.V[30]', Accel.cpp:375) on array 'fixed_buffer.V', Accel.cpp:210 [847]  (1.2 ns)

 <State 86>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp.V[47]', Accel.cpp:375) on array 'fixed_buffer.V', Accel.cpp:210 [864]  (1.2 ns)

 <State 87>: 2.3ns
The critical path consists of the following:
	'call' operation ('call_ln375', Accel.cpp:375) to 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' [881]  (2.3 ns)

 <State 88>: 0.387ns
The critical path consists of the following:
	'call' operation ('call_ln375', Accel.cpp:375) to 'bin_conv_Pipeline_LOOP_ACC_PHASES_I' [881]  (0.387 ns)

 <State 89>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_0_0_loc_load') on local variable 'fixed_temp_V_0_0_loc' [945]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_0_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [946]  (1.2 ns)

 <State 90>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_1_0_loc_load') on local variable 'fixed_temp_V_1_0_loc' [944]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_1_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [947]  (1.2 ns)

 <State 91>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_2_0_loc_load') on local variable 'fixed_temp_V_2_0_loc' [943]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_2_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [948]  (1.2 ns)

 <State 92>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_3_0_loc_load') on local variable 'fixed_temp_V_3_0_loc' [942]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_3_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [949]  (1.2 ns)

 <State 93>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_4_0_loc_load') on local variable 'fixed_temp_V_4_0_loc' [941]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_4_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [950]  (1.2 ns)

 <State 94>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_5_0_loc_load') on local variable 'fixed_temp_V_5_0_loc' [940]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_5_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [951]  (1.2 ns)

 <State 95>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_6_0_loc_load') on local variable 'fixed_temp_V_6_0_loc' [939]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_6_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [952]  (1.2 ns)

 <State 96>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_7_0_loc_load') on local variable 'fixed_temp_V_7_0_loc' [938]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_7_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [953]  (1.2 ns)

 <State 97>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_8_0_loc_load') on local variable 'fixed_temp_V_8_0_loc' [937]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_8_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [954]  (1.2 ns)

 <State 98>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_9_0_loc_load') on local variable 'fixed_temp_V_9_0_loc' [936]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_9_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [955]  (1.2 ns)

 <State 99>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_10_0_loc_load') on local variable 'fixed_temp_V_10_0_loc' [935]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_10_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [956]  (1.2 ns)

 <State 100>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_11_0_loc_load') on local variable 'fixed_temp_V_11_0_loc' [934]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_11_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [957]  (1.2 ns)

 <State 101>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_12_0_loc_load') on local variable 'fixed_temp_V_12_0_loc' [933]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_12_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [958]  (1.2 ns)

 <State 102>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_13_0_loc_load') on local variable 'fixed_temp_V_13_0_loc' [932]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_13_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [959]  (1.2 ns)

 <State 103>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_14_0_loc_load') on local variable 'fixed_temp_V_14_0_loc' [931]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_14_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [960]  (1.2 ns)

 <State 104>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_15_0_loc_load') on local variable 'fixed_temp_V_15_0_loc' [930]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_15_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [961]  (1.2 ns)

 <State 105>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_16_0_loc_load') on local variable 'fixed_temp_V_16_0_loc' [929]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_16_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [962]  (1.2 ns)

 <State 106>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_17_0_loc_load') on local variable 'fixed_temp_V_17_0_loc' [928]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_17_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [963]  (1.2 ns)

 <State 107>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_18_0_loc_load') on local variable 'fixed_temp_V_18_0_loc' [927]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_18_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [964]  (1.2 ns)

 <State 108>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_19_0_loc_load') on local variable 'fixed_temp_V_19_0_loc' [926]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_19_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [965]  (1.2 ns)

 <State 109>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_20_0_loc_load') on local variable 'fixed_temp_V_20_0_loc' [925]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_20_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [966]  (1.2 ns)

 <State 110>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_21_0_loc_load') on local variable 'fixed_temp_V_21_0_loc' [924]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_21_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [967]  (1.2 ns)

 <State 111>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_22_0_loc_load') on local variable 'fixed_temp_V_22_0_loc' [923]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_22_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [968]  (1.2 ns)

 <State 112>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_23_0_loc_load') on local variable 'fixed_temp_V_23_0_loc' [922]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_23_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [969]  (1.2 ns)

 <State 113>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_24_0_loc_load') on local variable 'fixed_temp_V_24_0_loc' [921]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_24_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [970]  (1.2 ns)

 <State 114>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_25_0_loc_load') on local variable 'fixed_temp_V_25_0_loc' [920]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_25_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [971]  (1.2 ns)

 <State 115>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_26_0_loc_load') on local variable 'fixed_temp_V_26_0_loc' [919]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_26_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [972]  (1.2 ns)

 <State 116>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_27_0_loc_load') on local variable 'fixed_temp_V_27_0_loc' [918]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_27_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [973]  (1.2 ns)

 <State 117>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_28_0_loc_load') on local variable 'fixed_temp_V_28_0_loc' [917]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_28_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [974]  (1.2 ns)

 <State 118>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_29_0_loc_load') on local variable 'fixed_temp_V_29_0_loc' [916]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_29_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [975]  (1.2 ns)

 <State 119>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_30_0_loc_load') on local variable 'fixed_temp_V_30_0_loc' [915]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_30_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [976]  (1.2 ns)

 <State 120>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_31_0_loc_load') on local variable 'fixed_temp_V_31_0_loc' [914]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_31_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [977]  (1.2 ns)

 <State 121>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_32_0_loc_load') on local variable 'fixed_temp_V_32_0_loc' [913]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_32_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [978]  (1.2 ns)

 <State 122>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_33_0_loc_load') on local variable 'fixed_temp_V_33_0_loc' [912]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_33_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [979]  (1.2 ns)

 <State 123>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_34_0_loc_load') on local variable 'fixed_temp_V_34_0_loc' [911]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_34_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [980]  (1.2 ns)

 <State 124>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_35_0_loc_load') on local variable 'fixed_temp_V_35_0_loc' [910]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_35_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [981]  (1.2 ns)

 <State 125>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_36_0_loc_load') on local variable 'fixed_temp_V_36_0_loc' [909]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_36_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [982]  (1.2 ns)

 <State 126>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_37_0_loc_load') on local variable 'fixed_temp_V_37_0_loc' [908]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_37_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [983]  (1.2 ns)

 <State 127>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_38_0_loc_load') on local variable 'fixed_temp_V_38_0_loc' [907]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_38_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [984]  (1.2 ns)

 <State 128>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_39_0_loc_load') on local variable 'fixed_temp_V_39_0_loc' [906]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_39_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [985]  (1.2 ns)

 <State 129>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_40_0_loc_load') on local variable 'fixed_temp_V_40_0_loc' [905]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_40_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [986]  (1.2 ns)

 <State 130>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_41_0_loc_load') on local variable 'fixed_temp_V_41_0_loc' [904]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_41_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [987]  (1.2 ns)

 <State 131>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_42_0_loc_load') on local variable 'fixed_temp_V_42_0_loc' [903]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_42_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [988]  (1.2 ns)

 <State 132>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_43_0_loc_load') on local variable 'fixed_temp_V_43_0_loc' [902]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_43_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [989]  (1.2 ns)

 <State 133>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_44_0_loc_load') on local variable 'fixed_temp_V_44_0_loc' [901]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_44_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [990]  (1.2 ns)

 <State 134>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_45_0_loc_load') on local variable 'fixed_temp_V_45_0_loc' [900]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_45_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [991]  (1.2 ns)

 <State 135>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_46_0_loc_load') on local variable 'fixed_temp_V_46_0_loc' [899]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_46_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [992]  (1.2 ns)

 <State 136>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_47_0_loc_load') on local variable 'fixed_temp_V_47_0_loc' [898]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_47_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [993]  (1.2 ns)

 <State 137>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_48_0_loc_load') on local variable 'fixed_temp_V_48_0_loc' [897]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_48_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [994]  (1.2 ns)

 <State 138>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_49_0_loc_load') on local variable 'fixed_temp_V_49_0_loc' [896]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_49_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [995]  (1.2 ns)

 <State 139>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_50_0_loc_load') on local variable 'fixed_temp_V_50_0_loc' [895]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_50_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [996]  (1.2 ns)

 <State 140>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_51_0_loc_load') on local variable 'fixed_temp_V_51_0_loc' [894]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_51_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [997]  (1.2 ns)

 <State 141>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_52_0_loc_load') on local variable 'fixed_temp_V_52_0_loc' [893]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_52_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [998]  (1.2 ns)

 <State 142>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_53_0_loc_load') on local variable 'fixed_temp_V_53_0_loc' [892]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_53_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [999]  (1.2 ns)

 <State 143>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_54_0_loc_load') on local variable 'fixed_temp_V_54_0_loc' [891]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_54_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1000]  (1.2 ns)

 <State 144>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_55_0_loc_load') on local variable 'fixed_temp_V_55_0_loc' [890]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_55_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1001]  (1.2 ns)

 <State 145>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_56_0_loc_load') on local variable 'fixed_temp_V_56_0_loc' [889]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_56_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1002]  (1.2 ns)

 <State 146>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_57_0_loc_load') on local variable 'fixed_temp_V_57_0_loc' [888]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_57_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1003]  (1.2 ns)

 <State 147>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_58_0_loc_load') on local variable 'fixed_temp_V_58_0_loc' [887]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_58_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1004]  (1.2 ns)

 <State 148>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_59_0_loc_load') on local variable 'fixed_temp_V_59_0_loc' [886]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_59_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1005]  (1.2 ns)

 <State 149>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_60_0_loc_load') on local variable 'fixed_temp_V_60_0_loc' [885]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_60_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1006]  (1.2 ns)

 <State 150>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_61_0_loc_load') on local variable 'fixed_temp_V_61_0_loc' [884]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_61_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1007]  (1.2 ns)

 <State 151>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_62_0_loc_load') on local variable 'fixed_temp_V_62_0_loc' [883]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_62_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1008]  (1.2 ns)

 <State 152>: 1.2ns
The critical path consists of the following:
	'load' operation ('fixed_temp_V_63_0_loc_load') on local variable 'fixed_temp_V_63_0_loc' [882]  (0 ns)
	'store' operation ('store_ln387', Accel.cpp:387) of variable 'fixed_temp_V_63_0_loc_load' on array 'fixed_buffer.V', Accel.cpp:210 [1009]  (1.2 ns)

 <State 153>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1019] ('mul_ln186') [1019]  (0.535 ns)

 <State 154>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[1019] ('mul_ln186') [1019]  (0.535 ns)

 <State 155>: 2.38ns
The critical path consists of the following:
	'add' operation ('add_ln393', Accel.cpp:393) [1014]  (0.572 ns)
	'lshr' operation ('lshr_ln948_1') [1024]  (0 ns)
	'shl' operation ('shl_ln930') [1026]  (0.627 ns)
	'call' operation ('call_ln214') to 'bin_conv_Pipeline_LOOP_BATCH_NORM' [1072]  (1.18 ns)

 <State 156>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
