From 3b12a60aea33ab63a3e8f79c631feda08410671f Mon Sep 17 00:00:00 2001
From: Bharat Kumar Gogada <bharat.kumar.gogada@xilinx.com>
Date: Mon, 15 Feb 2016 21:18:51 +0530
Subject: [PATCH 796/827] PCI: Xilinx NWL PCIe Bridge: Modifying datatypes

This patch comes from:
  https://github.com/Xilinx/linux-xlnx.git

Modifying data types of physical address saving variables.

Signed-off-by: Bharat Kumar Gogada <bharatku@xilinx.com>
Signed-off-by: Ravi Kiran Gummaluri <rgummal@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
(cherry picked from commit 691da1ce66a5b2e8aaf65322977e9e85af56f251)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 drivers/pci/host/pci-xilinx-nwl.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/drivers/pci/host/pci-xilinx-nwl.c b/drivers/pci/host/pci-xilinx-nwl.c
index 4dfb247..f9634f6 100644
--- a/drivers/pci/host/pci-xilinx-nwl.c
+++ b/drivers/pci/host/pci-xilinx-nwl.c
@@ -230,9 +230,9 @@ struct nwl_pcie {
 	void __iomem *breg_base;
 	void __iomem *pcireg_base;
 	void __iomem *ecam_base;
-	u32 phys_breg_base;
-	u32 phys_pcie_reg_base;
-	u32 phys_ecam_base;
+	phys_addr_t phys_breg_base;
+	phys_addr_t phys_pcie_reg_base;
+	phys_addr_t phys_ecam_base;
 	u32 breg_size;
 	u32 pcie_reg_size;
 	u32 ecam_size;
-- 
2.9.3

