// Seed: 590896582
module module_0 (
    output wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input wire id_4,
    input wor id_5,
    input wor id_6,
    input supply0 id_7,
    output wand id_8,
    output tri0 id_9,
    input wand id_10,
    input uwire id_11,
    input wire id_12
);
endmodule
macromodule module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    input wand id_3,
    input uwire id_4,
    output supply0 id_5,
    input wire id_6,
    output supply0 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input tri id_15
);
  assign id_14 = id_4;
  module_0(
      id_9, id_10, id_14, id_10, id_1, id_3, id_11, id_4, id_14, id_14, id_12, id_8, id_6
  );
  assign id_14.id_2 = id_13;
  wire id_17;
endmodule
