// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Softmax_layer_HH_
#define _Softmax_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_fadd_3bkb.h"
#include "Bert_layer_fdiv_3lbW.h"
#include "Bert_layer_fexp_3mb6.h"
#include "Bert_layer_mux_16jbC.h"
#include "Softmax_layer_inpkbM.h"

namespace ap_rtl {

struct Softmax_layer : public sc_module {
    // Port declarations 102
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<4> > v38_0_0_address0;
    sc_out< sc_logic > v38_0_0_ce0;
    sc_out< sc_logic > v38_0_0_we0;
    sc_out< sc_lv<32> > v38_0_0_d0;
    sc_in< sc_lv<32> > v38_0_0_q0;
    sc_out< sc_lv<4> > v38_0_1_address0;
    sc_out< sc_logic > v38_0_1_ce0;
    sc_out< sc_logic > v38_0_1_we0;
    sc_out< sc_lv<32> > v38_0_1_d0;
    sc_in< sc_lv<32> > v38_0_1_q0;
    sc_out< sc_lv<4> > v38_0_2_address0;
    sc_out< sc_logic > v38_0_2_ce0;
    sc_out< sc_logic > v38_0_2_we0;
    sc_out< sc_lv<32> > v38_0_2_d0;
    sc_in< sc_lv<32> > v38_0_2_q0;
    sc_out< sc_lv<4> > v38_0_3_address0;
    sc_out< sc_logic > v38_0_3_ce0;
    sc_out< sc_logic > v38_0_3_we0;
    sc_out< sc_lv<32> > v38_0_3_d0;
    sc_in< sc_lv<32> > v38_0_3_q0;
    sc_out< sc_lv<4> > v38_1_0_address0;
    sc_out< sc_logic > v38_1_0_ce0;
    sc_out< sc_logic > v38_1_0_we0;
    sc_out< sc_lv<32> > v38_1_0_d0;
    sc_in< sc_lv<32> > v38_1_0_q0;
    sc_out< sc_lv<4> > v38_1_1_address0;
    sc_out< sc_logic > v38_1_1_ce0;
    sc_out< sc_logic > v38_1_1_we0;
    sc_out< sc_lv<32> > v38_1_1_d0;
    sc_in< sc_lv<32> > v38_1_1_q0;
    sc_out< sc_lv<4> > v38_1_2_address0;
    sc_out< sc_logic > v38_1_2_ce0;
    sc_out< sc_logic > v38_1_2_we0;
    sc_out< sc_lv<32> > v38_1_2_d0;
    sc_in< sc_lv<32> > v38_1_2_q0;
    sc_out< sc_lv<4> > v38_1_3_address0;
    sc_out< sc_logic > v38_1_3_ce0;
    sc_out< sc_logic > v38_1_3_we0;
    sc_out< sc_lv<32> > v38_1_3_d0;
    sc_in< sc_lv<32> > v38_1_3_q0;
    sc_out< sc_lv<4> > v38_2_0_address0;
    sc_out< sc_logic > v38_2_0_ce0;
    sc_out< sc_logic > v38_2_0_we0;
    sc_out< sc_lv<32> > v38_2_0_d0;
    sc_in< sc_lv<32> > v38_2_0_q0;
    sc_out< sc_lv<4> > v38_2_1_address0;
    sc_out< sc_logic > v38_2_1_ce0;
    sc_out< sc_logic > v38_2_1_we0;
    sc_out< sc_lv<32> > v38_2_1_d0;
    sc_in< sc_lv<32> > v38_2_1_q0;
    sc_out< sc_lv<4> > v38_2_2_address0;
    sc_out< sc_logic > v38_2_2_ce0;
    sc_out< sc_logic > v38_2_2_we0;
    sc_out< sc_lv<32> > v38_2_2_d0;
    sc_in< sc_lv<32> > v38_2_2_q0;
    sc_out< sc_lv<4> > v38_2_3_address0;
    sc_out< sc_logic > v38_2_3_ce0;
    sc_out< sc_logic > v38_2_3_we0;
    sc_out< sc_lv<32> > v38_2_3_d0;
    sc_in< sc_lv<32> > v38_2_3_q0;
    sc_out< sc_lv<4> > v38_3_0_address0;
    sc_out< sc_logic > v38_3_0_ce0;
    sc_out< sc_logic > v38_3_0_we0;
    sc_out< sc_lv<32> > v38_3_0_d0;
    sc_in< sc_lv<32> > v38_3_0_q0;
    sc_out< sc_lv<4> > v38_3_1_address0;
    sc_out< sc_logic > v38_3_1_ce0;
    sc_out< sc_logic > v38_3_1_we0;
    sc_out< sc_lv<32> > v38_3_1_d0;
    sc_in< sc_lv<32> > v38_3_1_q0;
    sc_out< sc_lv<4> > v38_3_2_address0;
    sc_out< sc_logic > v38_3_2_ce0;
    sc_out< sc_logic > v38_3_2_we0;
    sc_out< sc_lv<32> > v38_3_2_d0;
    sc_in< sc_lv<32> > v38_3_2_q0;
    sc_out< sc_lv<4> > v38_3_3_address0;
    sc_out< sc_logic > v38_3_3_ce0;
    sc_out< sc_logic > v38_3_3_we0;
    sc_out< sc_lv<32> > v38_3_3_d0;
    sc_in< sc_lv<32> > v38_3_3_q0;
    sc_out< sc_lv<6> > v39_0_address0;
    sc_out< sc_logic > v39_0_ce0;
    sc_out< sc_logic > v39_0_we0;
    sc_out< sc_lv<32> > v39_0_d0;
    sc_out< sc_lv<6> > v39_1_address0;
    sc_out< sc_logic > v39_1_ce0;
    sc_out< sc_logic > v39_1_we0;
    sc_out< sc_lv<32> > v39_1_d0;
    sc_out< sc_lv<6> > v39_2_address0;
    sc_out< sc_logic > v39_2_ce0;
    sc_out< sc_logic > v39_2_we0;
    sc_out< sc_lv<32> > v39_2_d0;
    sc_out< sc_lv<6> > v39_3_address0;
    sc_out< sc_logic > v39_3_ce0;
    sc_out< sc_logic > v39_3_we0;
    sc_out< sc_lv<32> > v39_3_d0;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    Softmax_layer(sc_module_name name);
    SC_HAS_PROCESS(Softmax_layer);

    ~Softmax_layer();

    sc_trace_file* mVcdFile;

    Softmax_layer_inpkbM* inp_sumRow_U;
    Bert_layer_fadd_3bkb<1,5,32,32,32>* Bert_layer_fadd_3bkb_U3664;
    Bert_layer_fdiv_3lbW<1,16,32,32,32>* Bert_layer_fdiv_3lbW_U3665;
    Bert_layer_fexp_3mb6<1,8,32,32,32>* Bert_layer_fexp_3mb6_U3666;
    Bert_layer_mux_16jbC<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* Bert_layer_mux_16jbC_U3667;
    Bert_layer_mux_16jbC<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,5,32>* Bert_layer_mux_16jbC_U3668;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indvar_flatten_reg_536;
    sc_signal< sc_lv<4> > i3_0_reg_547;
    sc_signal< sc_lv<4> > j2_0_reg_558;
    sc_signal< sc_lv<8> > indvar_flatten14_reg_569;
    sc_signal< sc_lv<4> > i4_0_reg_580;
    sc_signal< sc_lv<4> > j3_0_reg_591;
    sc_signal< sc_lv<32> > inp_sumRow_q0;
    sc_signal< sc_lv<32> > reg_633;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage6_iter0;
    sc_signal< bool > ap_block_pp0_stage6_11001;
    sc_signal< sc_lv<1> > icmp_ln71_reg_1060;
    sc_signal< bool > ap_block_state18_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state21_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state22_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state23_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state24_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state25_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state26_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state27_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state28_pp1_stage0_iter10;
    sc_signal< bool > ap_block_state29_pp1_stage0_iter11;
    sc_signal< bool > ap_block_state30_pp1_stage0_iter12;
    sc_signal< bool > ap_block_state31_pp1_stage0_iter13;
    sc_signal< bool > ap_block_state32_pp1_stage0_iter14;
    sc_signal< bool > ap_block_state33_pp1_stage0_iter15;
    sc_signal< bool > ap_block_state34_pp1_stage0_iter16;
    sc_signal< bool > ap_block_state35_pp1_stage0_iter17;
    sc_signal< bool > ap_block_state36_pp1_stage0_iter18;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln68_fu_639_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<4> > v41_fu_645_p2;
    sc_signal< sc_lv<1> > icmp_ln71_fu_656_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln71_reg_1060_pp0_iter1_reg;
    sc_signal< sc_lv<8> > add_ln71_fu_662_p2;
    sc_signal< sc_lv<8> > add_ln71_reg_1064;
    sc_signal< sc_lv<4> > select_ln74_fu_680_p3;
    sc_signal< sc_lv<4> > select_ln74_reg_1069;
    sc_signal< sc_lv<4> > select_ln74_1_fu_688_p3;
    sc_signal< sc_lv<4> > select_ln74_1_reg_1074;
    sc_signal< sc_lv<2> > trunc_ln74_fu_696_p1;
    sc_signal< sc_lv<2> > trunc_ln74_reg_1080;
    sc_signal< sc_lv<2> > trunc_ln74_1_fu_732_p1;
    sc_signal< sc_lv<2> > trunc_ln74_1_reg_1085;
    sc_signal< sc_lv<4> > v38_0_0_addr_reg_1090;
    sc_signal< sc_lv<4> > v38_0_1_addr_reg_1095;
    sc_signal< sc_lv<4> > v38_0_2_addr_reg_1100;
    sc_signal< sc_lv<4> > v38_0_3_addr_reg_1105;
    sc_signal< sc_lv<4> > v38_1_0_addr_reg_1110;
    sc_signal< sc_lv<4> > v38_1_1_addr_reg_1115;
    sc_signal< sc_lv<4> > v38_1_2_addr_reg_1120;
    sc_signal< sc_lv<4> > v38_1_3_addr_reg_1125;
    sc_signal< sc_lv<4> > v38_2_0_addr_reg_1130;
    sc_signal< sc_lv<4> > v38_2_1_addr_reg_1135;
    sc_signal< sc_lv<4> > v38_2_2_addr_reg_1140;
    sc_signal< sc_lv<4> > v38_2_3_addr_reg_1145;
    sc_signal< sc_lv<4> > v38_3_0_addr_reg_1150;
    sc_signal< sc_lv<4> > v38_3_1_addr_reg_1155;
    sc_signal< sc_lv<4> > v38_3_2_addr_reg_1160;
    sc_signal< sc_lv<4> > v38_3_3_addr_reg_1165;
    sc_signal< sc_lv<32> > v44_fu_786_p18;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state13_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<4> > inp_sumRow_addr_2_reg_1175;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state8_pp0_stage5_iter0;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<32> > grp_fu_612_p2;
    sc_signal< sc_lv<32> > v46_reg_1180;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage8;
    sc_signal< bool > ap_block_state11_pp0_stage8_iter0;
    sc_signal< bool > ap_block_pp0_stage8_11001;
    sc_signal< sc_lv<4> > j2_fu_829_p2;
    sc_signal< sc_lv<4> > j2_reg_1185;
    sc_signal< sc_lv<1> > icmp_ln83_fu_834_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln83_reg_1190_pp1_iter16_reg;
    sc_signal< sc_lv<8> > add_ln83_fu_840_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > select_ln86_1_fu_866_p3;
    sc_signal< sc_lv<4> > select_ln86_1_reg_1199;
    sc_signal< sc_lv<2> > trunc_ln86_fu_874_p1;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter1_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter2_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter3_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter4_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter5_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter6_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter7_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter8_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter9_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter10_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter11_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter12_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter13_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter14_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter15_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter16_reg;
    sc_signal< sc_lv<2> > trunc_ln86_reg_1205_pp1_iter17_reg;
    sc_signal< sc_lv<7> > add_ln89_fu_936_p2;
    sc_signal< sc_lv<7> > add_ln89_reg_1210;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter1_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter2_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter3_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter4_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter5_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter6_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter7_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter8_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter9_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter10_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter11_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter12_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter13_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter14_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter15_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter16_reg;
    sc_signal< sc_lv<7> > add_ln89_reg_1210_pp1_iter17_reg;
    sc_signal< sc_lv<2> > trunc_ln86_1_fu_942_p1;
    sc_signal< sc_lv<2> > trunc_ln86_1_reg_1215;
    sc_signal< sc_lv<4> > j3_fu_986_p2;
    sc_signal< sc_lv<32> > v51_fu_1006_p18;
    sc_signal< sc_lv<32> > v51_reg_1310;
    sc_signal< sc_lv<32> > grp_fu_607_p2;
    sc_signal< sc_lv<32> > v53_reg_1315;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage8_subdone;
    sc_signal< bool > ap_block_state7_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state18;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter18;
    sc_signal< sc_lv<4> > inp_sumRow_address0;
    sc_signal< sc_logic > inp_sumRow_ce0;
    sc_signal< sc_logic > inp_sumRow_we0;
    sc_signal< sc_lv<32> > inp_sumRow_d0;
    sc_signal< sc_lv<4> > v41_0_reg_525;
    sc_signal< sc_lv<8> > ap_phi_mux_indvar_flatten_phi_fu_540_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<4> > ap_phi_mux_i3_0_phi_fu_551_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_j2_0_phi_fu_562_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_i4_0_phi_fu_584_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_lv<64> > zext_ln69_fu_651_p1;
    sc_signal< sc_lv<64> > sext_ln74_fu_756_p1;
    sc_signal< sc_lv<64> > zext_ln74_fu_825_p1;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_lv<64> > sext_ln86_fu_966_p1;
    sc_signal< sc_lv<64> > zext_ln86_fu_992_p1;
    sc_signal< sc_lv<64> > sext_ln89_fu_1044_p1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<32> > grp_fu_602_p2;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage8;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > icmp_ln72_fu_674_p2;
    sc_signal< sc_lv<4> > i3_fu_668_p2;
    sc_signal< sc_lv<2> > zext_ln74_1_mid2_v_fu_700_p4;
    sc_signal< sc_lv<4> > tmp_fu_714_p3;
    sc_signal< sc_lv<5> > zext_ln74_2_fu_722_p1;
    sc_signal< sc_lv<5> > zext_ln74_1_fu_710_p1;
    sc_signal< sc_lv<2> > tmp_177_fu_736_p4;
    sc_signal< sc_lv<5> > zext_ln74_4_fu_746_p1;
    sc_signal< sc_lv<5> > sub_ln74_fu_726_p2;
    sc_signal< sc_lv<5> > add_ln74_fu_750_p2;
    sc_signal< sc_lv<4> > tmp_2_fu_776_p3;
    sc_signal< sc_lv<5> > v44_fu_786_p17;
    sc_signal< sc_lv<1> > icmp_ln84_fu_852_p2;
    sc_signal< sc_lv<4> > i4_fu_846_p2;
    sc_signal< sc_lv<2> > zext_ln86_2_mid2_v_fu_878_p4;
    sc_signal< sc_lv<4> > tmp_s_fu_892_p3;
    sc_signal< sc_lv<5> > zext_ln86_3_fu_904_p1;
    sc_signal< sc_lv<5> > zext_ln86_1_fu_888_p1;
    sc_signal< sc_lv<6> > tmp_20_fu_914_p3;
    sc_signal< sc_lv<7> > zext_ln89_fu_922_p1;
    sc_signal< sc_lv<7> > zext_ln86_2_fu_900_p1;
    sc_signal< sc_lv<4> > select_ln86_fu_858_p3;
    sc_signal< sc_lv<7> > zext_ln89_1_fu_932_p1;
    sc_signal< sc_lv<7> > sub_ln89_fu_926_p2;
    sc_signal< sc_lv<2> > tmp_178_fu_946_p4;
    sc_signal< sc_lv<5> > zext_ln86_5_fu_956_p1;
    sc_signal< sc_lv<5> > sub_ln86_fu_908_p2;
    sc_signal< sc_lv<5> > add_ln86_fu_960_p2;
    sc_signal< sc_lv<4> > tmp_3_fu_996_p3;
    sc_signal< sc_lv<5> > v51_fu_1006_p17;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_state5_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_state6_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage6_subdone;
    sc_signal< bool > ap_block_state10_pp0_stage7_iter0;
    sc_signal< bool > ap_block_pp0_stage7_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_pp0_stage1;
    static const sc_lv<14> ap_ST_fsm_pp0_stage2;
    static const sc_lv<14> ap_ST_fsm_pp0_stage3;
    static const sc_lv<14> ap_ST_fsm_pp0_stage4;
    static const sc_lv<14> ap_ST_fsm_pp0_stage5;
    static const sc_lv<14> ap_ST_fsm_pp0_stage6;
    static const sc_lv<14> ap_ST_fsm_pp0_stage7;
    static const sc_lv<14> ap_ST_fsm_pp0_stage8;
    static const sc_lv<14> ap_ST_fsm_state17;
    static const sc_lv<14> ap_ST_fsm_pp1_stage0;
    static const sc_lv<14> ap_ST_fsm_state37;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<32> ap_const_lv32_D;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln71_fu_662_p2();
    void thread_add_ln74_fu_750_p2();
    void thread_add_ln83_fu_840_p2();
    void thread_add_ln86_fu_960_p2();
    void thread_add_ln89_fu_936_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage8();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state37();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_pp0_stage6_11001();
    void thread_ap_block_pp0_stage6_subdone();
    void thread_ap_block_pp0_stage7_subdone();
    void thread_ap_block_pp0_stage8();
    void thread_ap_block_pp0_stage8_11001();
    void thread_ap_block_pp0_stage8_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp0_stage7_iter0();
    void thread_ap_block_state11_pp0_stage8_iter0();
    void thread_ap_block_state12_pp0_stage0_iter1();
    void thread_ap_block_state13_pp0_stage1_iter1();
    void thread_ap_block_state14_pp0_stage2_iter1();
    void thread_ap_block_state15_pp0_stage3_iter1();
    void thread_ap_block_state16_pp0_stage4_iter1();
    void thread_ap_block_state18_pp1_stage0_iter0();
    void thread_ap_block_state19_pp1_stage0_iter1();
    void thread_ap_block_state20_pp1_stage0_iter2();
    void thread_ap_block_state21_pp1_stage0_iter3();
    void thread_ap_block_state22_pp1_stage0_iter4();
    void thread_ap_block_state23_pp1_stage0_iter5();
    void thread_ap_block_state24_pp1_stage0_iter6();
    void thread_ap_block_state25_pp1_stage0_iter7();
    void thread_ap_block_state26_pp1_stage0_iter8();
    void thread_ap_block_state27_pp1_stage0_iter9();
    void thread_ap_block_state28_pp1_stage0_iter10();
    void thread_ap_block_state29_pp1_stage0_iter11();
    void thread_ap_block_state30_pp1_stage0_iter12();
    void thread_ap_block_state31_pp1_stage0_iter13();
    void thread_ap_block_state32_pp1_stage0_iter14();
    void thread_ap_block_state33_pp1_stage0_iter15();
    void thread_ap_block_state34_pp1_stage0_iter16();
    void thread_ap_block_state35_pp1_stage0_iter17();
    void thread_ap_block_state36_pp1_stage0_iter18();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage2_iter0();
    void thread_ap_block_state6_pp0_stage3_iter0();
    void thread_ap_block_state7_pp0_stage4_iter0();
    void thread_ap_block_state8_pp0_stage5_iter0();
    void thread_ap_block_state9_pp0_stage6_iter0();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_condition_pp1_exit_iter0_state18();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i3_0_phi_fu_551_p4();
    void thread_ap_phi_mux_i4_0_phi_fu_584_p4();
    void thread_ap_phi_mux_indvar_flatten_phi_fu_540_p4();
    void thread_ap_phi_mux_j2_0_phi_fu_562_p4();
    void thread_ap_ready();
    void thread_i3_fu_668_p2();
    void thread_i4_fu_846_p2();
    void thread_icmp_ln68_fu_639_p2();
    void thread_icmp_ln71_fu_656_p2();
    void thread_icmp_ln72_fu_674_p2();
    void thread_icmp_ln83_fu_834_p2();
    void thread_icmp_ln84_fu_852_p2();
    void thread_inp_sumRow_address0();
    void thread_inp_sumRow_ce0();
    void thread_inp_sumRow_d0();
    void thread_inp_sumRow_we0();
    void thread_j2_fu_829_p2();
    void thread_j3_fu_986_p2();
    void thread_select_ln74_1_fu_688_p3();
    void thread_select_ln74_fu_680_p3();
    void thread_select_ln86_1_fu_866_p3();
    void thread_select_ln86_fu_858_p3();
    void thread_sext_ln74_fu_756_p1();
    void thread_sext_ln86_fu_966_p1();
    void thread_sext_ln89_fu_1044_p1();
    void thread_sub_ln74_fu_726_p2();
    void thread_sub_ln86_fu_908_p2();
    void thread_sub_ln89_fu_926_p2();
    void thread_tmp_177_fu_736_p4();
    void thread_tmp_178_fu_946_p4();
    void thread_tmp_20_fu_914_p3();
    void thread_tmp_2_fu_776_p3();
    void thread_tmp_3_fu_996_p3();
    void thread_tmp_fu_714_p3();
    void thread_tmp_s_fu_892_p3();
    void thread_trunc_ln74_1_fu_732_p1();
    void thread_trunc_ln74_fu_696_p1();
    void thread_trunc_ln86_1_fu_942_p1();
    void thread_trunc_ln86_fu_874_p1();
    void thread_v38_0_0_address0();
    void thread_v38_0_0_ce0();
    void thread_v38_0_0_d0();
    void thread_v38_0_0_we0();
    void thread_v38_0_1_address0();
    void thread_v38_0_1_ce0();
    void thread_v38_0_1_d0();
    void thread_v38_0_1_we0();
    void thread_v38_0_2_address0();
    void thread_v38_0_2_ce0();
    void thread_v38_0_2_d0();
    void thread_v38_0_2_we0();
    void thread_v38_0_3_address0();
    void thread_v38_0_3_ce0();
    void thread_v38_0_3_d0();
    void thread_v38_0_3_we0();
    void thread_v38_1_0_address0();
    void thread_v38_1_0_ce0();
    void thread_v38_1_0_d0();
    void thread_v38_1_0_we0();
    void thread_v38_1_1_address0();
    void thread_v38_1_1_ce0();
    void thread_v38_1_1_d0();
    void thread_v38_1_1_we0();
    void thread_v38_1_2_address0();
    void thread_v38_1_2_ce0();
    void thread_v38_1_2_d0();
    void thread_v38_1_2_we0();
    void thread_v38_1_3_address0();
    void thread_v38_1_3_ce0();
    void thread_v38_1_3_d0();
    void thread_v38_1_3_we0();
    void thread_v38_2_0_address0();
    void thread_v38_2_0_ce0();
    void thread_v38_2_0_d0();
    void thread_v38_2_0_we0();
    void thread_v38_2_1_address0();
    void thread_v38_2_1_ce0();
    void thread_v38_2_1_d0();
    void thread_v38_2_1_we0();
    void thread_v38_2_2_address0();
    void thread_v38_2_2_ce0();
    void thread_v38_2_2_d0();
    void thread_v38_2_2_we0();
    void thread_v38_2_3_address0();
    void thread_v38_2_3_ce0();
    void thread_v38_2_3_d0();
    void thread_v38_2_3_we0();
    void thread_v38_3_0_address0();
    void thread_v38_3_0_ce0();
    void thread_v38_3_0_d0();
    void thread_v38_3_0_we0();
    void thread_v38_3_1_address0();
    void thread_v38_3_1_ce0();
    void thread_v38_3_1_d0();
    void thread_v38_3_1_we0();
    void thread_v38_3_2_address0();
    void thread_v38_3_2_ce0();
    void thread_v38_3_2_d0();
    void thread_v38_3_2_we0();
    void thread_v38_3_3_address0();
    void thread_v38_3_3_ce0();
    void thread_v38_3_3_d0();
    void thread_v38_3_3_we0();
    void thread_v39_0_address0();
    void thread_v39_0_ce0();
    void thread_v39_0_d0();
    void thread_v39_0_we0();
    void thread_v39_1_address0();
    void thread_v39_1_ce0();
    void thread_v39_1_d0();
    void thread_v39_1_we0();
    void thread_v39_2_address0();
    void thread_v39_2_ce0();
    void thread_v39_2_d0();
    void thread_v39_2_we0();
    void thread_v39_3_address0();
    void thread_v39_3_ce0();
    void thread_v39_3_d0();
    void thread_v39_3_we0();
    void thread_v41_fu_645_p2();
    void thread_v44_fu_786_p17();
    void thread_v51_fu_1006_p17();
    void thread_zext_ln69_fu_651_p1();
    void thread_zext_ln74_1_fu_710_p1();
    void thread_zext_ln74_1_mid2_v_fu_700_p4();
    void thread_zext_ln74_2_fu_722_p1();
    void thread_zext_ln74_4_fu_746_p1();
    void thread_zext_ln74_fu_825_p1();
    void thread_zext_ln86_1_fu_888_p1();
    void thread_zext_ln86_2_fu_900_p1();
    void thread_zext_ln86_2_mid2_v_fu_878_p4();
    void thread_zext_ln86_3_fu_904_p1();
    void thread_zext_ln86_5_fu_956_p1();
    void thread_zext_ln86_fu_992_p1();
    void thread_zext_ln89_1_fu_932_p1();
    void thread_zext_ln89_fu_922_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
