 
                              IC Compiler II (TM)

                  Version V-2023.12 for linux64 - Nov 23, 2023
  This release has significant feature enhancements. Please review the Release
                       Notes associated with this release.

                    Copyright (c) 1988 - 2023 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Error: This script has expired. Please contact Aditya/Amir/Wei-Chih.
icc2_shell> start_gui
icc2_shell> 
# CTS
#source -verbose ./scripts/placement.tcl 
copy_block -from_block sar.dlib:placementt.design -to_block CcTS
Information: User units loaded from library 'saed90nm_max_lth' (LNK-040)
{sar.dlib:CcTS.design}
current_block CcTS.design
Warning: Nothing implicitly matched 'CcTS.design' (SEL-003)
Error: Nothing matched for design (SEL-005)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl'
                stopped at line 6 due to error. (CMD-081)
Extended error info:

    while executing
"current_block CcTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl
       Tcl stack follows:

    while executing
"current_block CcTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
# CTS
#source -verbose ./scripts/placement.tcl 
copy_block -from_block sar.dlib:placementt.design -to_block CTTS
{sar.dlib:CTTS.design}
current_block CTTS.design
Warning: Nothing implicitly matched 'CTTS.design' (SEL-003)
Error: Nothing matched for design (SEL-005)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl'
                stopped at line 6 due to error. (CMD-081)
Extended error info:

    while executing
"current_block CTTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl
       Tcl stack follows:

    while executing
"current_block CTTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
# CTS
#source -verbose ./scripts/placement.tcl 
copy_block -from_block sar.dlib:placementt.design -to_block CTTSS
{sar.dlib:CTTSS.design}
current_block CTTSS.design
Warning: Nothing implicitly matched 'CTTSS.design' (SEL-003)
Error: Nothing matched for design (SEL-005)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl'
                stopped at line 6 due to error. (CMD-081)
Extended error info:

    while executing
"current_block CTTSS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl
       Tcl stack follows:

    while executing
"current_block CTTSS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
# CTS
#source -verbose ./scripts/placement.tcl 
copy_block -from_block sar.dlib:placementt.design -to_block CTTSS
Error: copy_block failed. Block 'CTTSS.design' in library 'sar.dlib' is modified. (DES-018)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl'
                stopped at line 5 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -from_block sar.dlib:placementt.design -to_block CTTSS"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 5)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl
       Tcl stack follows:

    while executing
"copy_block -from_block sar.dlib:placementt.design -to_block CTTSS"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 5)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
icc2_shell> copy_block -from_block sar.dlib:placementt.design -to_block CTTSS
Error: copy_block failed. Block 'CTTSS.design' in library 'sar.dlib' is modified. (DES-018)
icc2_shell> current_block CTTSS.design
Warning: Nothing implicitly matched 'CTTSS.design' (SEL-003)
Error: Nothing matched for design (SEL-005)
icc2_shell> 
# CTS
#source -verbose ./scripts/placement.tcl 
copy_block -from_block sar.dlib:placementt.design -to_block CTS
Information: Overwriting block 'CTS.design' in library 'sar.dlib'. (DES-025)
{sar.dlib:CTS.design}
current_block CTS.design
Warning: Nothing implicitly matched 'CTS.design' (SEL-003)
Error: Nothing matched for design (SEL-005)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl'
                stopped at line 6 due to error. (CMD-081)
Extended error info:

    while executing
"current_block CTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl
       Tcl stack follows:

    while executing
"current_block CTS.design"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl" line 6)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/CTS.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
icc2_shell> open_block /home/vlsi/Synopsys/project/project_sar/pnr/sar.dlib:CTS.design
Information: Incrementing open_count of block 'sar.dlib:CTS.design' to 2. (DES-021)
icc2_shell> open_block /home/vlsi/Synopsys/project/project_sar/pnr/sar.dlib:CTS.design
Information: Incrementing open_count of block 'sar.dlib:CTS.design' to 3. (DES-021)
{sar.dlib:CTS.design}
icc2_shell> open_block /home/vlsi/Synopsys/project/project_sar/pnr/sar.dlib:CTS.design
Information: Incrementing open_count of block 'sar.dlib:CTS.design' to 4. (DES-021)
{sar.dlib:CTS.design}
icc2_shell> link_block
Using libraries: sar.dlib saed90nm_max_lth
Visiting block sar.dlib:CTS.design
Design 'pit_top' was successfully linked.
1
icc2_shell> 
# CTS
#source -verbose ./scripts/placement.tcl 
#copy_block -from_block sar.dlib:placementt.design -to_block CTS
#current_block CTS.design
report_clock_qor -type structure
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: Timer using 1 threads
Information: Corner default: no PVT mismatches. (PVT-032)
****************************************
Report : report clock qor
        -type structure
Design : pit_top
Version: V-2023.12
Date   : Tue May  7 05:49:25 2024
****************************************

C0 is corner default

Printing structure of clk at root pin clk:
(0) clk [in Port] [Location (0.22, 51.48)] [Net: clk] [Fanout: 56] 
 (1) i_reg_0_/CLK [Ref: saed90nm_max_lth/DFFASX1] [Location (48.07, 56.56)] [SINK PIN] 
 (1) state_reg_0_/CLK [Ref: saed90nm_max_lth/DFFARX2] [Location (47.20, 62.34)] [SINK PIN] 
 (1) state_reg_2_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (41.12, 85.38)] [SINK PIN] 
 (1) state_reg_1_/CLK [Ref: saed90nm_max_lth/DFFARX2] [Location (47.84, 65.58)] [SINK PIN] 
 (1) EOC_reg/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (52.33, 85.38)] [SINK PIN] 
 (1) i_reg_1_/CLK [Ref: saed90nm_max_lth/DFFARX2] [Location (51.04, 39.30)] [SINK PIN] 
 (1) i_reg_2_/CLK [Ref: saed90nm_max_lth/DFFARX2] [Location (39.52, 36.78)] [SINK PIN] 
 (1) i_reg_4_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (50.41, 31.03)] [SINK PIN] 
 (1) i_reg_5_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.41, 39.30)] [SINK PIN] 
 (1) i_reg_6_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.41, 33.54)] [SINK PIN] 
 (1) i_reg_7_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (76.97, 31.03)] [SINK PIN] 
 (1) i_reg_8_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (76.97, 16.25)] [SINK PIN] 
 (1) i_reg_9_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (76.65, 22.02)] [SINK PIN] 
 (1) i_reg_10_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (76.65, 25.27)] [SINK PIN] 
 (1) i_reg_11_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (51.69, 27.78)] [SINK PIN] 
 (1) i_reg_12_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (40.48, 27.78)] [SINK PIN] 
 (1) i_reg_13_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.61, 25.27)] [SINK PIN] 
 (1) i_reg_14_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.29, 16.25)] [SINK PIN] 
 (1) i_reg_15_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.29, 22.02)] [SINK PIN] 
 (1) i_reg_16_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.29, 27.78)] [SINK PIN] 
 (1) i_reg_17_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (28.96, 33.54)] [SINK PIN] 
 (1) i_reg_18_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (40.16, 33.54)] [SINK PIN] 
 (1) i_reg_19_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (28.33, 36.79)] [SINK PIN] 
 (1) i_reg_20_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (28.01, 42.55)] [SINK PIN] 
 (1) i_reg_21_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (23.85, 50.82)] [SINK PIN] 
 (1) i_reg_22_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (25.12, 54.07)] [SINK PIN] 
 (1) i_reg_23_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (25.12, 56.58)] [SINK PIN] 
 (1) i_reg_24_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.61, 62.34)] [SINK PIN] 
 (1) i_reg_25_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.61, 65.59)] [SINK PIN] 
 (1) i_reg_26_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (28.96, 71.34)] [SINK PIN] 
 (1) i_reg_27_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (28.65, 73.86)] [SINK PIN] 
 (1) i_reg_28_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.61, 77.11)] [SINK PIN] 
 (1) i_reg_29_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (29.93, 82.87)] [SINK PIN] 
 (1) i_reg_30_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (36.33, 56.58)] [SINK PIN] 
 (1) i_reg_31_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (40.80, 79.62)] [SINK PIN] 
 (1) sar_reg_reg_9_/CLK [Ref: saed90nm_max_lth/DFFARX2] [Location (66.08, 56.58)] [SINK PIN] 
 (1) digital_out_reg_9_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.61, 59.83)] [SINK PIN] 
 (1) sar_reg_reg_8_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.41, 59.83)] [SINK PIN] 
 (1) digital_out_reg_8_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.29, 62.34)] [SINK PIN] 
 (1) sar_reg_reg_7_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (71.20, 45.05)] [SINK PIN] 
 (1) digital_out_reg_7_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.61, 33.54)] [SINK PIN] 
 (1) sar_reg_reg_6_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (68.33, 42.55)] [SINK PIN] 
 (1) digital_out_reg_6_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.61, 39.30)] [SINK PIN] 
 (1) sar_reg_reg_5_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.09, 65.59)] [SINK PIN] 
 (1) digital_out_reg_5_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.61, 71.34)] [SINK PIN] 
 (1) sar_reg_reg_4_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.09, 50.82)] [SINK PIN] 
 (1) digital_out_reg_4_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.29, 50.82)] [SINK PIN] 
 (1) sar_reg_reg_3_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (64.81, 68.09)] [SINK PIN] 
 (1) digital_out_reg_3_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.29, 73.86)] [SINK PIN] 
 (1) sar_reg_reg_2_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (65.77, 73.86)] [SINK PIN] 
 (1) digital_out_reg_2_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.29, 79.62)] [SINK PIN] 
 (1) sar_reg_reg_1_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (57.77, 79.62)] [SINK PIN] 
 (1) digital_out_reg_1_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (66.09, 77.11)] [SINK PIN] 
 (1) sar_reg_reg_0_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (64.81, 85.38)] [SINK PIN] 
 (1) digital_out_reg_0_/CLK [Ref: saed90nm_max_lth/DFFARX1] [Location (77.61, 82.87)] [SINK PIN] 
 (1) i_reg_3_/CLK [Ref: saed90nm_max_lth/DFFASX1] [Location (27.91, 45.04)] [SINK PIN] 
1
derive_clock_cell_references -output cts_leg_set.tcl > /dev/null
set CTS_CELLS [get_lib_cells "*/NBUFFX2 */NBUFFX4 */NBUFFX8 "]
{saed90nm_max_lth/NBUFFX2 saed90nm_max_lth/NBUFFX4 saed90nm_max_lth/NBUFFX8}
#NDR
set CTS_NDR_MIN_ROUTING_LAYER "M4"
M4
set CTS_NDR_MAX_ROUTING_LAYER "M5"
M5
set CTS_LEAF_NDR_MIN_ROUTING_LAYER "M1"
M1
set CTS_LEAF_NDR_MAX_ROUTING_LAYER "M5"
M5
set CTS_NDR_RULE_NAME "cts_w2_s2_vlg"
cts_w2_s2_vlg
#set CTS_LEAF_NDR_RULE_NAME     "cts_w1_s2"
create_routing_rule $CTS_NDR_RULE_NAME\
                -default_reference_rule \
                -taper_distance 0.4 \
                -driver_taper_distance 0.4 \
                -widths   {M3 0.16 M4 0.32 M5 0.32} \
                -spacings {M3 0.16 M4 0.32 M5 0.32}
{cts_w2_s2_vlg}
set_clock_routing_rules -rules $CTS_NDR_RULE_NAME \
-min_routing_layer $CTS_NDR_MIN_ROUTING_LAYER \
-max_routing_layer $CTS_NDR_MAX_ROUTING_LAYER
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
report_routing_rules -verbose
Name     WidthMltplr SpacingMltplr TaperDist DriverTaperDist TaperOverPinLayers TaperUnderPinLayers DriverTaperOverPinLayers DriverTaperUnderPinLayers ParallelWireLayers
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
cts_w2_s2_vlg
         1           1             0.40      0.40

         --------------------------------------------------------------------------------------
         Layer     Width     ShieldWth ShieldSpc Snap2Trck RdlTaperDist RdlTaperWidth Mask
         --------------------------------------------------------------------------------------

         M1        0.14

         M2        0.16

         M3        0.16

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.16      hard      0.00

         M4        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M5        0.32

                   ---------------------------------------
                   Index     Spacing   Weight    Threshold
                   ---------------------------------------
                   0         0.32      hard      0.00

         M6        0.16

         M7        0.16

         M8        0.16

         M9        0.45
1
report_clock_routing_rules
****************************************
 Report : clock routing rules
 Design : pit_top
 Date   : Tue May  7 05:49:29 2024
****************************************
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5

#Sink pins will not follows NDRs
set_clock_routing_rules -net_type sink -default_rule -min_routing_layer M1 -max_routing_layer M2
1
#DRC 
report_ports -verbose [get_ports *clk*]
****************************************
Report : port
        -design_rule
        -input_delay
        -drive
        -output_delay
Module : pit_top
Mode   : default
Corner : default
Scenario: default
Version: V-2023.12
Date   : Tue May  7 05:49:29 2024
****************************************
Attributes:
   I - ideal network
   H - HyperScale context override
                      Pin Cap                    Wire Cap
                   Min          Max           Min          Max
Port      Dir    rise/fall    rise/fall     rise/fall    rise/fall    Attributes
--------------------------------------------------------------------------------
clk       in     0.00/0.00    0.00/0.00     0.00/0.00    0.00/0.00    

Port           MaxTrans MaxCap   MinCap
-------------------------------------------
clk            --       --       --

                      Input Delay
                    Min             Max       Related Related
 Input Port     Rise    Fall    Rise    Fall   Clock   Pin       Attributes
----------------------------------------------------------------------------
clk             --      --      --      --      --      --

            Resistance (min/max)
Input Port  Rise             Fall
--------------------------------------------------------------------------------
clk         --               --
1
set_driving_cell -scenarios [all_scenarios] -lib_cell NBUFFX4 [get_ports *clk*]
1
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
time.remove_clock_reconvergence_pessimism true
report_clock_settings
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
****************************************
 Report : clock settings
 Design : CTS
 Date   : Tue May  7 05:49:29 2024
****************************************


======================================
Configurations 
======================================

##Global
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = default
    Max transition: around 0.500 (default)
    Max capacitance: 600.000 (default)
    Target skew: 0 (default)
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Default Min Layer:M1 Max Layer:M2
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: cts_w2_s2_vlg  Min Layer:M4 Max Layer:M5
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_max_lth/DELLN1X2            14.746               1.024        416.000
saed90nm_max_lth/DELLN2X2            15.667               1.024        416.000
saed90nm_max_lth/DELLN3X2            22.118               1.024        416.000
saed90nm_max_lth/NBUFFX16            26.726               1.024        384.000
saed90nm_max_lth/NBUFFX2              5.530               1.024         48.000
saed90nm_max_lth/NBUFFX32            55.296               2.048        768.000
saed90nm_max_lth/NBUFFX4             10.138               1.024         96.000
saed90nm_max_lth/NBUFFX8             14.746               1.024        192.000
saed90nm_max_lth/AOBUFX1             22.118               1.024        208.000
saed90nm_max_lth/AOBUFX2             22.118               1.024        416.000
saed90nm_max_lth/AOBUFX4             27.648               1.024        832.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed90nm_max_lth/IBUFFX16            31.334               1.024       3328.000
saed90nm_max_lth/IBUFFX2             10.138               1.024        416.000
saed90nm_max_lth/IBUFFX32            56.218               1.024       6656.000
saed90nm_max_lth/IBUFFX4             12.902               1.024        832.000
saed90nm_max_lth/IBUFFX8             18.432               1.024       1664.000
saed90nm_max_lth/INVX0                5.530               1.024        104.000
saed90nm_max_lth/INVX1                6.451               1.024        208.000
saed90nm_max_lth/INVX16              25.805               1.024       3328.000
saed90nm_max_lth/INVX2                6.451               1.024        416.000
saed90nm_max_lth/INVX32              47.002               1.024       6656.000
saed90nm_max_lth/INVX4                9.216               1.024        832.000
saed90nm_max_lth/INVX8               14.746               1.024       1664.000
saed90nm_max_lth/AOINVX1             22.118               1.024        208.000
saed90nm_max_lth/AOINVX2             22.118               1.024        416.000
saed90nm_max_lth/AOINVX4             18.432               1.024        832.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
#
set_clock_tree_options -target_skew 0.5 -clock [get_clocks *]
1
set_clock_tree_options -target_latency 0.1  -clock [get_clocks *]
1
clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2024-05-07 05:49:30 / Session:  00:20:20 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 472 MB (FLW-8100)
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: EarlyGR flow is not enabled.
.
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084389 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094369 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2024-05-07 05:49:38 / Session:  00:20:28 / Command:  00:00:07 / CPU:  00:00:03 / Memory: 518 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2024-05-07 05:49:38 / Session:  00:20:28 / Command:  00:00:07 / CPU:  00:00:03 / Memory: 518 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.96 sec, cpu time is 0 hr : 0 min : 0.77 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 26 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Cached 182 vias out of 698 total vias.
Total 0.7200 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0x92615040): 64
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0x92615040): 64
Total 0.0900 seconds to load 284 cell instances into cellmap
Moveable cells: 284; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 4.4090, cell height 2.8800, cell area 12.6980 for total 284 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 56 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 3.20 sec, cpu time is 0 hr : 0 min : 1.32 sec. (CTS-104)
Setting target skew for clock: clk (mode default corner default) as 0.150000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
ORB Clusering Route Center Bias is on
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: The RC mode used is VR for design 'pit_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 318, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Computing criticality for all echelons
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = default, mode = default)
Zbuf-HFS: gathering all scenarios
Scenario: Active:Y Setup:Y Leakage:Y Dynamic:Y MaxTran:N (-1) MaxCap:N (-1) Hold:Y Scen=CTS_DRC_OFF_SCEN0 (default:default)
Zbuf Constraints: maxTran=inf maxCap=inf
Max-CTS: All active scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active leakage power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
Max-CTS: All active dynamic power scenarios
   Mode: default  Corner: default  Scenario: CTS_DRC_OFF_SCEN0
orb constraints: using power mt scenarios
ndr: cts_w2_s2_vlg added
ORB: timingScenario CTS_DRC_OFF_SCEN0 timingCorner default
INFO: Using corner default for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner default for worst dynamic corner
Using default layer M4
new cutoff lpd: 3.91115e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.323546 / 0.323546)
ORB: Nominal = 0.0448508  Design MT = 0.475000  Target = 0.3235460 (7.214 nominal)  MaxRC = 0.136539
ORB: Fast Target = 0.103163 ( 2.300 nominal )
ORB: stageDelay=0.11752, stageLength=10175687
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 8 X 8 ()
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (default)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 56
 Number of Gates = 0
 Number of Loads = 56
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clk
Information: The RC mode used is VR for design 'pit_top'. (NEX-022)
 Phase delay: (max r/f: 0.088076/nan  min r/f: 0.088076/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 14.85 sec, cpu time is 0 hr : 0 min : 16.72 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.20 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
There are 2 buffers and 0 inverters added (total area 20.28) by Clock Tree Synthesis.
Information: 0 out of 2 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 56, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 8.640000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.22 sec, cpu time is 0 hr : 0 min : 0.32 sec. (CTS-104)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Total number of global routed clock nets: 3
Information: The run time for clock net global routing is 0 hr : 0 min : 6.36 sec, cpu time is 0 hr : 0 min : 7.69 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 322 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 317, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.31     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: CTS; type: design; tot_drc_vio: 0; buf_ct: 2; buf_area: 20.275200; cell_area: 20.275200
start cto; name: default:clk; type: clock; latency: 0.091020; gskew: 0.071678; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 2; buf_area: 20.275200; cell_area: 20.275200
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:02s
        # Total elapsed time              = 00h:00m:10s
        # Flow total speed up             =     0.2617

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:03.85u 00:00:04.55s 00:00:20.18e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 23.40 sec, cpu time is 0 hr : 0 min : 11.48 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 24.53 sec, cpu time is 0 hr : 0 min : 11.93 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: default root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:34s
        # Total elapsed time              = 00h:01m:19s
        # Flow total speed up             =     0.4387

-------------------------------------------------


    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:11s
        # Total elapsed time              = 00h:00m:16s
        # Flow total speed up             =     0.6679

-------------------------------------------------

Global latency and skew opt cpu time 00:00:06.29u 00:00:45.42s 00:01:43.85e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0202            0.0000          ZCTSBUF_762_19/INP
  (1) 0.0877            0.0676          ZCTSBUF_762_19/Z
  (2) 0.0910            0.0033          digital_out_reg_0_/CLK
Shortest path:
  (0) 0.0193            0.0000          i_reg_14_/CLK
The elapsed time for optimization of clock tree is 0 hr : 1 min : 50.56 sec, cpu time is 0 hr : 0 min : 56.78 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 1 min : 50.87 sec, cpu time is 0 hr : 0 min : 57.05 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
No corner selected from constraint nor user primary corner
Selecting clock clk mode default corner:  default       
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: default root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          8
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          4
        # Failed main graph committ          =          4
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:17s
        # Total elapsed time              = 00h:00m:25s
        # Flow total speed up             =     0.6650

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:01.61u 00:00:18.29s 00:00:30.44e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 33.02 sec, cpu time is 0 hr : 0 min : 20.28 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 33.75 sec, cpu time is 0 hr : 0 min : 20.35 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: default root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.2782

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.08u 00:00:00.18s 00:00:01.03e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 3.91 sec, cpu time is 0 hr : 0 min : 0.78 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 4.02 sec, cpu time is 0 hr : 0 min : 0.80 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS

************************************************************
* CTS STEP: Target latency delay insertion
************************************************************

[cto] Starting TargetLatency.1
 The latency of clock clk (default mode) in default corner is 0.019342 (the target is 0.100000)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 8 X 8 ()

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          1
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # Subgraph evaluation success rate in percent =     0.0000
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:16s
        # Total elapsed time              = 00h:00m:18s
        # Flow total speed up             =     0.8877

-------------------------------------------------

 After adding delay, the latency is followings.
 The latency of clock clk (default mode) in default corner is 0.019342
Information: The run time for Target latency delay insertion is 0 hr : 0 min : 41.13 sec, cpu time is 0 hr : 0 min : 21.93 sec. (CTS-104)
[cto] Finished TargetLatency.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:default          Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0930  0.0930  0.0904  0.0904   default

Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094870 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.862439, elapsed 4.772465, speed up 0.180711.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 317, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 4 ****
Total power = 0.359825, Leakage = 0.001995, Internal = 0.134196, Switching = 0.223634

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013598, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.087618, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.013598, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.087618, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.088, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.013598, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.013598, unweighted tns = 0.000000
          isHold: wns = 0.087618, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:11s
  # Total elapsed time                           00h:00m:12s
  # Flow total speed up                          0.962850
  # Init lazy tns CPU time                       00h:00m:09s
  # Init lazy tns elapsed time                   00h:00m:08s
  # Init lazy tns speed up                       1.157922
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:02s
  # Seed generation speed up                     0.234365

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013598, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.087618, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.013598, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.087618, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.088, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.013598, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 61.786232, elapsed 69.246002, speed up 0.892271.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 1 min : 39.11 sec, cpu time is 0 hr : 1 min : 8.88 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     9 

No. doRoutes           =    55 
No. doUnroutes         =    30 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    55 
No. undoUnroutes       =    30 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   20  Alloctr   21  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 4534 
Net statistics:
Total number of nets     = 322
Number of nets to route  = 3
Number of nets with max-layer-mode hard = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.31     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:01 usr=0:00:00 total=0:00:01
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   26  Alloctr   27  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   94  Alloctr   95  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.12%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 609.45
Initial. Layer M1 wire length = 128.52
Initial. Layer M2 wire length = 480.93
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 92
Initial. Via VIA12C count = 91
Initial. Via VIA23C count = 1
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:01 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   94  Alloctr   95  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  1.31 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.35 %
Peak    horizontal track utilization = 25.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:01 total=0:00:04
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   94  Proc 4534 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   52  Alloctr   53  Proc 4534 
Skip track assign
Skip detail route
Updating the database ...
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 56 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 5.84 sec, cpu time is 0 hr : 0 min : 1.18 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 20.28) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 20.28).
 Compilation of clock trees finished successfully
 Run time for cts 00:01:06.50u 00:02:54.57s 00:06:39.77e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2024-05-07 05:56:30 / Session:  00:27:19 / Command:  00:06:59 / CPU:  00:01:09 / Memory: 1279 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 322 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094870 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   356 s (  0.10 hr )  ELAPSE:  1663 s (  0.46 hr )  MEM-PEAK:  1279 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Info: update em.

Clock-opt timing update complete          CPU:   356 s (  0.10 hr )  ELAPSE:  1671 s (  0.46 hr )  MEM-PEAK:  1279 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
INFO: Switching Activity propagation took     0.11626 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88      3626.50        286          3         31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1995218.88      3626.50        286
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Clock-opt initialization complete         CPU:   367 s (  0.10 hr )  ELAPSE:  1715 s (  0.48 hr )  MEM-PEAK:  1279 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:28:42     0.000     0.000  3626.496     0.000     0.000         3        31         0     0.000      1279 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 2.8000 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc3659bc0): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc3659bc0): 144
Total 0.3500 seconds to load 286 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 58; Macro cells: 0; User fixed cells: 0
Average cell width 4.4028, cell height 2.8800, cell area 12.6801 for total 286 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.48      1279

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 8 X 8 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279

Layer name: M1, Mask name: metal1, Layer number: 11
Layer name: M2, Mask name: metal2, Layer number: 12
Layer name: M3, Mask name: metal3, Layer number: 13
Layer name: M4, Mask name: metal4, Layer number: 14
Layer name: M5, Mask name: metal5, Layer number: 15
Layer name: M6, Mask name: metal6, Layer number: 16
Layer name: M7, Mask name: metal7, Layer number: 17
Layer name: M8, Mask name: metal8, Layer number: 18
Layer name: M9, Mask name: metal9, Layer number: 19
CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Clock-opt optimization Phase 7 Iter  4          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.49      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Core Area = 8 X 8 ()
Clock-opt optimization Phase 7 Iter  5          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter  6          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter  7          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter  8          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter  9          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 10          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 11          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 12          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 13          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 14          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 15          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 16          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 17          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 18          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Clock-opt optimization Phase 7 Iter 19          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2024-05-07 05:59:02 / Session:  00:29:52 / Command:  00:09:32 / CPU:  00:01:35 / Memory: 1279 MB (FLW-8100)
Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.50      1279
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 11.35 sec, cpu time is 0 hr : 0 min : 2.51 sec. (CTS-104)
Info: run final cts with the following settings: _runCts 0 _runCto 1 _runSnapClockSinks 0
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 73 total shapes.
Layer M2: cached 0 shapes out of 75 total shapes.
Cached 182 vias out of 790 total vias.
Total 0.5200 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640d00): 64
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640d00): 64
Total 0.1200 seconds to load 286 cell instances into cellmap
Moveable cells: 228; Application fixed cells: 58; Macro cells: 0; User fixed cells: 0
Average cell width 4.4028, cell height 2.8800, cell area 12.6801 for total 286 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 6.61 sec, cpu time is 0 hr : 0 min : 1.32 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: default root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: default, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0717; ID = 0.0910; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 2; ClockBufArea = 20.2752; ClockCellArea = 20.2752; ClockWireLen = 630.5050; Clock = clk; Mode = default; Corner = default; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.90 sec, cpu time is 0 hr : 0 min : 1.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.95 sec, cpu time is 0 hr : 0 min : 1.07 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 2 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario default pathgroup **clock_gating_default**
Information: CCD will use corner default for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 317, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.31     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
There is no CTS reference for ICG cells
Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 4 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 8.088728, elapsed 9.054198, speed up 0.893368.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 122, DR 0), data (VR 317, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.360996, Leakage = 0.001995, Internal = 0.134720, Switching = 0.224281

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013598, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.087618, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.013598, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.087618, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.088, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.013598, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.013598, unweighted tns = 0.000000
          isHold: wns = 0.087618, unweighted tns = 0.000000

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          0.573445
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:01s
  # Init lazy tns speed up                       0.629815
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.989254

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.013598, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.087618, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.013598, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.087618, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.014, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.088, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=0.013598, tns=0.000000, nvp=0)
 CCD flow runtime: cpu 9.702544, elapsed 12.078903, speed up 0.803264.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ZCTSBUF_1549_18 is placed overlapping with other cells at {{50.200 49.560} {53.720 52.440}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   20  Alloctr   21  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 4534 
Net statistics:
Total number of nets     = 322
Number of nets to route  = 3
Number of nets with max-layer-mode hard = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.31     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   26  Alloctr   27  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used   94  Alloctr   95  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.12%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 609.45
Initial. Layer M1 wire length = 128.52
Initial. Layer M2 wire length = 480.93
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 92
Initial. Via VIA12C count = 91
Initial. Via VIA23C count = 1
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   94  Alloctr   95  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  1.31 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.35 %
Peak    horizontal track utilization = 25.00 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Global Routing] Total (MB): Used   94  Alloctr   94  Proc 4534 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   52  Alloctr   53  Proc 4534 
Skip track assign
Skip detail route
Updating the database ...
Information: The run time for Multi-objective Clock Optimization is 0 hr : 1 min : 12.00 sec, cpu time is 0 hr : 0 min : 37.91 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 73 total shapes.
Layer M2: cached 0 shapes out of 75 total shapes.
Cached 182 vias out of 790 total vias.

Legalizing Top Level Design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5207.04          286        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    286
number of references:                28
number of site rows:                 25
number of locations attempted:     3638
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         228 (1945 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.355 um ( 0.12 row height)
rms weighted cell displacement:   0.355 um ( 0.12 row height)
max cell displacement:            3.152 um ( 1.09 row height)
avg cell displacement:            0.061 um ( 0.02 row height)
avg weighted cell displacement:   0.061 um ( 0.02 row height)
number of cells moved:                9
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U230 (NAND4X0)
  Input location: (48.28,49.56)
  Legal location: (47,52.44)
  Displacement:   3.152 um ( 1.09 row height)
Cell: U239 (NAND3X0)
  Input location: (51.48,49.56)
  Legal location: (52.44,52.44)
  Displacement:   3.036 um ( 1.05 row height)
Cell: U244 (NAND3X0)
  Input location: (53.08,52.44)
  Legal location: (55,52.44)
  Displacement:   1.920 um ( 0.67 row height)
Cell: U166 (AND3X1)
  Input location: (45.4,49.56)
  Legal location: (43.8,49.56)
  Displacement:   1.600 um ( 0.56 row height)
Cell: U162 (AND3X1)
  Input location: (41.88,49.56)
  Legal location: (40.92,49.56)
  Displacement:   0.960 um ( 0.33 row height)
Cell: U157 (INVX0)
  Input location: (46.04,52.44)
  Legal location: (45.08,52.44)
  Displacement:   0.960 um ( 0.33 row height)
Cell: sub_47/U113 (INVX0)
  Input location: (44.12,52.44)
  Legal location: (43.16,52.44)
  Displacement:   0.960 um ( 0.33 row height)
Cell: U248 (AO21X1)
  Input location: (56.92,52.44)
  Legal location: (57.56,52.44)
  Displacement:   0.640 um ( 0.22 row height)
Cell: U213 (AO221X1)
  Input location: (39.32,52.44)
  Legal location: (38.68,52.44)
  Displacement:   0.640 um ( 0.22 row height)
Cell: U210 (AO221X1)
  Input location: (36.44,49.56)
  Legal location: (36.44,49.56)
  Displacement:   0.000 um ( 0.00 row height)

 Successfully legalize placement.
Info: 56 sinks and boundary insts are collected
Info: 56 sinks and boundary insts are unset from application_fixed
Information: The run time for postlude is 0 hr : 0 min : 11.92 sec, cpu time is 0 hr : 0 min : 7.50 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 3 flat clock tree nets.
There are 2 non-sink instances (total area 20.28) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 2 buffers and 0 inverters (total area 20.28).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:16.68u 00:00:45.45s 00:01:55.63e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 322 nets, 3 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.3300 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640d00): 64
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640d00): 64
Total 0.0800 seconds to load 286 cell instances into cellmap
Moveable cells: 284; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
Average cell width 4.4028, cell height 2.8800, cell area 12.6801 for total 286 placed and application fixed cells
Information: Current block utilization is '0.69650', effective utilization is '0.69646'. (OPT-055)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094870 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario default  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:32:21     0.000     0.000  3626.496     0.000     0.000         3        31         0     0.000      1279 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2024-05-07 06:01:35 / Session:  00:32:25 / Command:  00:12:04 / CPU:  00:01:54 / Memory: 1279 MB (FLW-8100)
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -       3626.50  1995218.88         286              0.54      1279

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      0.00         -       3626.50  1995218.88         286              0.54      1279
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.293191687433  9.863791148450  6.078141564085  2.744208641123  8.318118704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.052255928594  2.700400082480  3.840478664440  3.750206353169  7.663451942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.423957285744  5.867961370221  7.173812985364  9.669819299761  7.591480447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.363239366155  4.570008292662  5.624896408820  7.826857553678  4.759136518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.575562609607  9.584824008355  2.041745987119  3.921160167338  0.650481782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.796614042724  8.244725333166  3.504898305451  1.682716312888  7.173436818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.738843086871  1.017393682112  5.811537266269  5.826730183342  4.349386392435
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 322 nets, 3 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094870 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88      3626.50        286          3         31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1995218.88      3626.50        286

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt command complete                CPU:   399 s (  0.11 hr )  ELAPSE:  1952 s (  0.54 hr )  MEM-PEAK:  1279 MB
Clock-opt command statistics  CPU=43 sec (0.01 hr) ELAPSED=289 sec (0.08 hr) MEM-PEAK=1.249 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2024-05-07 06:01:42 / Session:  00:32:32 / Command:  00:12:11 / CPU:  00:01:55 / Memory: 1279 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2024-05-07 06:01:42 / Session:  00:32:32 / Command:  00:12:12 / CPU:  00:01:55 / Memory: 1279 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2024-05-07 06:01:42 / Session:  00:32:32 / Command:  00:12:12 / CPU:  00:01:56 / Memory: 1279 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.54      1279
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   20  Alloctr   21  Proc 4534 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 4534 
Net statistics:
Total number of nets     = 322
Number of nets to route  = 3
Number of nets with max-layer-mode hard = 3
5 nets are fully connected,
 of which 2 are detail routed and 3 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.31     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   26  Alloctr   27  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     3 (0.12%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 609.45
Initial. Layer M1 wire length = 128.52
Initial. Layer M2 wire length = 480.93
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 92
Initial. Via VIA12C count = 91
Initial. Via VIA23C count = 1
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:01:53 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.08%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 609.45
phase1. Layer M1 wire length = 128.52
phase1. Layer M2 wire length = 480.93
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 92
phase1. Via VIA12C count = 91
phase1. Via VIA23C count = 1
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 06:01:54 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 609.45
phase2. Layer M1 wire length = 128.52
phase2. Layer M2 wire length = 480.93
phase2. Layer M3 wire length = 0.00
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 92
phase2. Via VIA12C count = 91
phase2. Via VIA23C count = 1
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  1.02 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.34 %
Peak    horizontal track utilization = 16.67 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:07
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  202  Proc 4534 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   52  Alloctr   53  Proc 4534 

Start track assignment

Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   16  Alloctr   17  Proc 4534 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 143 of 254


[Track Assign: Iteration 0] Elapsed real time: 0:00:03 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:01 total=0:00:03
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   17  Alloctr   17  Proc 4534 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:05 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:02 usr=0:00:03 total=0:00:05
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   17  Alloctr   17  Proc 4534 

Number of wires with overlap after iteration 1 = 53 of 184


Wire length and via report:
---------------------------
Number of M1 wires: 65           POLYCON: 0
Number of M2 wires: 118                  VIA12C: 120
Number of M3 wires: 1            VIA23C: 1
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 184               vias: 121

Total M1 wire length: 170.2
Total M2 wire length: 499.8
Total M3 wire length: 0.2
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 670.3

Longest M1 wire length: 27.8
Longest M2 wire length: 36.8
Longest M3 wire length: 0.2
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:05 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:03 total=0:00:05
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   16  Alloctr   17  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   26  Alloctr   27  Proc 4534 
Total number of nets = 322, of which 0 are not extracted
Total number of open nets = 317, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  7/16 Partitions, Violations =   0
Routed  8/16 Partitions, Violations =   0
Routed  9/16 Partitions, Violations =   0
Routed  10/16 Partitions, Violations =  0
Routed  11/16 Partitions, Violations =  0
Routed  12/16 Partitions, Violations =  0
Routed  13/16 Partitions, Violations =  0
Routed  14/16 Partitions, Violations =  0
Routed  15/16 Partitions, Violations =  0
Routed  16/16 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   70  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   87  Alloctr   88  Proc 4534 

End DR iteration 0 with 16 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   16  Alloctr   17  Proc 4534 
[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   16  Alloctr   17  Proc 4534 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    613 micron
Total Number of Contacts =             93
Total Number of Wires =                150
Total Number of PtConns =              0
Total Number of Routed Wires =       150
Total Routed Wire Length =           613 micron
Total Number of Routed Contacts =       93
        Layer          M1 :        133 micron
        Layer          M2 :        480 micron
        Layer          M3 :          0 micron
        Layer          M4 :          0 micron
        Layer          M5 :          0 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA23C :          1
        Via   VIA12C(rot) :         79
        Via   VIA12B(rot) :         13

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 93 vias)
 
    Layer VIA1       =  0.00% (0      / 92      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (92      vias)
    Layer VIA2       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 
  Total double via conversion rate    =  0.00% (0 / 93 vias)
 
    Layer VIA1       =  0.00% (0      / 92      vias)
    Layer VIA2       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 93 vias)
 
    Layer VIA1       =  0.00% (0      / 92      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (92      vias)
    Layer VIA2       =  0.00% (0      / 1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1       vias)
 

Total number of nets = 322
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2024-05-07 06:02:12 / Session:  00:33:02 / Command:  00:12:42 / CPU:  00:02:08 / Memory: 1279 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2024-05-07 06:02:12 / Session:  00:33:02 / Command:  00:12:42 / CPU:  00:02:08 / Memory: 1279 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2024-05-07 06:02:12 / Session:  00:33:02 / Command:  00:12:42 / CPU:  00:02:08 / Memory: 1279 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 322 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529983 ohm/um, via_r = 0.871993 ohm/cut, c = 0.084639 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094870 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 320, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 320, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   414 s (  0.11 hr )  ELAPSE:  1991 s (  0.55 hr )  MEM-PEAK:  1279 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 381 signal nets.
[Tim-Power] Info: Enabling unified Timing-Power architecture for rest of the flow. 
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[286]
Info: update em.

Clock-opt timing update complete          CPU:   416 s (  0.12 hr )  ELAPSE:  1998 s (  0.56 hr )  MEM-PEAK:  1279 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00068 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1995218.88      3626.50        286          3         31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1995218.88      3626.50        286
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt initialization complete         CPU:   425 s (  0.12 hr )  ELAPSE:  2013 s (  0.56 hr )  MEM-PEAK:  1279 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.2300 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc3658cc0): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc3658cc0): 144
Total 0.0700 seconds to load 286 cell instances into cellmap
Moveable cells: 284; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 317 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 320 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.4028, cell height 2.8800, cell area 12.6801 for total 286 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.56      1279
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.56      1279
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.56      1279
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.56      1279

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.56      1279

CCL: Total Usage Adjustment : 1
INFO: Derive row count 8 from GR congestion map (35/4)
INFO: Derive col count 8 from GR congestion map (35/4)
Convert timing mode ...
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         -       3626.50  1995218.88         286              0.57      1279
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         -       3644.01  1967708.38         291              0.58      1279
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         -       3644.01  1967708.38         291              0.58      1279
ISR: Running first pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00390832 cumPct:    91.81 estdown: 0.00034861 cumUp:    8 numDown:   42 status= valid
Knee-Processing :  cumEst: 0.00408126 cumPct:    95.87 estdown: 0.00017567 cumUp:   22 numDown:   28 status= valid
Knee-Processing :  cumEst: 0.00425693 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid
ISR: Running second pass 
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.02056324 cumPct:    98.22 estdown: 0.00037351 cumUp:    5 numDown:   44 status= valid
Knee-Processing :  cumEst: 0.02076108 cumPct:    99.16 estdown: 0.00017567 cumUp:   21 numDown:   28 status= valid
Knee-Processing :  cumEst: 0.02093675 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         -       3644.01  1967708.38         291              0.58      1279
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00380080 cumPct:    91.05 estdown: 0.00037351 cumUp:    5 numDown:   44 status= valid
Knee-Processing :  cumEst: 0.00399864 cumPct:    95.79 estdown: 0.00017567 cumUp:   21 numDown:   28 status= valid
Knee-Processing :  cumEst: 0.00417431 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid

Clock-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
bmap: stepx = stepy = 144000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 74.911003

Clock-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.58      1279
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.2800 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa01c5600): 64
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xa01c5600): 64
Total 0.1900 seconds to load 291 cell instances into cellmap
Moveable cells: 289; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 326 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 329 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3821, cell height 2.8800, cell area 12.6205 for total 291 placed and application fixed cells
Information: Current block utilization is '0.70530', effective utilization is '0.70531'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0400 seconds to build cellmap data
Snapped 289 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Cell ctmTdsLR_3_160 is placed overlapping with other cells at {{40.920 69.720} {43.800 72.600}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 4534 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 4534 
Net statistics:
Total number of nets     = 327
Number of nets to route  = 321
Number of nets with max-layer-mode hard = 3
6 nets are fully connected,
 of which 6 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 321, Total Half Perimeter Wire Length (HPWL) 4960 microns
HPWL   0 ~   50 microns: Net Count      313     Total HPWL         4243 microns
HPWL  50 ~  100 microns: Net Count        5     Total HPWL          386 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          331 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.32     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  130  Alloctr  131  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  130  Alloctr  131  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    23 Max = 3 GRCs =    50 (2.04%)
Initial. H routing: Overflow =    10 Max = 2 (GRCs =  3) GRCs =    25 (2.04%)
Initial. V routing: Overflow =    13 Max = 3 (GRCs =  1) GRCs =    25 (2.04%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. M2         Overflow =    13 Max = 3 (GRCs =  1) GRCs =    25 (2.04%)
Initial. M3         Overflow =     7 Max = 2 (GRCs =  3) GRCs =    22 (1.80%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4782.32
Initial. Layer M1 wire length = 59.60
Initial. Layer M2 wire length = 2234.34
Initial. Layer M3 wire length = 2300.79
Initial. Layer M4 wire length = 136.12
Initial. Layer M5 wire length = 51.47
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1756
Initial. Via VIA12C count = 969
Initial. Via VIA23C count = 761
Initial. Via VIA34C count = 22
Initial. Via VIA45C count = 4
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:04:27 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  130  Alloctr  131  Proc 4534 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     8 Max = 2 GRCs =     8 (0.33%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. V routing: Overflow =     6 Max = 2 (GRCs =  1) GRCs =     6 (0.49%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M2         Overflow =     6 Max = 2 (GRCs =  1) GRCs =     6 (0.49%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4806.25
phase1. Layer M1 wire length = 62.59
phase1. Layer M2 wire length = 2231.42
phase1. Layer M3 wire length = 2232.81
phase1. Layer M4 wire length = 178.32
phase1. Layer M5 wire length = 91.09
phase1. Layer M6 wire length = 10.01
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1785
phase1. Via VIA12C count = 970
phase1. Via VIA23C count = 756
phase1. Via VIA34C count = 42
phase1. Via VIA45C count = 15
phase1. Via VIA56C count = 2
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:04 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  106  Alloctr  106  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  130  Alloctr  131  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  9.20 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  7.78 %
Peak    horizontal track utilization = 85.71 %

[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used  105  Alloctr  105  Proc    0 
[End of Global Routing] Total (MB): Used  130  Alloctr  131  Proc 4534 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4534 
Using per-layer congestion maps for congestion reduction.
Information: 14.45% of design has horizontal routing density above target_routing_density of 0.80.
Information: 3.43% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Information: Reducing cell density for 0.0% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.705 to 0.705. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ORB: timingScenario default timingCorner default
INFO: Using corner default for worst leakage corner
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
ORB: Nominal = 0.0448508  Design MT = inf  Target = 0.3222042 (7.184 nominal)  MaxRC = 0.135898
ORB: Fast Target = 0.102543 ( 2.286 nominal )
ORB: stageDelay=0.11706, stageLength=10175687
nplLib: default vr hor dist = 2035
nplLib: default vr ver dist = 2035
nplLib: default vr buf size = 5
nplLib: default vr buf size = 3

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.fix_cells_on_soft_blockages                :        true                

****** eLpp estimated wire length 
7.91088% of the net wire length are clock nets
0% of the clock net wire length has no activity
Clock net wire length: 4.2813e+06
Total net wire length: 5.41192e+07
****** eLpp weights (with caps)
Number of nets: 325, of which 322 non-clock nets
Number of nets with 0 toggle rate: 1
Max toggle rate = 2, average toggle rate = 0.0570279
Max non-clock toggle rate = 0.382385
eLpp weight range = (0, 6.86234)
*** 6 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 325
Amt power = 0.1
Non-default weight range: (0.9, 5.58623)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=default
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 7.3446e+07
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0:27 
Moved 233 out of 291 cells, ratio = 0.800687
Total displacement = 398.981110(um)
Max displacement = 8.018400(um), U177 (56.599998, 75.480003, 6) => (52.421600, 81.239998, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.44(um)
  0 ~  20% cells displacement <=      0.61(um)
  0 ~  30% cells displacement <=      0.88(um)
  0 ~  40% cells displacement <=      1.08(um)
  0 ~  50% cells displacement <=      1.31(um)
  0 ~  60% cells displacement <=      1.57(um)
  0 ~  70% cells displacement <=      1.99(um)
  0 ~  80% cells displacement <=      2.53(um)
  0 ~  90% cells displacement <=      3.56(um)
  0 ~ 100% cells displacement <=      8.02(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 327 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529964 ohm/um, via_r = 0.871991 ohm/cut, c = 0.084427 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094415 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 325, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 12 Iter  2         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279
Clock-opt optimization Phase 12 Iter  3         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 1.4900 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9f7ca780): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9f7ca780): 144
Total 0.1600 seconds to load 291 cell instances into cellmap, 233 cells are off site row
Moveable cells: 289; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 326 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 329 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3821, cell height 2.8800, cell area 12.6205 for total 291 placed and application fixed cells
Clock-opt optimization Phase 12 Iter  4         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279
Number of Site types in the design = 1
Warning: No tie cell is available for constant fixing. (OPT-200)
Added 0 tie-hi cells
Added 0 tie-low cells
Clock-opt optimization Phase 12 Iter  5         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640cc0): 64
INFO: creating 8(r) x 8(c) GridCells YDim 14.4 XDim 14.4
INFO: number of GridCells (0xc3640cc0): 64
Total 0.1700 seconds to load 291 cell instances into cellmap, 233 cells are off site row
Moveable cells: 289; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 326 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 329 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3821, cell height 2.8800, cell area 12.6205 for total 291 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 61 total shapes.
Layer M2: cached 0 shapes out of 115 total shapes.
Cached 182 vias out of 791 total vias.

Legalizing Top Level Design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5207.04          291        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    291
number of references:                28
number of site rows:                 25
number of locations attempted:     5585
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         289 (3963 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.550 um ( 0.19 row height)
rms weighted cell displacement:   0.550 um ( 0.19 row height)
max cell displacement:            1.608 um ( 0.56 row height)
avg cell displacement:            0.318 um ( 0.11 row height)
avg weighted cell displacement:   0.318 um ( 0.11 row height)
number of cells moved:              234
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: sub_47/U116 (INVX0)
  Input location: (59.643,42.3167)
  Legal location: (60.44,40.92)
  Displacement:   1.608 um ( 0.56 row height)
Cell: U238 (NAND2X0)
  Input location: (61.0164,45.3192)
  Legal location: (60.76,43.8)
  Displacement:   1.541 um ( 0.53 row height)
Cell: sub_47/U64 (NAND2X0)
  Input location: (21.9395,30.8311)
  Legal location: (21.4,29.4)
  Displacement:   1.529 um ( 0.53 row height)
Cell: sub_47/U96 (NOR2X0)
  Input location: (43.1423,16.4843)
  Legal location: (43.16,15)
  Displacement:   1.484 um ( 0.52 row height)
Cell: sub_47/U51 (NAND2X0)
  Input location: (18.116,50.7287)
  Legal location: (17.24,49.56)
  Displacement:   1.461 um ( 0.51 row height)
Cell: sub_47/U92 (NAND2X0)
  Input location: (59.6241,39.9787)
  Legal location: (58.52,40.92)
  Displacement:   1.451 um ( 0.50 row height)
Cell: U223 (OA21X1)
  Input location: (43.2668,68.2731)
  Legal location: (43.16,66.84)
  Displacement:   1.437 um ( 0.50 row height)
Cell: ctmTdsLR_1_12 (MUX21X1)
  Input location: (60.3764,71.1644)
  Legal location: (60.44,72.6)
  Displacement:   1.437 um ( 0.50 row height)
Cell: U244 (NAND3X1)
  Input location: (56.5907,53.7245)
  Legal location: (55.96,52.44)
  Displacement:   1.431 um ( 0.50 row height)
Cell: sub_47/U65 (NAND2X0)
  Input location: (39.0201,45.2626)
  Legal location: (39,46.68)
  Displacement:   1.418 um ( 0.49 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 8 
Moved 234 out of 291 cells, ratio = 0.804124
Total displacement = 162.507294(um)
Max displacement = 2.193700(um), sub_47/U116 (59.643002, 45.196701, 4) => (60.439999, 40.919998, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.09(um)
  0 ~  20% cells displacement <=      0.21(um)
  0 ~  30% cells displacement <=      0.31(um)
  0 ~  40% cells displacement <=      0.48(um)
  0 ~  50% cells displacement <=      0.57(um)
  0 ~  60% cells displacement <=      0.75(um)
  0 ~  70% cells displacement <=      0.94(um)
  0 ~  80% cells displacement <=      1.21(um)
  0 ~  90% cells displacement <=      1.39(um)
  0 ~ 100% cells displacement <=      2.19(um)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 327 nets, 0 global routed, 3 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'pit_top'. (NEX-022)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529964 ohm/um, via_r = 0.871991 ohm/cut, c = 0.084652 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 325, routed nets = 3, across physical hierarchy nets = 0, parasitics cached nets = 325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9f7cb620): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9f7cb620): 144
Total 0.0700 seconds to load 291 cell instances into cellmap
Moveable cells: 289; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 326 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 329 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3821, cell height 2.8800, cell area 12.6205 for total 291 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00277 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 17 Iter  1         0.00        0.00      0.00         -       3672.58  1959275.50         291              0.60      1279
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 4534 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   26  Proc 4534 
Net statistics:
Total number of nets     = 327
Number of nets to route  = 322
Number of nets with max-layer-mode hard = 3
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 322, Total Half Perimeter Wire Length (HPWL) 4962 microns
HPWL   0 ~   50 microns: Net Count      314     Total HPWL         4269 microns
HPWL  50 ~  100 microns: Net Count        5     Total HPWL          365 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          328 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  203  Alloctr  203  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    25 Max = 2 GRCs =    46 (1.88%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs = 18) GRCs =    18 (1.47%)
Initial. V routing: Overflow =    19 Max = 2 (GRCs =  5) GRCs =    28 (2.29%)
Initial. M1         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.33%)
Initial. M2         Overflow =    19 Max = 2 (GRCs =  5) GRCs =    28 (2.29%)
Initial. M3         Overflow =     2 Max = 1 (GRCs = 14) GRCs =    14 (1.14%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4830.99
Initial. Layer M1 wire length = 71.57
Initial. Layer M2 wire length = 2296.48
Initial. Layer M3 wire length = 2314.22
Initial. Layer M4 wire length = 120.04
Initial. Layer M5 wire length = 28.68
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1737
Initial. Via VIA12C count = 977
Initial. Via VIA23C count = 742
Initial. Via VIA34C count = 16
Initial. Via VIA45C count = 2
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:05:24 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    19 Max = 2 GRCs =    27 (1.10%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.33%)
phase1. V routing: Overflow =    16 Max = 2 (GRCs =  4) GRCs =    23 (1.88%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M2         Overflow =    16 Max = 2 (GRCs =  4) GRCs =    23 (1.88%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4854.86
phase1. Layer M1 wire length = 68.35
phase1. Layer M2 wire length = 2256.06
phase1. Layer M3 wire length = 2291.96
phase1. Layer M4 wire length = 178.94
phase1. Layer M5 wire length = 59.55
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1756
phase1. Via VIA12C count = 980
phase1. Via VIA23C count = 736
phase1. Via VIA34C count = 34
phase1. Via VIA45C count = 6
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 06:05:25 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    10 Max = 1 GRCs =    11 (0.45%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase2. V routing: Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.73%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
phase2. M2         Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.73%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4856.17
phase2. Layer M1 wire length = 68.35
phase2. Layer M2 wire length = 2243.58
phase2. Layer M3 wire length = 2285.20
phase2. Layer M4 wire length = 191.43
phase2. Layer M5 wire length = 67.62
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1763
phase2. Via VIA12C count = 980
phase2. Via VIA23C count = 737
phase2. Via VIA34C count = 38
phase2. Via VIA45C count = 8
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Tue May  7 06:05:26 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     9 Max = 1 GRCs =    10 (0.41%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. V routing: Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.73%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. M2         Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.73%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 4853.19
phase3. Layer M1 wire length = 64.56
phase3. Layer M2 wire length = 2244.38
phase3. Layer M3 wire length = 2285.20
phase3. Layer M4 wire length = 191.43
phase3. Layer M5 wire length = 67.62
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 1764
phase3. Via VIA12C count = 980
phase3. Via VIA23C count = 738
phase3. Via VIA34C count = 38
phase3. Via VIA45C count = 8
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:07 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  9.19 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.79 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:06
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4534 
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 327 nets, 322 global routed, 3 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pit_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 325, routed nets = 325, across physical hierarchy nets = 0, parasitics cached nets = 325, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk
9: COMB
10: INPUTS
11: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
    1  11   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1959275.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1959275.50      3672.58        291          3         32
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1959275.50      3672.58        291

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt Global-routing complete         CPU:   478 s (  0.13 hr )  ELAPSE:  2181 s (  0.61 hr )  MEM-PEAK:  1279 MB

Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529964 ohm/um, via_r = 0.871991 ohm/cut, c = 0.084652 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 20 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 20 Iter  2         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 20 Iter  3         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 20 Iter  4         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 20 Iter  5         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279

Clock-opt optimization Phase 21 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 21 Iter  2         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 21 Iter  3         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 21 Iter  4         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  5         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 21 Iter  6         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  7         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 21 Iter  8         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279

Clock-opt optimization Phase 22 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.241394, elapsed 0.949690, speed up 0.254182.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 150), data (VR 0, GR 1438, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 364 total shapes.
Layer M2: cached 0 shapes out of 784 total shapes.
Cached 182 vias out of 2555 total vias.
enhanced site row merge :  1
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Total power = 0.340792, Leakage = 0.001959, Internal = 0.128910, Switching = 0.209922

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.034461, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.090114, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.034461, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.034461, TNS = 0.000000, NVP = 0
       Path Group INPUTS  WNS = 0.225675, TNS = 0.000000, NVP = 0
       Path Group OUTPUTS  WNS = 0.469210, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.090, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.3051

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.034461, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.090114, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.034461, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.034461, TNS = 0.000000, NVP = 0
       Path Group INPUTS  WNS = 0.225675, TNS = 0.000000, NVP = 0
       Path Group OUTPUTS  WNS = 0.469210, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.090, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9700

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.034461, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.090114, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.034461, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.034461, TNS = 0.000000, NVP = 0
       Path Group INPUTS  WNS = 0.225675, TNS = 0.000000, NVP = 0
       Path Group OUTPUTS  WNS = 0.469210, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.090, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 1.565608, elapsed 4.079491, speed up 0.383775.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 23 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 24 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  2         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  3         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  4         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  5         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  6         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  7         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  8         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter  9         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter 10         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 11         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Clock-opt optimization Phase 24 Iter 12         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 13         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 14         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 15         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.61      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 16         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.62      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 24 Iter 17         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.62      1279

Clock-opt optimization Phase 25 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.62      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 25 Iter  2         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.62      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 4.101000

Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         0       3672.58  1959275.50         291              0.62      1279
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   default      (Mode: default; Corner: default)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed90nm_max_lth/DELLN1X2
   saed90nm_max_lth/DELLN2X2
   saed90nm_max_lth/DELLN3X2
   saed90nm_max_lth/NBUFFX16
   saed90nm_max_lth/NBUFFX2
   saed90nm_max_lth/NBUFFX32
   saed90nm_max_lth/NBUFFX4
   saed90nm_max_lth/NBUFFX8
   saed90nm_max_lth/AOBUFX1
   saed90nm_max_lth/AOBUFX2
   saed90nm_max_lth/AOBUFX4
   saed90nm_max_lth/IBUFFX16
   saed90nm_max_lth/IBUFFX2
   saed90nm_max_lth/IBUFFX32
   saed90nm_max_lth/IBUFFX4
   saed90nm_max_lth/IBUFFX8
   saed90nm_max_lth/INVX0
   saed90nm_max_lth/INVX1
   saed90nm_max_lth/INVX16
   saed90nm_max_lth/INVX2
   saed90nm_max_lth/INVX32
   saed90nm_max_lth/INVX4
   saed90nm_max_lth/INVX8
   saed90nm_max_lth/AOINVX1
   saed90nm_max_lth/AOINVX2
   saed90nm_max_lth/AOINVX4
There is no CTS reference for ICG cells

register reference list:
   saed90nm_max_lth/AODFFARX1
   saed90nm_max_lth/AODFFARX2
   saed90nm_max_lth/AODFFNARX1
   saed90nm_max_lth/AODFFNARX2
   saed90nm_max_lth/DFFARX1
   saed90nm_max_lth/DFFARX2
   saed90nm_max_lth/DFFASRX1
   saed90nm_max_lth/DFFASRX2
   saed90nm_max_lth/DFFASX1
   saed90nm_max_lth/DFFASX2
   saed90nm_max_lth/DFFNARX1
   saed90nm_max_lth/DFFNARX2
   saed90nm_max_lth/DFFNASRNX1
   saed90nm_max_lth/DFFNASRNX2
   saed90nm_max_lth/DFFNASRQX1
   saed90nm_max_lth/DFFNASRQX2
   saed90nm_max_lth/DFFNASRX1
   saed90nm_max_lth/DFFNASRX2
   saed90nm_max_lth/DFFNASX1
   saed90nm_max_lth/DFFNASX2
   saed90nm_max_lth/DFFNX1
   saed90nm_max_lth/DFFNX2
   saed90nm_max_lth/DFFSSRX1
   saed90nm_max_lth/DFFSSRX2
   saed90nm_max_lth/DFFX1
   saed90nm_max_lth/DFFX2
   saed90nm_max_lth/LARX1
   saed90nm_max_lth/LARX2
   saed90nm_max_lth/LASRNX1
   saed90nm_max_lth/LASRNX2
   saed90nm_max_lth/LASRQX1
   saed90nm_max_lth/LASRQX2
   saed90nm_max_lth/LASRX1
   saed90nm_max_lth/LASRX2
   saed90nm_max_lth/LASX1
   saed90nm_max_lth/LASX2
   saed90nm_max_lth/LATCHX1
   saed90nm_max_lth/LATCHX2
   saed90nm_max_lth/LNANDX1
   saed90nm_max_lth/LNANDX2
   saed90nm_max_lth/SDFFARX1
   saed90nm_max_lth/SDFFARX2
   saed90nm_max_lth/SDFFASRSX1
   saed90nm_max_lth/SDFFASRSX2
   saed90nm_max_lth/SDFFASRX1
   saed90nm_max_lth/SDFFASRX2
   saed90nm_max_lth/SDFFASX1
   saed90nm_max_lth/SDFFASX2
   saed90nm_max_lth/SDFFNARX1
   saed90nm_max_lth/SDFFNARX2
   saed90nm_max_lth/SDFFNASRX1
   saed90nm_max_lth/SDFFNASRX2
   saed90nm_max_lth/SDFFNASX1
   saed90nm_max_lth/SDFFNASX2
   saed90nm_max_lth/SDFFNX1
   saed90nm_max_lth/SDFFNX2
   saed90nm_max_lth/SDFFX1
   saed90nm_max_lth/SDFFX2

Information: 'default' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: cts_w2_s2_vlg; Min Layer: M4; Max Layer: M5
   Design Base; Net Type: sink;     Rule: default rule; Min Layer: M1; Max Layer: M2

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 1 engines
    Engine NONE_POWER has 1 objectives, 0 enabled moves, iterationLimit = 4, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 1, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 100, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
        Moves enabled: 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.878162, elapsed 1.091115, speed up 0.804830.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 0, DR 150), data (VR 0, GR 1438, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Number of Site types in the design = 1
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Total power = 0.340792, Leakage = 0.001959, Internal = 0.128910, Switching = 0.209922

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.034461, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.090114, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.034461, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.034461, TNS = 0.000000, NVP = 0
       Path Group INPUTS  WNS = 0.225675, TNS = 0.000000, NVP = 0
       Path Group OUTPUTS  WNS = 0.469210, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.090114, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.090, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: default , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: default, id = 0
          corner: default, id = 0
          isSetup: wns = 0.034461, unweighted tns = 0.000000
          isHold: wns = 0.090114, unweighted tns = 0.000000

Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Timer-derived activity data is cached on scenario default (POW-052)
1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          2
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          1
        # Failed main graph committ          =          0
        # Successful main graph commit      =          1
        # Subgraph evaluation success rate in percent =     0.5000
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =          1
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:01s
        # Total elapsed time              = 00h:00m:05s
        # Flow total speed up             =     0.3105
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:02s
        # Commit speed up                 =     0.2934
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.4453
        # Filter CPU time                 = 00h:00m:00s
        # Filter elapsed time             = 00h:00m:02s
        # Filter speed up                 =     0.2433
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.5980
        # The rest of flow speed up       =     0.3237

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.034458, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = 0.090111, TNHS = 0.000000, NHVP = 0

    Scenario default  WNS = 0.034458, TNS = 0.000000, NVP = 0
    Scenario default  WNHS = 0.090111, TNHS = 0.000000, NHVP = 0
    Scenario default
       Path Group clk  WNS = 0.034458, TNS = 0.000000, NVP = 0
       Path Group INPUTS  WNS = 0.225711, TNS = 0.000000, NVP = 0
       Path Group OUTPUTS  WNS = 0.469170, TNS = 0.000000, NVP = 0
    Scenario default
       Path Group clk  WNHS = 0.090111, TNHS = 0.000000, NHVP = 0
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.034, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = 0.090, TNHS = 0.000, NHVP = 0, UNWEIGHTED_TNHS = 0.000, R2R(wns=nan, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Number of Site types in the design = 1
 CCD flow runtime: cpu 3.264400, elapsed 7.668978, speed up 0.425663.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         0       3674.42  1967107.88         291              0.62      1279
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         0       3674.42  1967107.88         291              0.62      1279
ISR-INFO:  Running path margin based recovery (target = 0.0000, multiplier = 1.0000, mode = 0)
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.01987439 cumPct:    99.34 estdown: 0.00013174 cumUp:   18 numDown:   21 status= valid
Knee-Processing :  cumEst: 0.02000613 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         0       3674.42  1967107.88         291              0.62      1279
INFO: New Levelizer turned on
Knee-Processing :  cumEst: 0.00398925 cumPct:    96.80 estdown: 0.00013174 cumUp:   18 numDown:   21 status= valid
Knee-Processing :  cumEst: 0.00412099 cumPct:   100.00 estdown: 0.00000000 cumUp:  233 numDown:    0 status= valid

Clock-opt optimization Phase 29 Iter  1         0.00        0.00      0.00         0       3673.50  1962367.62         291              0.62      1279
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         0       3673.50  1962367.62         291              0.62      1279
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         0       3679.03  1952985.75         292              0.63      1279

Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         0       3679.03  1952985.75         292              0.63      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 32 Iter  2         0.00        0.00      0.00         0       3679.03  1952985.75         292              0.63      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 7.698000


Clock-opt route preserve complete         CPU:   519 s (  0.14 hr )  ELAPSE:  2269 s (  0.63 hr )  MEM-PEAK:  1279 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 381 total shapes.
Layer M2: cached 0 shapes out of 787 total shapes.
Cached 182 vias out of 2561 total vias.

Legalizing Top Level Design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0900 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5207.04          290        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    290
number of references:                28
number of site rows:                 25
number of locations attempted:     5251
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         288 (3958 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.053 um ( 0.02 row height)
rms weighted cell displacement:   0.053 um ( 0.02 row height)
max cell displacement:            0.320 um ( 0.11 row height)
avg cell displacement:            0.009 um ( 0.00 row height)
avg weighted cell displacement:   0.009 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: i_reg_11_ (DFFARX1)
  Input location: (50.2,26.52)
  Legal location: (50.52,26.52)
  Displacement:   0.320 um ( 0.11 row height)
Cell: i_reg_16_ (DFFARX1)
  Input location: (27.8,26.52)
  Legal location: (27.48,26.52)
  Displacement:   0.320 um ( 0.11 row height)
Cell: i_reg_12_ (DFFARX2)
  Input location: (39,26.52)
  Legal location: (38.68,26.52)
  Displacement:   0.320 um ( 0.11 row height)
Cell: U213 (AO221X1)
  Input location: (38.36,52.44)
  Legal location: (38.36,52.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U210 (AO221X1)
  Input location: (36.12,49.56)
  Legal location: (36.12,49.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U217 (AO21X1)
  Input location: (43.48,75.48)
  Legal location: (43.48,75.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7 (AO22X1)
  Input location: (71.32,78.36)
  Legal location: (71.32,78.36)
  Displacement:   0.000 um ( 0.00 row height)
Cell: sub_47/ctmTdsLR_1_5 (AO21X1)
  Input location: (58.84,35.16)
  Legal location: (58.84,35.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND3X1)
  Input location: (47,46.68)
  Legal location: (47,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U166 (AND3X1)
  Input location: (43.8,43.8)
  Legal location: (43.8,43.8)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.399
Total Legalizer Wall Time: 6.605
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   522 s (  0.15 hr )  ELAPSE:  2277 s (  0.63 hr )  MEM-PEAK:  1279 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     6 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 4534 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Net statistics:
Total number of nets     = 326
Number of nets to route  = 322
Number of nets with max-layer-mode hard = 3
325 nets are fully connected,
 of which 4 are detail routed and 320 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 16, Total Half Perimeter Wire Length (HPWL) 448 microns
HPWL   0 ~   50 microns: Net Count       14     Total HPWL          236 microns
HPWL  50 ~  100 microns: Net Count        1     Total HPWL           89 microns
HPWL 100 ~  200 microns: Net Count        1     Total HPWL          122 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:01 usr=0:00:00 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  203  Alloctr  203  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     8 Max = 1 GRCs =     9 (0.37%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.24%)
Initial. V routing: Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.49%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
Initial. M2         Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.49%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4853.79
Initial. Layer M1 wire length = 60.48
Initial. Layer M2 wire length = 2246.51
Initial. Layer M3 wire length = 2289.60
Initial. Layer M4 wire length = 189.58
Initial. Layer M5 wire length = 67.62
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1769
Initial. Via VIA12C count = 981
Initial. Via VIA23C count = 742
Initial. Via VIA34C count = 38
Initial. Via VIA45C count = 8
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:07:15 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     6 Max = 1 GRCs =     7 (0.29%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. V routing: Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.49%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M2         Overflow =     5 Max = 1 (GRCs =  6) GRCs =     6 (0.49%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4853.00
phase1. Layer M1 wire length = 56.32
phase1. Layer M2 wire length = 2250.01
phase1. Layer M3 wire length = 2284.54
phase1. Layer M4 wire length = 189.58
phase1. Layer M5 wire length = 72.56
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1771
phase1. Via VIA12C count = 979
phase1. Via VIA23C count = 742
phase1. Via VIA34C count = 40
phase1. Via VIA45C count = 10
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 06:07:16 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4853.07
phase2. Layer M1 wire length = 56.32
phase2. Layer M2 wire length = 2250.08
phase2. Layer M3 wire length = 2284.54
phase2. Layer M4 wire length = 189.58
phase2. Layer M5 wire length = 72.56
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1771
phase2. Via VIA12C count = 979
phase2. Via VIA23C count = 742
phase2. Via VIA34C count = 40
phase2. Via VIA45C count = 10
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Tue May  7 06:07:17 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:01 usr=0:00:00 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:00 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 4853.07
phase3. Layer M1 wire length = 56.32
phase3. Layer M2 wire length = 2250.08
phase3. Layer M3 wire length = 2284.54
phase3. Layer M4 wire length = 189.58
phase3. Layer M5 wire length = 72.56
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 1771
phase3. Via VIA12C count = 979
phase3. Via VIA23C count = 742
phase3. Via VIA34C count = 40
phase3. Via VIA45C count = 10
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:04 usr=0:00:04 total=0:00:09
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  9.19 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.79 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:04 usr=0:00:04 total=0:00:09
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4534 

Clock-opt Incremental Global-routing complete  CPU:   528 s (  0.15 hr )  ELAPSE:  2289 s (  0.64 hr )  MEM-PEAK:  1279 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 326 nets, 322 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pit_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 324, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9ef36360): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0x9ef36360): 144
Total 0.0700 seconds to load 290 cell instances into cellmap
Moveable cells: 288; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
0 out of 321 data nets is detail routed, 3 out of 3 clock nets are detail routed and total 324 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 4.3917, cell height 2.8800, cell area 12.6482 for total 290 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (150000 150000) (873200 870000)
Preroute opto area query mode: NDM
Using CLEO = true
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  1.0800
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  1.0800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario default (Mode default Corner default)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 1 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 36 Iter  2         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 36 Iter  3         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 36 Iter  4         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 36 Iter  5         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 36 Iter  6         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279

Clock-opt optimization Phase 37 Iter  1         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  2         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  3         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  4         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 37 Iter  5         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  6         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  7         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  8         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter  9         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter 10         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter 11         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 37 Iter 12         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Information: Design Average RC for design CTS  (NEX-011)
Information: r = 0.529964 ohm/um, via_r = 0.871991 ohm/cut, c = 0.084652 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 0.562500 ohm/um, via_r = 0.880797 ohm/cut, c = 0.094896 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Corner Scaling is off, multiplier is 1.000000
ndr: cts_w2_s2_vlg added
ndr: _snps_autoNdr_power added
Using default layer M4
new cutoff lpd: 3.90975e-06
corner scaling: maxCornerId = 0
corner=default, tran factor=1.000000 (0.322204 / 0.322204)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
INFO: updating slack distrubution time borrowing
updateTimeBorrowsAndSi elapsed: 11.935000


Clock-opt route preserve complete         CPU:   538 s (  0.15 hr )  ELAPSE:  2307 s (  0.64 hr )  MEM-PEAK:  1279 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2024-05-07 06:07:37 / Session:  00:38:26 / Command:  00:18:06 / CPU:  00:04:14 / Memory: 1279 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         0       3667.97  1952985.75         290              0.64      1279
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 338 total shapes.
Layer M2: cached 0 shapes out of 779 total shapes.
Cached 182 vias out of 2561 total vias.

Legalizing Top Level Design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 28 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5207.04          290        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (2 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    290
number of references:                28
number of site rows:                 25
number of locations attempted:     5251
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         288 (3958 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U213 (AO221X1)
  Input location: (38.36,52.44)
  Legal location: (38.36,52.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U210 (AO221X1)
  Input location: (36.12,49.56)
  Legal location: (36.12,49.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U217 (AO21X1)
  Input location: (43.48,75.48)
  Legal location: (43.48,75.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: sub_47/ctmTdsLR_1_5 (AO21X1)
  Input location: (58.84,35.16)
  Legal location: (58.84,35.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_162 (AND2X1)
  Input location: (60.44,46.68)
  Legal location: (60.44,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND3X1)
  Input location: (47,46.68)
  Legal location: (47,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U166 (AND3X1)
  Input location: (43.8,43.8)
  Legal location: (43.8,43.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U178 (AND2X1)
  Input location: (57.56,46.68)
  Legal location: (57.56,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_164 (AND2X1)
  Input location: (60.12,52.44)
  Legal location: (60.12,52.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7 (AO22X1)
  Input location: (71.32,78.36)
  Legal location: (71.32,78.36)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 2.654
Total Legalizer Wall Time: 3.281
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   540 s (  0.15 hr )  ELAPSE:  2311 s (  0.64 hr )  MEM-PEAK:  1279 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4534 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 4534 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   27  Proc 4534 
Net statistics:
Total number of nets     = 326
Number of nets to route  = 322
Number of nets with max-layer-mode hard = 3
326 nets are fully connected,
 of which 4 are detail routed and 321 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0     Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   27  Proc 4534 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   27  Proc 4534 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   27  Proc 4534 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   27  Alloctr   27  Proc 4534 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:01 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4853.07
Initial. Layer M1 wire length = 56.32
Initial. Layer M2 wire length = 2250.08
Initial. Layer M3 wire length = 2284.54
Initial. Layer M4 wire length = 189.58
Initial. Layer M5 wire length = 72.56
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1771
Initial. Via VIA12C count = 979
Initial. Via VIA23C count = 742
Initial. Via VIA34C count = 40
Initial. Via VIA45C count = 10
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:07:45 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4853.07
phase1. Layer M1 wire length = 56.32
phase1. Layer M2 wire length = 2250.08
phase1. Layer M3 wire length = 2284.54
phase1. Layer M4 wire length = 189.58
phase1. Layer M5 wire length = 72.56
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1771
phase1. Via VIA12C count = 979
phase1. Via VIA23C count = 742
phase1. Via VIA34C count = 40
phase1. Via VIA45C count = 10
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 06:07:46 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4853.07
phase2. Layer M1 wire length = 56.32
phase2. Layer M2 wire length = 2250.08
phase2. Layer M3 wire length = 2284.54
phase2. Layer M4 wire length = 189.58
phase2. Layer M5 wire length = 72.56
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1771
phase2. Via VIA12C count = 979
phase2. Via VIA23C count = 742
phase2. Via VIA34C count = 40
phase2. Via VIA45C count = 10
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Tue May  7 06:07:47 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     6 Max = 1 GRCs =     6 (0.24%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. V routing: Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase3. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase3. M2         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 4853.07
phase3. Layer M1 wire length = 56.32
phase3. Layer M2 wire length = 2250.08
phase3. Layer M3 wire length = 2284.54
phase3. Layer M4 wire length = 189.58
phase3. Layer M5 wire length = 72.56
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 1771
phase3. Via VIA12C count = 979
phase3. Via VIA23C count = 742
phase3. Via VIA34C count = 40
phase3. Via VIA45C count = 10
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:05 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  203  Alloctr  203  Proc 4534 

Congestion utilization per direction:
Average vertical track utilization   =  9.19 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.79 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:05
[End of Global Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  203  Proc 4534 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4534 

Clock-opt Incremental Global-routing complete  CPU:   546 s (  0.15 hr )  ELAPSE:  2318 s (  0.64 hr )  MEM-PEAK:  1279 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.293191687433  9.863791148450  6.078141564085  2.744208641123  8.318118704907
9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.052255928594  2.700400082480  3.840478664440  3.750206353169  7.663451942299
6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351398268  1.183725190997  3.423957285744  5.867961370221  7.173812985364  9.669819299761  7.591480447087
7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.050450494780  2.403928173631  6.139852544054  4.100210066110  1.363239366155  4.570008292662  5.624896408820  7.826857553678  4.759136518263
5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.575562609607  9.584824008355  2.041745987119  3.921160167338  0.650481782345
9.472458902409  3.368484394994  4.897111549020  6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.796614042724  8.244725333166  3.504898305451  1.682716312888  7.173436818510
9.939562708373  3.617852772683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.738843086871  1.017393682112  5.811537266269  5.826730183342  4.349386392435
0.216216918317  9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.993644254018  1.265662691809  0.417788913533  1.833872765081  6.448550837188
4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.640610766497  2.300860841224  0.754603630179  1.961421711696  2.781306441418
3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.498431975119  7.452050845702  1.902845524529  5.623407559547  7.269366108696
3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.376798551918  7.540763687104  0.000371917956  5.833784856721  4.754580389445
4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.310747715218  4.029971953841  9.406687696875  2.789964961318  0.723297514657
8.793224787635  8.918112219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.142487877738  7.977414403819  5.095816159611  1.512371770128  7.396895920513
5.512169827835  1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.374300914380  5.817282723632  2.343558222627  0.037326005045  0.494783440392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377260982  3.652834062614  2.623591188167  6.652276165230  4.022414151365  6.796621802757  0.618565811981
3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345947245  8.902409336848  4.394994489711  1.634947136014  9.244719457503  4.051610009534  5.907689519704  1.709515291590
0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.708373361785  2.772683894677  2.722579666996  9.532064609487  6.656281409097  9.409795858072  6.136996313139
7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  2.422527731115  6.877021532351  9.141985282109  1.286612902201  9.569284560313  2.585847702480
2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200041776  0.313533183387  2.465081644855  7.737188484837  3.112548293680  1.055033867149  4.219142971230  5.316977157255  7.270131430810  7.178452860747  1.109988051474
3.640423276467  6.979434932421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.737462452020  9.208721144330  1.495136846745  7.734047617127  4.721424181592
0.740044433141  4.637138041352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.515702741133  6.241393144424  6.976917770449  5.921006580218  9.647382689440  1.463835653161
0.419342160515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.656592121786  3.901793750587  4.405384530093  3.986600107478  1.607831496408  5.274420134112  3.831814760490
7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657879322  4.787635891811  2.219113510369  6.181290964109  4.270371091871  1.384064106444  0.375020905316  9.766348084229
9.621220116795  0.775967847396  7.786224305671  7.040238797715  0.003284509589  7.059611151237  1.470128739689  2.720513551216  9.827835139826  8.118372519099  7.428360190824  4.586027120655  2.717308538536  4.966981299976  1.759141934708
7.763210639326  6.767907806332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.613985254405  4.410021006611  0.212398308965  5.457331812899  3.562406980882  0.782685025367  8.475916541826
3.540902792637  7.260982365283  4.062614253867  4.638167665291  9.918747402249  5.051365679662  1.502757061856  2.611981344610  3.618147231210  7.158167536577  6.833521632210  7.958713493468  6.204191838711  9.392116386733  8.065041068234
5.947245890240  9.336848439499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.546609230842  6.814269005588  3.555636876522  4.824703526949  7.350406170545  1.168271901288  8.717346571851
0.993956270837  3.361785277268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.072170962525  4.751594741769  0.159859770937  1.101060351844  3.581170066626  9.582673388334  2.434931529243
5.021621691831  7.961214242252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.135935952135  3.540756345120  1.375339897751  8.126897252713  0.041795131353  3.183387546508  1.644858973718
8.484837311254  8.293680105503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.276467697943  4.932421693877  0.240036448999  7.230317077755  5.075487603017  9.196142441169  6.278133534141
8.335537515565  0.943790989360  2.913670264254  5.902020920846  4.997847149511  7.746745773404  7.317127472142  1.981592074004  4.433141463713  8.041352498436  1.426601796361  9.745536261529  3.190201892452  9.562340025954  7.726939500869
6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453161041934  2.160515565780  3.817373024796  3.014437454941  8.754307545769  5.000054431795  6.583378755672  1.475451928944
5.438746165659  2.121786390179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.502608324646  2.395006413823  7.118358355371  8.402228270170  2.940685009687  5.278996766131  8.072322641465
7.879322478763  5.891811221911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.116795077596  7.847396778622  4.491807466523  8.797072349074  4.509508805961  1.151237447012  8.739682472051
3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734708776321  0.639326676790  7.806332698313  1.513051583788  0.581059734010  7.234372112262  7.003732970504  5.049471324039
2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882078268  5.725367847591  3.341826354090  2.792637726098  2.365283406261  4.348055938816  7.665558893584  7.402268705136  5.679662450275  7.061859561198
1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  8.868234594724  5.890240933684  8.439499448971  1.249190533601  4.924702122711  0.405188390953  4.590768221970  4.170954509159
0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  6.270837336178  5.277268389467  7.358953786699  6.953537647909  4.665645430909  7.940979855807  2.613692611313
9.776351007217  0.962525475159  4.741769006493  2.220937110170  3.104351358115  1.966626958267  3.088334243493  8.329243502162  1.691831796121  4.242252773111  5.763408973235  1.914428599363  6.128688380220  1.956928726031  3.258587550248
0.255136313593  5.952135354075  6.345120128041  2.347751812653  0.005220004177  6.031353318338  7.246508164485  5.773718848483  7.311254829368  0.105503386714  9.507610017123  0.531927786878  2.727030233081  0.717845556074  7.110991685147
4.364042327646  7.697943493242  1.693877015511  9.998999723005  0.820262507546  8.503017919614  2.141169627813  0.334141833553  7.515565094379  0.989360291367  0.359442065202  0.920102185586  7.149530774674  5.773404031712  7.472145298159
2.074004443314  1.463713804135  2.498436133099  1.019861974527  9.820610319028  2.792452956234  0.725954772693  6.300869633674  0.310378470936  4.151570274113  3.700835134442  4.697921748197  6.592127748021  8.964738538944  0.146386345316
1.041934216051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672147545  8.728944543874  6.165659212178  6.390179375058  7.526234273009  3.398990081890  5.160700239640  8.527442383411  2.383184256049
0.796992250260  8.324646239500  6.413823702212  2.693871840296  1.931424294066  6.909687527899  6.466131807232  9.441465787932  2.478763589181  1.221911351036  9.794825816410  9.427367170230  8.138423500644  4.037502360531  6.976637688422
9.962122011679  5.077596784739  6.778622430567  1.704023879771  5.000328450958  9.705961115123  7.147012873968  9.272051355121  6.982783513982  6.811837251909  9.828532839082  4.458932783118  2.271757943853  6.496698499997  6.175917973470
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:CTS.design'. (TIM-125)
Information: Design CTS has 326 nets, 322 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pit_top'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 324, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1952985.75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1952985.75      3667.97        290          3         31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 1952985.75      3667.97        290

Clock-opt command complete                CPU:   548 s (  0.15 hr )  ELAPSE:  2321 s (  0.64 hr )  MEM-PEAK:  1279 MB
Clock-opt command statistics  CPU=135 sec (0.04 hr) ELAPSED=331 sec (0.09 hr) MEM-PEAK=1.249 GB
1
TEST: runCore final-init
TEST: runCore final-end
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[290]
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2024-05-07 06:07:58 / Session:  00:38:47 / Command:  00:18:27 / CPU:  00:04:28 / Memory: 1279 MB (FLW-8100)
1
save_block
Information: Saving block 'sar.dlib:CTS.design'
1
Information: 434 out of 444 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 1 out of 11 POW-052 messages were not printed due to limit 10  (MSG-3913)
Information: 12 out of 22 POW-080 messages were not printed due to limit 10  (MSG-3913)

Running global router for congestion map ...
Info: Set app option 'route.global.deterministic' to on

Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 4535 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  

Begin global routing.
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell CTS
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:02 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Read DB] Stage (MB): Used   17  Alloctr   17  Proc    0 
[End of Read DB] Total (MB): Used   24  Alloctr   25  Proc 4535 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   25  Alloctr   26  Proc 4535 
Net statistics:
Total number of nets     = 326
Number of nets to route  = 322
Number of nets with max-layer-mode hard = 3
326 nets are fully connected,
 of which 4 are detail routed and 321 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 322, Total Half Perimeter Wire Length (HPWL) 5112 microns
HPWL   0 ~   50 microns: Net Count      313     Total HPWL         4328 microns
HPWL  50 ~  100 microns: Net Count        6     Total HPWL          455 microns
HPWL 100 ~  200 microns: Net Count        3     Total HPWL          328 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   26  Proc 4535 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   26  Alloctr   27  Proc 4535 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   26  Alloctr   27  Proc 4535 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   26  Alloctr   27  Proc 4535 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:02 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  202  Alloctr  203  Proc 4535 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    22 Max = 2 GRCs =    50 (2.04%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs = 19) GRCs =    19 (1.55%)
Initial. V routing: Overflow =    18 Max = 2 (GRCs =  2) GRCs =    31 (2.53%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.16%)
Initial. M2         Overflow =    18 Max = 2 (GRCs =  2) GRCs =    31 (2.53%)
Initial. M3         Overflow =     2 Max = 1 (GRCs = 17) GRCs =    17 (1.39%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4846.70
Initial. Layer M1 wire length = 48.66
Initial. Layer M2 wire length = 2263.90
Initial. Layer M3 wire length = 2335.13
Initial. Layer M4 wire length = 149.30
Initial. Layer M5 wire length = 49.71
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 1761
Initial. Via VIA12C count = 977
Initial. Via VIA23C count = 752
Initial. Via VIA34C count = 28
Initial. Via VIA45C count = 4
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:19:00 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    17 Max = 2 GRCs =    30 (1.22%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.41%)
phase1. V routing: Overflow =    15 Max = 2 (GRCs =  2) GRCs =    25 (2.04%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M2         Overflow =    15 Max = 2 (GRCs =  2) GRCs =    25 (2.04%)
phase1. M3         Overflow =     0 Max = 1 (GRCs =  4) GRCs =     4 (0.33%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4848.87
phase1. Layer M1 wire length = 48.72
phase1. Layer M2 wire length = 2240.81
phase1. Layer M3 wire length = 2303.95
phase1. Layer M4 wire length = 181.58
phase1. Layer M5 wire length = 73.81
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 1776
phase1. Via VIA12C count = 980
phase1. Via VIA23C count = 746
phase1. Via VIA34C count = 42
phase1. Via VIA45C count = 8
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Tue May  7 06:19:01 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    11 Max = 1 GRCs =    12 (0.49%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. V routing: Overflow =    10 Max = 1 (GRCs = 11) GRCs =    11 (0.90%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase2. M2         Overflow =    10 Max = 1 (GRCs = 11) GRCs =    11 (0.90%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4852.49
phase2. Layer M1 wire length = 48.72
phase2. Layer M2 wire length = 2244.27
phase2. Layer M3 wire length = 2295.96
phase2. Layer M4 wire length = 181.58
phase2. Layer M5 wire length = 81.96
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 1781
phase2. Via VIA12C count = 980
phase2. Via VIA23C count = 747
phase2. Via VIA34C count = 44
phase2. Via VIA45C count = 10
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.

Start GR phase 3
Tue May  7 06:19:02 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:01 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:01 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =     9 Max = 1 GRCs =    10 (0.41%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.82%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     9 Max = 1 (GRCs = 10) GRCs =    10 (0.82%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 4849.21
phase3. Layer M1 wire length = 44.47
phase3. Layer M2 wire length = 2245.24
phase3. Layer M3 wire length = 2295.96
phase3. Layer M4 wire length = 181.58
phase3. Layer M5 wire length = 81.96
phase3. Layer M6 wire length = 0.00
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Total Number of Contacts = 1782
phase3. Via VIA12C count = 980
phase3. Via VIA23C count = 748
phase3. Via VIA34C count = 44
phase3. Via VIA45C count = 10
phase3. Via VIA56C count = 0
phase3. Via VIA67C count = 0
phase3. Via VIA78C count = 0
phase3. Via VIA89C count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:08 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 

Congestion utilization per direction:
Average vertical track utilization   =  9.18 %
Peak    vertical track utilization   = 75.00 %
Average horizontal track utilization =  7.82 %
Peak    horizontal track utilization = 75.00 %

[End of Global Routing] Elapsed real time: 0:00:09 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  203  Proc 4535 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[DBOUT] Total (MB): Used   36  Alloctr   37  Proc 4535 
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -16  Alloctr  -16  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 4535 

****************************************
Report : congestion
Design : pit_top
Version: V-2023.12
Date   : Tue May  7 06:19:05 2024
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |      10 |     1 |      10  ( 0.41%) |      10
H routing |       0 |     0 |       0  ( 0.00%) |       0
V routing |      10 |     1 |      10  ( 0.82%) |      10

# 1.routing
#source -verbose ./scripts/CTS.tcl 
copy_block -from_block counter.dlib:CTS.design -to_block routing
Error: Library 'counter.dlib' is not found. (LIB-011)
Warning: Nothing implicitly matched 'counter.dlib:CTS.design' (SEL-003)
Error: Nothing matched for -from_block (SEL-005)
Information: script '/home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl'
                stopped at line 5 due to error. (CMD-081)
Extended error info:

    while executing
"copy_block -from_block counter.dlib:CTS.design -to_block routing"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl" line 5)
 -- End Extended Error Info
Error  when sourcing file /home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl
       Tcl stack follows:

    while executing
"copy_block -from_block counter.dlib:CTS.design -to_block routing"
    (file "/home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl" line 5)
    invoked from within
"source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: {source -verbose -echo /home/vlsi/Synopsys/project/project_sar/pnr/scripts/routing.tcl}"
    (in namespace eval "::" script line 1)
    invoked from within
"namespace eval :: $source_cmd "
icc2_shell> create_block routingg
Information: Creating block 'routingg.design' in library 'sar.dlib'. (DES-013)
{sar.dlib:routingg.design}
icc2_shell> link_block
Information: The command 'link_block' cleared the undo history. (UNDO-016)
Using libraries: sar.dlib saed90nm_max_lth
Linking block sar.dlib:routingg.design
Design 'routingg' was successfully linked.
1
icc2_shell> create_block routingg
Error: Cannot create block. Block 'routingg.design' already exists in library 'sar.dlib'. (DES-024)
Error: problem in create_block
        Use error_info for more info. (CMD-013)
icc2_shell> copy_block -from_block counter.dlib:CTS.design
Error: Required argument '-to_block' was not found (CMD-007)
icc2_shell> copy_block -from_block counter.dlib:CTS.design -to_block routingg
Error: Library 'counter.dlib' is not found. (LIB-011)
Warning: Nothing implicitly matched 'counter.dlib:CTS.design' (SEL-003)
Error: Nothing matched for -from_block (SEL-005)
icc2_shell> set_working_design_stack sar.dlib:CTS.design
icc2_shell> 
# 1.routing
#source -verbose ./scripts/CTS.tcl 
copy_block -from_block sar.dlib:CTS.design -to_block routing
{sar.dlib:routing.design}
current_block routing.design
{sar.dlib:routing.design}
#  check for any issues that might cause problems during routing
report_qor -summary
Using libraries: sar.dlib saed90nm_max_lth
Visiting block sar.dlib:routing.design
Design 'pit_top' was successfully linked.
Information: Timer using 1 threads
****************************************
Report : qor
        -summary
Design : pit_top
Version: V-2023.12
Date   : Tue May  7 06:31:33 2024
****************************************
Information: Corner default: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:routing.design'. (TIM-125)
Information: Design routing has 326 nets, 322 global routed, 2 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'pit_top'. (NEX-022)
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 324, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[290]
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     enabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
************************************************************
Information: Timer using 'CRPR'. (TIM-050)

Timing
---------------------------------------------------------------------------
Context                                 WNS            TNS            NVE
---------------------------------------------------------------------------
Design             (Setup)             0.00           0.00              0

Design             (Hold)              0.09           0.00              0
---------------------------------------------------------------------------

Miscellaneous
---------------------------------------------------------------------------
Cell Area (netlist):                           3667.97
Cell Area (netlist and physical only):         3667.97
Nets with DRC Violations:        0
1
check_design -checks pre_route_stage
****************************************
 Report : check_design 
 Options: { pre_route_stage }
 Design : pit_top
 Version: V-2023.12
 Date   : Tue May  7 06:32:05 2024
****************************************

Running mega-check 'pre_route_stage': 
    Running atomic-check 'design_mismatch'
    Running atomic-check 'scan_chain'
    Running atomic-check 'mv_design'
    Running atomic-check 'timing'
    Running atomic-check 'routability'
    Running atomic-check 'hier_pre_route'

  *** EMS Message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  DFT-011      Info   1          The design has no scan chain defined in the scandef.
  DMM-105      Info   30         Mismatch type %mmtype is detected on object type %objtype at obj...
  ----------------------------------------------------------------------------------------------------
  Total 31 EMS messages : 0 errors, 0 warnings, 31 info.
  ----------------------------------------------------------------------------------------------------

  *** Non-EMS message summary ***
  ----------------------------------------------------------------------------------------------------
  Rule         Type   Count      Message
  ----------------------------------------------------------------------------------------------------
  ZRT-015      Warn   1          Ignore contact %s.
  ZRT-026      Warn   2          Layer %s default pitch %.3f may be too small to handle up/down v...
  ZRT-027      Warn   1          Ignore %d top cell ports with no pins.
  ZRT-619      Info   1          Via ladder engine would be activated for pattern must join conne...
  ZRT-703      Info   1          Option route.detail.force_end_on_preferred_grid will be ignored ...
  ZRT-706      Info   1          When applicable layer based tapering will taper up to %.2f in di...
  ZRT-707      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-718      Info   1          When applicable Min-max layer allow_pin_connection mode will all...
  ZRT-740      Warn   4          %s is unplaced.  This may impact routing result.
  ----------------------------------------------------------------------------------------------------
  Total 13 non-EMS messages : 0 errors, 8 warnings, 5 info.
  ----------------------------------------------------------------------------------------------------

Warning: EMS database "check_design.ems" already exists, over-writing it. (EMS-040)

Information: EMS database is saved to file 'check_design.ems'.
Information: Non-EMS messages are saved into file 'check_design2024May07063144.log'.
1
#antenna rules (change the directory according to your project)
source   /eda/synopsys/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/saed90nm_1p9m_antenna.tcl
1
## Routing  (Performs all routing stages in one step the command runs global routing, track assignment, and detail routing )
route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2024-05-07 06:32:17 / Session:  01:03:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1279 MB (FLW-8100)
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 210 900} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   17  Alloctr   18  Proc 4538 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 1204 of 3016


[Track Assign: Iteration 0] Elapsed real time: 0:00:05 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:02 usr=0:00:04 total=0:00:06
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   17  Alloctr   18  Proc 4538 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:11 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:04 usr=0:00:08 total=0:00:12
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   17  Alloctr   18  Proc 4538 

Number of wires with overlap after iteration 1 = 480 of 2005


Wire length and via report:
---------------------------
Number of M1 wires: 139                  POLYCON: 0
Number of M2 wires: 1178                 VIA12C: 1028
Number of M3 wires: 652                  VIA23C: 1053
Number of M4 wires: 30           VIA34C: 55
Number of M5 wires: 6            VIA45C: 12
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 2005              vias: 2148

Total M1 wire length: 122.2
Total M2 wire length: 2487.8
Total M3 wire length: 2471.8
Total M4 wire length: 199.7
Total M5 wire length: 75.5
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 5356.9

Longest M1 wire length: 3.2
Longest M2 wire length: 23.4
Longest M3 wire length: 26.6
Longest M4 wire length: 28.4
Longest M5 wire length: 28.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:11 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:04 usr=0:00:08 total=0:00:13
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   17  Alloctr   18  Proc 4538 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   26  Alloctr   27  Proc 4538 
Total number of nets = 326, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net comp_out. The pin comp_out on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 3 nets as they don't have enough gate area info.
Start DR iteration 0: uniform partition
Routed  2/16 Partitions, Violations =   0
Routed  3/16 Partitions, Violations =   19
Routed  4/16 Partitions, Violations =   19
Routed  5/16 Partitions, Violations =   19
Routed  6/16 Partitions, Violations =   34
Routed  7/16 Partitions, Violations =   31
Routed  8/16 Partitions, Violations =   36
Routed  9/16 Partitions, Violations =   36
Routed  10/16 Partitions, Violations =  14
Routed  11/16 Partitions, Violations =  14
Routed  12/16 Partitions, Violations =  14
Routed  13/16 Partitions, Violations =  22
Routed  14/16 Partitions, Violations =  22
Routed  15/16 Partitions, Violations =  22
Routed  16/16 Partitions, Violations =  22

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      22
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 16
        Same net spacing : 1
        Short : 5

[Iter 0] Elapsed real time: 0:00:14 
[Iter 0] Elapsed cpu  time: sys=0:00:03 usr=0:00:13 total=0:00:17
[Iter 0] Stage (MB): Used   70  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   88  Alloctr   89  Proc 4538 

End DR iteration 0 with 16 parts

Start DR iteration 1: non-uniform partition
Routed  1/6 Partitions, Violations =    20
Routed  2/6 Partitions, Violations =    16
Routed  3/6 Partitions, Violations =    11
Routed  4/6 Partitions, Violations =    9
Routed  5/6 Partitions, Violations =    0
Routed  6/6 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:15 
[Iter 1] Elapsed cpu  time: sys=0:00:03 usr=0:00:14 total=0:00:18
[Iter 1] Stage (MB): Used   70  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   88  Alloctr   89  Proc 4538 

End DR iteration 1 with 6 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:15 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:00:14 total=0:00:18
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   17  Alloctr   18  Proc 4538 
[DR: Done] Elapsed real time: 0:00:15 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:14 total=0:00:18
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   17  Alloctr   18  Proc 4538 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    5915 micron
Total Number of Contacts =             2143
Total Number of Wires =                2227
Total Number of PtConns =              191
Total Number of Routed Wires =       2197
Total Routed Wire Length =           5867 micron
Total Number of Routed Contacts =       2143
        Layer          M1 :        233 micron
        Layer          M2 :       2938 micron
        Layer          M3 :       2389 micron
        Layer          M4 :        229 micron
        Layer          M5 :         77 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         14
        Via   VIA34C(rot) :         67
        Via        VIA23C :        950
        Via   VIA12C(rot) :        910
        Via        VIA12B :          9
        Via   VIA12B(rot) :        193

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 

Total number of nets = 326
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
rtapiOptAttrInterf: set attribute check_routability_called=1715052768 
Information: Ending   'route_auto' (FLW-8001)
Information: Time: 2024-05-07 06:32:48 / Session:  01:03:38 / Command:  00:00:30 / CPU:  00:00:26 / Memory: 1279 MB (FLW-8100)
# Routing Optimization
route_opt
Information: Starting 'route_opt' (FLW-8000)
Information: Time: 2024-05-07 06:32:48 / Session:  01:03:38 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 1279 MB (FLW-8100)
INFO: route_opt is running in balanced flow mode
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Route-opt command begin                   CPU:   866 s (  0.24 hr )  ELAPSE:  3824 s (  1.06 hr )  MEM-PEAK:  1279 MB
Warning: SI analysis is not enabled for post-route optimization. (ROPT-002)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:routing.design'. (TIM-125)
Information: Design routing has 326 nets, 0 global routed, 324 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pit_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 324 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 324, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.

Route-opt timing update complete          CPU:   870 s (  0.24 hr )  ELAPSE:  3833 s (  1.06 hr )  MEM-PEAK:  1279 MB
INFO: Propagating Switching Activities
Information: Activity for scenario default was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00107 sec
INFO: Propagating Switching Activity for all power flows 

Route-opt initial QoR
_____________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0016     0.0016      1   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0     0.0000        0 2010406.25
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0     0.0000        0 2010406.25      3667.97        290
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt initial QoR Summary    0.0016     0.0016   0.0016      1   0.0000     0.0000      0        0        0 2010406.25      3667.97        290
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt initialization complete         CPU:   876 s (  0.24 hr )  ELAPSE:  3843 s (  1.07 hr )  MEM-PEAK:  1279 MB
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 235 total shapes.
Layer M2: cached 0 shapes out of 1546 total shapes.
Cached 182 vias out of 2841 total vias.
Total 1.7400 seconds to build cellmap data
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc2b07ec0): 144
INFO: creating 12(r) x 12(c) GridCells YDim 8.64 XDim 8.64
INFO: number of GridCells (0xc2b07ec0): 144
Total 0.2000 seconds to load 290 cell instances into cellmap
Moveable cells: 288; Application fixed cells: 2; Macro cells: 0; User fixed cells: 0
321 out of 321 data nets are detail routed, 3 out of 3 clock nets are detail routed and total 324 nets have been analyzed
Estimated current stage is after clock and data detail route stage
Average cell width 4.3917, cell height 2.8800, cell area 12.6482 for total 290 placed and application fixed cells
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO


Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt optimization Phase 2 Iter  1          0.00        0.00      0.00         -       3667.97  2010406.25         290              1.07      1279

Information: Activity for scenario default was cached, no propagation required. (POW-005)
Information: Activity for scenario default was cached, no propagation required. (POW-005)
Route-opt optimization Phase 3 Iter  1          0.00        0.00      0.00         -       3667.97  2010406.25         290              1.07      1279
INFO: New Levelizer turned on
Information: Activity for scenario default was cached, no propagation required. (POW-005)

INFO: New Levelizer turned on
Route-opt optimization Phase 4 Iter  1          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 4 Iter  2          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 4 Iter  3          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 4 Iter  4          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279


Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 6 Iter  1          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  2          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  3          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  4          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  5          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  6          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  7          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  8          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter  9          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter 10          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter 11          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter 12          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 6 Iter 13          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279

Route-opt optimization Phase 7 Iter  1          0.00        0.00      0.00         0       3667.97  2010406.25         290              1.07      1279
Route-opt optimization Phase 7 Iter  2          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 8 Iter  1          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 9 Iter  1          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  2          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  3          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  4          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  5          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  6          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  7          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
Route-opt optimization Phase 9 Iter  8          0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Route-opt optimization Phase 10 Iter  1         0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
INFO: cellmap features:  adv-rules=(N), pdc=(Y), clock-rules=(Y)

Route-opt optimization Phase 11 Iter  1         0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
INFO: New Levelizer turned on
Route-opt optimization Phase 11 Iter  2         0.00        0.00      0.00         0       3667.97  2011338.50         290              1.07      1279
INFO: New Levelizer turned on

Route-opt optimization Phase 12 Iter  1         0.00        0.00      0.00         0       3667.05  2007530.50         290              1.07      1279

Route-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         0       3667.05  2007530.50         290              1.07      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Route-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         0       3667.05  2007530.50         290              1.07      1279
Warning: Design includes unreasonable large hold violation(s). (OPT-209)


Route-opt route preserve complete         CPU:   891 s (  0.25 hr )  ELAPSE:  3865 s (  1.07 hr )  MEM-PEAK:  1279 MB

INFO: Sending timing info to router
Information: Serialized np data
INFO: timer data saved to /tmp/routing_3259_820215680.timdat
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 235 total shapes.
Layer M2: cached 0 shapes out of 1546 total shapes.
Cached 182 vias out of 2841 total vias.

Legalizing Top Level Design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0300 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 27 ref cells (0 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     5207.04          290        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (3 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    290
number of references:                27
number of site rows:                 25
number of locations attempted:     5258
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         288 (3957 total sites)
avg row height over cells:        2.880 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U213 (AO221X1)
  Input location: (38.36,52.44)
  Legal location: (38.36,52.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U210 (AO221X1)
  Input location: (36.12,49.56)
  Legal location: (36.12,49.56)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U217 (AO21X1)
  Input location: (43.48,75.48)
  Legal location: (43.48,75.48)
  Displacement:   0.000 um ( 0.00 row height)
Cell: sub_47/ctmTdsLR_1_5 (AO21X1)
  Input location: (58.84,35.16)
  Legal location: (58.84,35.16)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_162 (AND2X1)
  Input location: (60.44,46.68)
  Legal location: (60.44,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U171 (AND3X1)
  Input location: (47,46.68)
  Legal location: (47,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U166 (AND3X1)
  Input location: (43.8,43.8)
  Legal location: (43.8,43.8)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U178 (AND2X1)
  Input location: (57.56,46.68)
  Legal location: (57.56,46.68)
  Displacement:   0.000 um ( 0.00 row height)
Cell: ctmTdsLR_2_164 (AND2X1)
  Input location: (60.12,52.44)
  Legal location: (60.12,52.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U7 (AO22X1)
  Input location: (71.32,78.36)
  Legal location: (71.32,78.36)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 3.577
Total Legalizer Wall Time: 4.293
----------------------------------------------------------------

Route-opt legalization complete           CPU:   894 s (  0.25 hr )  ELAPSE:  3870 s (  1.07 hr )  MEM-PEAK:  1279 MB
INFO: Router Max Iterations set to : 5 
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 210 900} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 7.50 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
[ECO: DbIn With Extraction] Elapsed real time: 0:00:00 
[ECO: DbIn With Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: DbIn With Extraction] Stage (MB): Used   13  Alloctr   13  Proc    0 
[ECO: DbIn With Extraction] Total (MB): Used   17  Alloctr   17  Proc 4538 
[ECO: Before Refresh Via Ladder Phase] Elapsed real time: 0:00:00 
[ECO: Before Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[ECO: Before Refresh Via Ladder Phase] Stage (MB): Used   13  Alloctr   13  Proc    0 
[ECO: Before Refresh Via Ladder Phase] Total (MB): Used   17  Alloctr   17  Proc 4538 

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[ECO: After Refresh Via Ladder Phase] Elapsed real time: 0:00:01 
[ECO: After Refresh Via Ladder Phase] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: After Refresh Via Ladder Phase] Stage (MB): Used   14  Alloctr   13  Proc    0 
[ECO: After Refresh Via Ladder Phase] Total (MB): Used   17  Alloctr   17  Proc 4538 
[ECO: Analysis] Elapsed real time: 0:00:01 
[ECO: Analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Analysis] Stage (MB): Used   14  Alloctr   13  Proc    0 
[ECO: Analysis] Total (MB): Used   17  Alloctr   17  Proc 4538 
Num of eco nets = 326
Num of open eco nets = 1
[ECO: Init] Elapsed real time: 0:00:01 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   14  Alloctr   13  Proc    0 
[ECO: Init] Total (MB): Used   17  Alloctr   17  Proc 4538 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   21  Alloctr   22  Proc 4538 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,102.32um,102.00um)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14um, min space = 0.14um pitch = 0.32um
layer M2, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.32um
layer M3, dir Hor, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M4, dir Ver, min width = 0.16um, min space = 0.16um pitch = 0.64um
layer M5, dir Hor, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M6, dir Ver, min width = 0.16um, min space = 0.16um pitch = 1.28um
layer M7, dir Hor, min width = 0.16um, min space = 0.16um pitch = 2.56um
layer M8, dir Ver, min width = 0.16um, min space = 0.16um pitch = 3.84um
layer M9, dir Hor, min width = 0.45um, min space = 0.45um pitch = 5.12um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   26  Alloctr   26  Proc 4538 
Warning: No existing global route is available for reuse in incremental global routing. (ZRT-586)
Net statistics:
Total number of nets     = 326
Number of nets to route  = 1
Number of nets with max-layer-mode hard = 3
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
325 nets are fully connected,
 of which 325 are detail routed and 0 are global routed.
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 18 microns
HPWL   0 ~   50 microns: Net Count        1     Total HPWL           18 microns
HPWL  50 ~  100 microns: Net Count        0     Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL            0 microns
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   26  Alloctr   27  Proc 4538 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Average gCell capacity  5.19     on layer (1)    M1
Average gCell capacity  8.40     on layer (2)    M2
Average gCell capacity  4.27     on layer (3)    M3
Average gCell capacity  4.26     on layer (4)    M4
Average gCell capacity  2.14     on layer (5)    M5
Average gCell capacity  2.16     on layer (6)    M6
Average gCell capacity  1.06     on layer (7)    M7
Average gCell capacity  0.40     on layer (8)    M8
Average gCell capacity  0.26     on layer (9)    M9
Average number of tracks per gCell 9.11  on layer (1)    M1
Average number of tracks per gCell 9.14  on layer (2)    M2
Average number of tracks per gCell 4.60  on layer (3)    M3
Average number of tracks per gCell 4.60  on layer (4)    M4
Average number of tracks per gCell 2.31  on layer (5)    M5
Average number of tracks per gCell 2.31  on layer (6)    M6
Average number of tracks per gCell 1.17  on layer (7)    M7
Average number of tracks per gCell 0.80  on layer (8)    M8
Average number of tracks per gCell 0.60  on layer (9)    M9
Number of gCells = 11025
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion Map] Total (MB): Used   27  Alloctr   27  Proc 4538 
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   27  Alloctr   27  Proc 4538 
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   27  Alloctr   27  Proc 4538 
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:01 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  203  Alloctr  203  Proc 4538 
Information: Using 1 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~2254.0000um (782 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  203  Alloctr  203  Proc 4538 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.04%)
Initial. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    79 Max = 4 GRCs =    59 (2.41%)
Initial. H routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    11 (0.90%)
Initial. V routing: Overflow =    68 Max = 4 (GRCs =  1) GRCs =    48 (3.92%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M2         Overflow =    67 Max = 4 (GRCs =  1) GRCs =    47 (3.84%)
Initial. M3         Overflow =    10 Max = 2 (GRCs =  1) GRCs =    10 (0.82%)
Initial. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12C count = 0
Initial. Via VIA23C count = 0
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Tue May  7 06:33:45 2024
Number of partitions: 1 (1 x 1)
Size of partitions: 35 gCells x 35 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  203  Alloctr  203  Proc 4538 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 1 GRCs =     1 (0.04%)
phase1. H routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    79 Max = 4 GRCs =    59 (2.41%)
phase1. H routing: Overflow =    11 Max = 2 (GRCs =  1) GRCs =    11 (0.90%)
phase1. V routing: Overflow =    68 Max = 4 (GRCs =  1) GRCs =    48 (3.92%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M2         Overflow =    67 Max = 4 (GRCs =  1) GRCs =    47 (3.84%)
phase1. M3         Overflow =    10 Max = 2 (GRCs =  1) GRCs =    10 (0.82%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.08%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12C count = 0
phase1. Via VIA23C count = 0
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:03 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  203  Alloctr  203  Proc 4538 

Congestion utilization per direction:
Average vertical track utilization   =  9.99 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  8.13 %
Peak    horizontal track utilization = 125.00 %

[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Global Routing] Total (MB): Used  202  Alloctr  203  Proc 4538 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of dbOut] Total (MB): Used   53  Alloctr   54  Proc 4538 
[ECO: GR] Elapsed real time: 0:00:04 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[ECO: GR] Stage (MB): Used   36  Alloctr   36  Proc    0 
[ECO: GR] Total (MB): Used   53  Alloctr   54  Proc 4538 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: TA init] Total (MB): Used   17  Alloctr   18  Proc 4538 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 1 of 4


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   17  Alloctr   18  Proc 4538 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1 
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   17  Alloctr   18  Proc 4538 

Number of wires with overlap after iteration 1 = 0 of 1


Wire length and via report:
---------------------------
Number of M1 wires: 0            POLYCON: 0
Number of M2 wires: 1            VIA12C: 2
Number of M3 wires: 0            VIA23C: 0
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 1                 vias: 2

Total M1 wire length: 0.0
Total M2 wire length: 1.3
Total M3 wire length: 0.0
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 1.3

Longest M1 wire length: 0.0
Longest M2 wire length: 1.3
Longest M3 wire length: 0.0
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   17  Alloctr   18  Proc 4538 
[ECO: CDR] Elapsed real time: 0:00:06 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[ECO: CDR] Stage (MB): Used   14  Alloctr   14  Proc    0 
[ECO: CDR] Total (MB): Used   17  Alloctr   18  Proc 4538 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       false               

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net comp_out. The pin comp_out on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 3 nets as they don't have enough gate area info.

Begin ECO DRC check ...

Checked 1/1 Partitions, Violations =    8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8

[DRC CHECK] Elapsed real time: 0:00:03 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 4538 

Total Wire Length =                    5917 micron
Total Number of Contacts =             2145
Total Number of Wires =                2225
Total Number of PtConns =              194
Total Number of Routed Wires =       2198
Total Routed Wire Length =           5868 micron
Total Number of Routed Contacts =       2145
        Layer          M1 :        233 micron
        Layer          M2 :       2939 micron
        Layer          M3 :       2389 micron
        Layer          M4 :        229 micron
        Layer          M5 :         77 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         14
        Via   VIA34C(rot) :         67
        Via        VIA23C :        950
        Via   VIA12C(rot) :        912
        Via        VIA12B :          9
        Via   VIA12B(rot) :        193

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2145 vias)
 
    Layer VIA1       =  0.00% (0      / 1114    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1114    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2145 vias)
 
    Layer VIA1       =  0.00% (0      / 1114    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2145 vias)
 
    Layer VIA1       =  0.00% (0      / 1114    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1114    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 4538 
Total number of nets = 326, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net comp_out. The pin comp_out on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 3 nets as they don't have enough gate area info.
Start DR iteration 0: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   70  Alloctr   71  Proc    0 
[Iter 0] Total (MB): Used   88  Alloctr   89  Proc 4538 

End DR iteration 0 with 1 parts

Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   70  Alloctr   71  Proc    0 
[Iter 1] Total (MB): Used   88  Alloctr   89  Proc 4538 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC


Nets that have been changed:
Net 1 = sub_47/n29
Total number of changed nets = 1 (out of 326)

[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   17  Alloctr   18  Proc 4538 
[ECO: DR] Elapsed real time: 0:00:12 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DR] Stage (MB): Used   14  Alloctr   14  Proc    0 
[ECO: DR] Total (MB): Used   17  Alloctr   18  Proc 4538 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    5917 micron
Total Number of Contacts =             2143
Total Number of Wires =                2225
Total Number of PtConns =              194
Total Number of Routed Wires =       2198
Total Routed Wire Length =           5867 micron
Total Number of Routed Contacts =       2143
        Layer          M1 :        233 micron
        Layer          M2 :       2938 micron
        Layer          M3 :       2389 micron
        Layer          M4 :        229 micron
        Layer          M5 :         77 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         14
        Via   VIA34C(rot) :         67
        Via        VIA23C :        950
        Via   VIA12C(rot) :        911
        Via        VIA12B :          9
        Via   VIA12B(rot) :        192

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 

Total number of nets = 326
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Total Wire Length =                    5917 micron
Total Number of Contacts =             2143
Total Number of Wires =                2225
Total Number of PtConns =              194
Total Number of Routed Wires =       2198
Total Routed Wire Length =           5867 micron
Total Number of Routed Contacts =       2143
        Layer          M1 :        233 micron
        Layer          M2 :       2938 micron
        Layer          M3 :       2389 micron
        Layer          M4 :        229 micron
        Layer          M5 :         77 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         14
        Via   VIA34C(rot) :         67
        Via        VIA23C :        950
        Via   VIA12C(rot) :        911
        Via        VIA12B :          9
        Via   VIA12B(rot) :        192

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
...updated 1 nets with eco mode
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: End] Stage (MB): Used   -2  Alloctr   -2  Proc    0 
[ECO: End] Total (MB): Used    0  Alloctr    1  Proc 4538 

Route-opt ECO routing complete            CPU:   905 s (  0.25 hr )  ELAPSE:  3883 s (  1.08 hr )  MEM-PEAK:  1279 MB
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921217863  9.017937505874  3.299868375933  9.863795295653  6.078142964085  2.744208641123  8.318118704907
9.699225026139  2.464623950110  1.382370221372  9.387184129619  3.142429406669  0.968752789964  6.613180723294  4.146578793224  7.876358918112  2.191135103696  0.164774766094  2.700404139683  3.840479064440
3.750206053215  7.663458842345  6.212201167006  7.759678573967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.479391913268  1.183081886799  3.334455408244
5.867609731778  7.173894385410  9.669819999817  7.591487447087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  7.251490019780  2.403284869433  6.139871544054
4.100210066274  1.274718589719  4.570746653127  5.624878908820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.388414647495  0.513912482423  5.027599618562
6.119813446267  6.181472312261  1.581675365830  7.486041922107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.098151164020  6.860405930254  2.000123051691
9.095345907743  2.197041709676  0.915900067507  5.466092408426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.130502323373  3.617118468485  8.946791637652
1.169969532861  4.529946656326  3.090979409859  5.580726236993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.027770408342  4.349649988237  0.216235918317
9.612142422527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.466433802200  0.417026009335  1.833891465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676979434  9.525349788770  1.551455675799  2.300527202625
0.754685030179  1.961421411696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.467457734047  3.171274721421  9.016053590044  4.331770323930  0.413543984361
3.309910198619  7.452798206103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.944246976650  5.239565921087  4.003212497382  3.894767159634  4.531639419342
1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.000686936343  9.509117301441  3.964004274420
8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.723294414657  8.793224787635  8.118865269113  5.103952790902  4.141013270014
8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.095897059611  1.512371470128  7.596545770513  5.512425521464  1.398287118372
5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326983131  4.288630187880  5.817928323007  2.543282172627  0.037682409674  0.494709240392
Information: The net parasitics of block pit_top are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:routing.design'. (TIM-125)
Information: Design routing has 326 nets, 0 global routed, 324 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'pit_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 324 nets are successfully extracted. (NEX-028)
Warning: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 324, routed nets = 324, across physical hierarchy nets = 0, parasitics cached nets = 324, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Route-opt final QoR
___________________
Scenario Mapping Table
1: default

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk
8: COMB
9: INPUTS
10: OUTPUTS

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    1   9   0.0000     0.0000      0   0.0000     0.0000      0
    1  10   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2007530.50
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 2007530.50      3667.05        290
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Route-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0        0 2007530.50      3667.05        290

Route-opt optimization complete                 0.00        0.00      0.00         0       3667.05  2007530.50         290              1.08      1279

Route-opt command complete                CPU:   908 s (  0.25 hr )  ELAPSE:  3886 s (  1.08 hr )  MEM-PEAK:  1279 MB
Route-opt command statistics  CPU=41 sec (0.01 hr) ELAPSED=62 sec (0.02 hr) MEM-PEAK=1.249 GB
Information: Activity propagation will be performed for scenario default.
Information: Doing activity propagation for mode 'default' and corner 'default' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario default (POW-052)
Information: Running switching activity propagation in scalar mode!

 **** Information : No. of simulation cycles = 6 ****
[Non-Incremental Power-Update] SCENE[default_late] PROP[late] InstanceSize[290]
Information: Ending   'route_opt' (FLW-8001)
Information: Time: 2024-05-07 06:33:58 / Session:  01:04:48 / Command:  00:01:09 / CPU:  00:00:45 / Memory: 1279 MB (FLW-8100)
1
#Final Check
check_routes
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Found antenna rule mode 4, diode mode 2:
        layer M1:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M2:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M3:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M4:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M5:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M6:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M7:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M8:  max ratio 1000, diode ratio {0.06 0 456 43000} 
        layer M9:  max ratio 1000, diode ratio {0.06 0 8000 50000} 
        layer CO: , diode ratio {0 0 1 0 0} 
        layer VIA1:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA2:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA3:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA4:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA5:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA6:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA7:  max ratio 20, diode ratio {0.06 0 210 900} 
        layer VIA8:  max ratio 20, diode ratio {0.06 0 210 900} 
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)


Start checking for open nets ... 

Total number of nets = 326, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 326 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   17  Alloctr   17  Proc 4538 
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                

Printing options for 'route.detail.*'
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 456.000 43000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 210.000 900.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net clk. The pin clk on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net rst. The pin rst on cell routing does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net comp_out. The pin comp_out on cell routing does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 3 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/1 Partitions, Violations =    0
[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   87  Alloctr   88  Proc 4538 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 4538 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    5917 micron
Total Number of Contacts =             2143
Total Number of Wires =                2225
Total Number of PtConns =              194
Total Number of Routed Wires =       2198
Total Routed Wire Length =           5867 micron
Total Number of Routed Contacts =       2143
        Layer          M1 :        233 micron
        Layer          M2 :       2938 micron
        Layer          M3 :       2389 micron
        Layer          M4 :        229 micron
        Layer          M5 :         77 micron
        Layer          M6 :          0 micron
        Layer          M7 :          0 micron
        Layer          M8 :          0 micron
        Layer          M9 :          0 micron
        Via        VIA45C :         14
        Via   VIA34C(rot) :         67
        Via        VIA23C :        950
        Via   VIA12C(rot) :        911
        Via        VIA12B :          9
        Via   VIA12B(rot) :        192

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 
  Total double via conversion rate    =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 2143 vias)
 
    Layer VIA1       =  0.00% (0      / 1112    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1112    vias)
    Layer VIA2       =  0.00% (0      / 950     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (950     vias)
    Layer VIA3       =  0.00% (0      / 67      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (67      vias)
    Layer VIA4       =  0.00% (0      / 14      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (14      vias)
 


Verify Summary:

Total number of nets = 326, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


#Routing is Finished 
# 2.Filler Cells Insertion
set FillerCells " SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1 "
 SHFILL128 SHFILL64 SHFILL3 SHFILL2 SHFILL1 
create_stdcell_fillers -lib_cells $FillerCells
CHF: Filler insertion auto mode id 0, current filler mode 0, M0M1Routing = 0 
* Disjointed site row process : FALSE
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SHFILL128 has site unit
master SHFILL64 has site unit
master SHFILL3 has site unit
master SHFILL2 has site unit
master SHFILL1 has site unit
 Use site unit (3200)
Warning: filler ref cell SHFILL128 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL64 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL3 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL2 not marked filler type. (CHF-011)
Warning: filler ref cell SHFILL1 not marked filler type. (CHF-011)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 236 total shapes.
Layer M2: cached 0 shapes out of 1546 total shapes.
Cached 182 vias out of 2841 total vias.
CHF: loading design...
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SHFILL128 (128 x 1), SHFILL64 (64 x 1), SHFILL3 (3 x 1), SHFILL2 (2 x 1), SHFILL1 (1 x 1), 
        20% complete ...
        40% complete ...
Regular Filler Insertion Complete
CHF:: Create all new fillers...
... 0 of regular filler SHFILL128 inserted
... 0 of regular filler SHFILL64 inserted
... 460 of regular filler SHFILL3 inserted
... 92 of regular filler SHFILL2 inserted
... 107 of regular filler SHFILL1 inserted
connect_pg_net -automatic
****************************************
Report : Power/Ground Connection Summary
Design : pit_top
Version: V-2023.12
Date   : Tue May  7 06:34:07 2024
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 290/949
Ground net VSS                290/949
--------------------------------------------------------------------------------
Information: connections of 1318 power/ground pin(s) are created or changed.
1
remove_stdcell_fillers_with_violation
Information: The command 'remove_stdcell_fillers_with_violation' cleared the undo history. (UNDO-016)
Warning: Ignore contact DIFFCON. (ZRT-015)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Port VDD of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Port VSS of cell routing
        is unplaced.  This may impact routing result. (ZRT-740)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.315" & "wire/via-up 0.330". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.320 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.360" & "wire/via-up 0.320". (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 11.25 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Printing options for 'route.common.*'
common.eco_route_fix_existing_drc                       :        true                

Printing options for 'route.detail.*'
detail.antenna                                          :        false               
detail.eco_route_use_soft_spacing_for_timing_optimization:       true                

Printing options for 'route.auto_via_ladder.*'

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   26  Alloctr   26  Proc 4538 

Begin Filler DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Partition 1, Fillers with Violations = 93
[End Removing Filler Cells] Elapsed real time: 0:00:02 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End Removing Filler Cells] Stage (MB): Used   51  Alloctr   51  Proc    0 
[End Removing Filler Cells] Total (MB): Used   77  Alloctr   78  Proc 4538 
Updating the database ...
Delete xofiller!SHFILL2!x729200y150000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x204400y178800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x281200y178800 due to Short violation
Delete xofiller!SHFILL2!x473200y178800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x409200y207600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x175600y265200 due to Diff net spacing violation
Delete xofiller!SHFILL3!x745200y294000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x214000y322800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x674800y351600 due to Short violation
Delete xofiller!SHFILL3!x684400y351600 due to Short violation
Delete xofiller!SHFILL3!x694000y351600 due to Short violation
Delete xofiller!SHFILL3!x703600y351600 due to Short violation
Delete xofiller!SHFILL3!x713200y351600 due to Short violation
Delete xofiller!SHFILL2!x175600y380400 due to Diff net spacing violation
Delete xofiller!SHFILL3!x274800y380400 due to Short violation
Delete xofiller!SHFILL3!x284400y380400 due to Short violation
Delete xofiller!SHFILL3!x294000y380400 due to Short violation
Delete xofiller!SHFILL3!x303600y380400 due to Short violation
Delete xofiller!SHFILL3!x313200y380400 due to Short violation
Delete xofiller!SHFILL3!x322800y380400 due to Short violation
Delete xofiller!SHFILL3!x332400y380400 due to Short violation
Delete xofiller!SHFILL3!x342000y380400 due to Short violation
Delete xofiller!SHFILL3!x351600y380400 due to Short violation
Delete xofiller!SHFILL3!x470000y409200 due to Diff net spacing violation
Delete xofiller!SHFILL3!x479600y409200 due to Diff net spacing violation
Delete xofiller!SHFILL3!x489200y409200 due to Diff net spacing violation
Delete xofiller!SHFILL3!x172400y438000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x367600y438000 due to Short violation
Delete xofiller!SHFILL3!x233200y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x242800y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x252400y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x262000y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x271600y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x434800y466800 due to Short violation
Delete xofiller!SHFILL3!x719600y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x729200y466800 due to Short violation
Delete xofiller!SHFILL3!x738800y466800 due to Short violation
Delete xofiller!SHFILL3!x748400y466800 due to Short violation
Delete xofiller!SHFILL3!x758000y466800 due to Short violation
Delete xofiller!SHFILL3!x767600y466800 due to Diff net spacing violation
Delete xofiller!SHFILL3!x598000y495600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x607600y495600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x617200y495600 due to Diff net spacing violation
Delete xofiller!SHFILL3!x178800y524400 due to Short violation
Delete xofiller!SHFILL3!x290800y582000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x300400y582000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x310000y582000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x319600y582000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x329200y582000 due to Diff net spacing violation
Delete xofiller!SHFILL3!x338800y582000 due to Diff net spacing violation
Reporting for the first 50 deleted cells
Deleted 93 cell instances
Information: The net parasitics of block pit_top are cleared. (TIM-123)
check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 236 total shapes.
Layer M2: cached 0 shapes out of 1546 total shapes.
Cached 182 vias out of 2841 total vias.

check_legality for block design pit_top ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0500 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 30 ref cells (0 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design pit_top succeeded!


check_legality succeeded.

**************************

1
# 3.Checks & Output
# First Create new directory called output in pnr folder
set DESIGN_NAME pit_top
pit_top
# Netlist after physical synthesis
##write_verilog  ./output/${DESIGN_NAME}.v
write_verilog  /home/vlsi/Synopsys/project/project_sar/pnr/output/${DESIGN_NAME}.v
1
#SDC_OUT
#write_sdc -output ./output/${DESIGN_NAME}.out.sdc
write_sdc -output /home/vlsi/Synopsys/project/project_sar/pnr/output/${DESIGN_NAME}.out.sdc
Information: The command 'write_sdc' cleared the undo history. (UNDO-016)

Warning: Multiply cell derates are skipped!

Warning: Multiply net derates are skipped!
1
# SPEF_OUT
#write_parasitics -format SPEF -output ./output/${DESIGN_NAME}.out.spef
write_parasitics -format SPEF -output /home/vlsi/Synopsys/project/project_sar/pnr/output/${DESIGN_NAME}.out.spef
Information: Design routing has 326 nets, 0 global routed, 324 detail routed. (NEX-024)
NEX: extract design pit_top
Information: The RC mode used is DR for design 'pit_top'. (NEX-022)
---extraction options---
Corner: default
 late_cap_scale                : 1
 late_res_scale                : 1
 early_cap_scale               : 1
 early_res_scale               : 1
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.enable_coupling_cap    : false
Extracting design: routing 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 324 nets are successfully extracted. (NEX-028)
Information: batch extract takes 1.48 seconds, elapse 1.50 seconds (NEX-015)
Information: The stitching and editing of coupling caps is turned OFF for design 'sar.dlib:routing.design'. (TIM-125)
NEX: write corner ID 0 parasitics to /home/vlsi/Synopsys/project/project_sar/pnr/output/pit_top.out.spef.minTLU_-40.spef 
spefName /home/vlsi/Synopsys/project/project_sar/pnr/output/pit_top.out.spef.minTLU_-40.spef, corner name default 
NEX: write corner ID 1 parasitics to /home/vlsi/Synopsys/project/project_sar/pnr/output/pit_top.out.spef.maxTLU_-40.spef 
spefName /home/vlsi/Synopsys/project/project_sar/pnr/output/pit_top.out.spef.maxTLU_-40.spef, corner name default 
NEX:Warning write_parasitics supports only Ohm and kOhm as user resistance unit not 1MOhm, we force to set it Ohm.NEX: write_parasitics command finished
######DEF_OUT
#write_def ./output/${DESIGN_NAME}.out.def
write_def /home/vlsi/Synopsys/project/project_sar/pnr/output/${DESIGN_NAME}.out.def
****************************************
Report : Data Mismatches
Version: V-2023.12
Date   : Tue May  7 06:34:21 2024
****************************************
No mismatches exist on the design.
---------------------------------------
Number of Written DEF Constructs
---------------------------------------
VERSION                        : 1
DIVIDERCHAR                    : 1
BUSBITCHARS                    : 1
DESIGN                         : 1
UNITS                          : 1
PROPERTYDEFINITIONS            : 1
DIEAREA                        : 1
ROW                            : 25
TRACKS                         : 18
VIAS                           : 11
NONDEFAULTRULES                : 1
COMPONENTS                     : 856
PINS                           : 16
PINPROPERTIES                  : 14
SPECIALNETS                    : 68
NETS                           : 324
1
##########GDS_OUT
set GDS_MAP_FILE  /eda/synopsys/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Technology_Kit/milkyway/saed90nm.gdsout.map
/eda/synopsys/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Technology_Kit/milkyway/saed90nm.gdsout.map
set STD_CELL_GDS  /eda/synopsys/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/layout/gds/saed90nm.gds
/eda/synopsys/SAED90nm_EDK_10072017/SAED90_EDK/SAED_EDK90nm/Digital_Standard_cell_Library/layout/gds/saed90nm.gds
write_gds \
-view design \
-lib_cell_view frame \
-output_pin all \
-fill include \
-exclude_empty_block \
-long_names \
-layer_map "$GDS_MAP_FILE" \
-keep_data_type \
-merge_files "$STD_CELL_GDS" \
/home/vlsi/Synopsys/project/project_sar/pnr/output/${DESIGN_NAME}.gds
1
save_block
Information: The command 'save_block' cleared the undo history. (UNDO-016)
Information: Saving block 'sar.dlib:routing.design'
1
Information: 127 out of 137 POW-005 messages were not printed due to limit 10  (MSG-3913)
icc2_shell> exit
icc2_shell> save_block sar.dlib:CTS
Warning: Saving uneditable (read-only) block sar.dlib:CTS.design because it has already been modified. (NDM-127)
Information: Saving block 'sar.dlib:CTS.design'
icc2_shell> 
Maximum memory usage for this session: 1279.10 MB
Maximum memory usage for this session including child processes: 1279.10 MB
CPU usage for this session:    994 seconds (  0.28 hours)
Elapsed time for this session:   4314 seconds (  1.20 hours)
Thank you for using IC Compiler II.

