// Seed: 3544135302
module module_0 (
    output uwire id_0,
    output wor   id_1,
    input  tri1  id_2
);
endmodule
macromodule module_1 (
    input wire id_0,
    input uwire id_1,
    input supply0 id_2,
    output supply1 id_3
    , id_8,
    input tri id_4,
    output tri id_5,
    output supply1 id_6
);
  wand id_9;
  assign id_8 = 1;
  assign id_3 = 1'h0;
  assign id_9 = id_1;
  module_0(
      id_3, id_9, id_1
  );
endmodule
module module_2 (
    output supply1 id_0,
    input  supply0 id_1
);
  assign id_0 = 1;
  module_0(
      id_0, id_0, id_1
  );
endmodule
