Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Mar  1 14:26:53 2022
| Host         : fedora running 64-bit Fedora release 35 (Thirty Five)
| Command      : report_control_sets -verbose -file CoraZ7_control_sets_placed.rpt
| Design       : CoraZ7
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           16 |
| No           | No                    | Yes                    |              36 |           14 |
| No           | Yes                   | No                     |              50 |           14 |
| Yes          | No                    | No                     |              17 |            9 |
| Yes          | No                    | Yes                    |              24 |            9 |
| Yes          | Yes                   | No                     |              47 |           10 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                                   Enable Signal                                  |                     Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | inst_top_level/oPWM_LP_i_1_n_0                                                   |                                                          |                1 |              1 |
|  clk_IBUF_BUFG | inst_top_level/oPWM_i_1_n_0                                                      |                                                          |                1 |              1 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/E[0]                            | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]   |                1 |              4 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/FSM_onehot_next_state_reg[0][0] | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]   |                2 |              5 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_lcd/byteSel[5]_i_1_n_0                              | inst_top_level/inst_reset_deb/reset_sig                  |                2 |              6 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/addr_rw0                        |                                                          |                2 |              6 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_lcd/Inst_i2c_master/busy1                           | inst_top_level/inst_reset_deb/reset_sig                  |                3 |              7 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/data_rd[7]_i_1_n_0              | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]   |                2 |              8 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_lcd/lcd_delay_cnst_0                                |                                                          |                5 |              9 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/busy1                           | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]   |                4 |              9 |
|  clk_IBUF_BUFG |                                                                                  | inst_top_level/inst_control_btn_deb/btn_cntr[15]_i_1_n_0 |                4 |             16 |
|  clk_IBUF_BUFG |                                                                                  | inst_top_level/inst_reset_deb/btn_cntr[15]_i_1__0_n_0    |                4 |             16 |
|  clk_IBUF_BUFG |                                                                                  | inst_top_level/inst_i2c_user_adc/Inst_i2c_master/AR[0]   |                6 |             18 |
|  clk_IBUF_BUFG | inst_top_level/inst_i2c_user_lcd/lcd_delay[31]_i_1_n_0                           | inst_top_level/inst_reset_deb/reset_sig                  |                5 |             32 |
|  clk_IBUF_BUFG |                                                                                  |                                                          |               16 |             34 |
|  clk_IBUF_BUFG |                                                                                  | inst_top_level/inst_reset_deb/reset_sig                  |               14 |             36 |
+----------------+----------------------------------------------------------------------------------+----------------------------------------------------------+------------------+----------------+


