Analysis & Synthesis report for test
Thu Apr 14 16:42:50 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis DSP Block Usage Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod7
 11. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div5
 12. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod4
 13. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div7
 14. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod6
 15. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div4
 16. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod3
 17. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div6
 18. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod5
 19. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div3
 20. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod2
 21. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div2
 22. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod1
 23. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div1
 24. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod0
 25. Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div0
 26. Parameter Settings for Inferred Entity Instance: space:inst11|lpm_mult:Mult0
 27. Parameter Settings for Inferred Entity Instance: space:inst11|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: cal:inst3|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: cal:inst3|lpm_divide:Div0
 30. lpm_mult Parameter Settings by Entity Instance
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Apr 14 16:42:50 2022        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; test                                         ;
; Top-level Entity Name              ; test                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 4,085                                        ;
;     Total combinational functions  ; 4,084                                        ;
;     Dedicated logic registers      ; 141                                          ;
; Total registers                    ; 141                                          ;
; Total pins                         ; 31                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 10                                           ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C5T144C8        ;                    ;
; Top-level entity name                                        ; test               ; test               ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+
; test.bdf                         ; yes             ; User Block Diagram/Schematic File  ; D:/Desktop/Create3/test.bdf                                         ;
; count.v                          ; yes             ; User Verilog HDL File              ; D:/Desktop/Create3/count.v                                          ;
; cal.v                            ; yes             ; User Verilog HDL File              ; D:/Desktop/Create3/cal.v                                            ;
; print.v                          ; yes             ; User Verilog HDL File              ; D:/Desktop/Create3/print.v                                          ;
; space.v                          ; yes             ; User Verilog HDL File              ; D:/Desktop/Create3/space.v                                          ;
; lpm_divide.tdf                   ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc       ;
; db/lpm_divide_35m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_35m.tdf                            ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_akh.tdf                       ;
; db/alt_u_div_mve.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_mve.tdf                             ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/add_sub_lkc.tdf                               ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/add_sub_mkc.tdf                               ;
; db/lpm_divide_bem.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_bem.tdf                            ;
; db/sign_div_unsign_llh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_llh.tdf                       ;
; db/alt_u_div_c2f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_c2f.tdf                             ;
; db/lpm_divide_e6m.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_e6m.tdf                            ;
; db/lpm_divide_0dm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_0dm.tdf                            ;
; db/lpm_divide_eem.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_eem.tdf                            ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_olh.tdf                       ;
; db/alt_u_div_i2f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_i2f.tdf                             ;
; db/lpm_divide_3dm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_3dm.tdf                            ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_dkh.tdf                       ;
; db/alt_u_div_sve.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_sve.tdf                             ;
; db/lpm_divide_ofm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_ofm.tdf                            ;
; db/sign_div_unsign_2nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_2nh.tdf                       ;
; db/alt_u_div_65f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_65f.tdf                             ;
; db/lpm_divide_tfm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_tfm.tdf                            ;
; db/sign_div_unsign_7nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_7nh.tdf                       ;
; db/alt_u_div_f5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_f5f.tdf                             ;
; db/lpm_divide_vfm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_vfm.tdf                            ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_9nh.tdf                       ;
; db/alt_u_div_k5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_k5f.tdf                             ;
; db/lpm_divide_pfm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_pfm.tdf                            ;
; db/sign_div_unsign_3nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_3nh.tdf                       ;
; db/alt_u_div_85f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_85f.tdf                             ;
; lpm_mult.tdf                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_mult.tdf        ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_add_sub.inc     ;
; multcore.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/multcore.inc        ;
; bypassff.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/bypassff.inc        ;
; altshift.inc                     ; yes             ; Megafunction                       ; d:/altera/90sp2/quartus/libraries/megafunctions/altshift.inc        ;
; db/mult_f111.tdf                 ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/mult_f111.tdf                                 ;
; db/lpm_divide_ufm.tdf            ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/lpm_divide_ufm.tdf                            ;
; db/sign_div_unsign_8nh.tdf       ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/sign_div_unsign_8nh.tdf                       ;
; db/alt_u_div_i5f.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/alt_u_div_i5f.tdf                             ;
; db/mult_u211.tdf                 ; yes             ; Auto-Generated Megafunction        ; D:/Desktop/Create3/db/mult_u211.tdf                                 ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 4,085 ;
;                                             ;       ;
; Total combinational functions               ; 4084  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1297  ;
;     -- 3 input functions                    ; 1602  ;
;     -- <=2 input functions                  ; 1185  ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2371  ;
;     -- arithmetic mode                      ; 1713  ;
;                                             ;       ;
; Total registers                             ; 141   ;
;     -- Dedicated logic registers            ; 141   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 31    ;
; Embedded Multiplier 9-bit elements          ; 10    ;
; Maximum fan-out node                        ; rst   ;
; Maximum fan-out                             ; 93    ;
; Total fan-out                               ; 12482 ;
; Average fan-out                             ; 2.93  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |test                                     ; 4084 (4)          ; 141 (1)      ; 0           ; 10           ; 0       ; 5         ; 31   ; 0            ; |test                                                                                                                                    ; work         ;
;    |cal:inst3|                            ; 1044 (1)          ; 19 (19)      ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |test|cal:inst3                                                                                                                          ; work         ;
;       |lpm_divide:Div0|                   ; 1015 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|cal:inst3|lpm_divide:Div0                                                                                                          ; work         ;
;          |lpm_divide_ufm:auto_generated|  ; 1015 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated                                                                            ; work         ;
;             |sign_div_unsign_8nh:divider| ; 1015 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                                                ; work         ;
;                |alt_u_div_i5f:divider|    ; 1015 (1013)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider                          ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|cal:inst3|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_mkc:add_sub_1    ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |test|cal:inst3|lpm_mult:Mult0                                                                                                           ; work         ;
;          |mult_u211:auto_generated|       ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |test|cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated                                                                                  ; work         ;
;    |count:inst4|                          ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|count:inst4                                                                                                                        ; work         ;
;    |count:inst6|                          ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|count:inst6                                                                                                                        ; work         ;
;    |count:inst7|                          ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|count:inst7                                                                                                                        ; work         ;
;    |print:inst12|                         ; 1848 (31)         ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_pfm:auto_generated|  ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_3nh:divider| ; 16 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider                                             ; work         ;
;                |alt_u_div_85f:divider|    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div0|lpm_divide_pfm:auto_generated|sign_div_unsign_3nh:divider|alt_u_div_85f:divider                       ; work         ;
;       |lpm_divide:Div1|                   ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_vfm:auto_generated|  ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9nh:divider| ; 142 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|    ; 142 (142)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div1|lpm_divide_vfm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_k5f:divider                       ; work         ;
;       |lpm_divide:Div2|                   ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div2                                                                                                       ; work         ;
;          |lpm_divide_tfm:auto_generated|  ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_7nh:divider| ; 251 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider                                             ; work         ;
;                |alt_u_div_f5f:divider|    ; 251 (251)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div2|lpm_divide_tfm:auto_generated|sign_div_unsign_7nh:divider|alt_u_div_f5f:divider                       ; work         ;
;       |lpm_divide:Div3|                   ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div3                                                                                                       ; work         ;
;          |lpm_divide_ofm:auto_generated|  ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_2nh:divider| ; 309 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider                                             ; work         ;
;                |alt_u_div_65f:divider|    ; 309 (309)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div3|lpm_divide_ofm:auto_generated|sign_div_unsign_2nh:divider|alt_u_div_65f:divider                       ; work         ;
;       |lpm_divide:Div4|                   ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div4                                                                                                       ; work         ;
;          |lpm_divide_eem:auto_generated|  ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_olh:divider| ; 289 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider                                             ; work         ;
;                |alt_u_div_i2f:divider|    ; 289 (289)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div4|lpm_divide_eem:auto_generated|sign_div_unsign_olh:divider|alt_u_div_i2f:divider                       ; work         ;
;       |lpm_divide:Div5|                   ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div5                                                                                                       ; work         ;
;          |lpm_divide_bem:auto_generated|  ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 212 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 212 (212)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div5|lpm_divide_bem:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Div6|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div6                                                                                                       ; work         ;
;          |lpm_divide_3dm:auto_generated|  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_dkh:divider| ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_dkh:divider                                             ; work         ;
;                |alt_u_div_sve:divider|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div6|lpm_divide_3dm:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_sve:divider                       ; work         ;
;       |lpm_divide:Div7|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div7                                                                                                       ; work         ;
;          |lpm_divide_0dm:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Div7|lpm_divide_0dm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;       |lpm_divide:Mod0|                   ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod0                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod1|                   ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod1                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 52 (52)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod2|                   ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod2                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 104 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 104 (104)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod3|                   ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod3                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 146 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 146 (146)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod4|                   ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod4                                                                                                       ; work         ;
;          |lpm_divide_e6m:auto_generated|  ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_llh:divider| ; 188 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider                                             ; work         ;
;                |alt_u_div_c2f:divider|    ; 188 (188)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider                       ; work         ;
;       |lpm_divide:Mod6|                   ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod6                                                                                                       ; work         ;
;          |lpm_divide_35m:auto_generated|  ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;       |lpm_divide:Mod7|                   ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod7                                                                                                       ; work         ;
;          |lpm_divide_35m:auto_generated|  ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_akh:divider| ; 43 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider                                             ; work         ;
;                |alt_u_div_mve:divider|    ; 43 (43)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|print:inst12|lpm_divide:Mod7|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider                       ; work         ;
;    |space:inst11|                         ; 1095 (34)         ; 7 (7)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |test|space:inst11                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 1047 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|space:inst11|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_ufm:auto_generated|  ; 1047 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_8nh:divider| ; 1047 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider                                             ; work         ;
;                |alt_u_div_i5f:divider|    ; 1047 (1045)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider                       ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |test|space:inst11|lpm_divide:Div0|lpm_divide_ufm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_i5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;       |lpm_mult:Mult0|                    ; 14 (0)            ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |test|space:inst11|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_f111:auto_generated|       ; 14 (14)           ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |test|space:inst11|lpm_mult:Mult0|mult_f111:auto_generated                                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 5           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 10          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 5           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; print:inst12|out6[1..3]               ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 3 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 141   ;
; Number of registers using Synchronous Clear  ; 9     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 93    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_bem ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div7 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_0dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div4 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_eem ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div6 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 7              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_3dm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod5 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_35m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div3 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 10             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ofm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div2 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 14             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_tfm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 17             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_vfm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_e6m ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: print:inst12|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                             ;
; LPM_WIDTHD             ; 20             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_pfm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: space:inst11|lpm_mult:Mult0      ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 31         ; Untyped             ;
; LPM_WIDTHB                                     ; 7          ; Untyped             ;
; LPM_WIDTHP                                     ; 38         ; Untyped             ;
; LPM_WIDTHR                                     ; 38         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_f111  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: space:inst11|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                             ;
; LPM_WIDTHD             ; 31             ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_ufm ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst3|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 31         ; Untyped             ;
; LPM_WIDTHB                                     ; 24         ; Untyped             ;
; LPM_WIDTHP                                     ; 55         ; Untyped             ;
; LPM_WIDTHR                                     ; 55         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES        ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_u211  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: cal:inst3|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 31             ; Untyped                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_ufm ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 2                           ;
; Entity Instance                       ; space:inst11|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31                          ;
;     -- LPM_WIDTHB                     ; 7                           ;
;     -- LPM_WIDTHP                     ; 38                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; cal:inst3|lpm_mult:Mult0    ;
;     -- LPM_WIDTHA                     ; 31                          ;
;     -- LPM_WIDTHB                     ; 24                          ;
;     -- LPM_WIDTHP                     ; 55                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; YES                         ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 14 16:42:40 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info: Found 1 design units, including 1 entities, in source file test.bdf
    Info: Found entity 1: test
Info: Found 1 design units, including 1 entities, in source file count.v
    Info: Found entity 1: count
Info: Found 1 design units, including 1 entities, in source file cal.v
    Info: Found entity 1: cal
Info: Found 1 design units, including 1 entities, in source file print.v
    Info: Found entity 1: print
Info: Found 1 design units, including 1 entities, in source file space.v
    Info: Found entity 1: space
Info: Elaborating entity "test" for the top level hierarchy
Info: Elaborating entity "print" for hierarchy "print:inst12"
Warning (10230): Verilog HDL assignment warning at print.v(18): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(19): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(20): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(21): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(22): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(23): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(29): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(30): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at print.v(31): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "space" for hierarchy "space:inst11"
Warning (10230): Verilog HDL assignment warning at space.v(17): truncated value with size 32 to match size of target (7)
Info: Elaborating entity "count" for hierarchy "count:inst6"
Warning (10230): Verilog HDL assignment warning at count.v(18): truncated value with size 32 to match size of target (31)
Info: Elaborating entity "cal" for hierarchy "cal:inst3"
Warning (10230): Verilog HDL assignment warning at cal.v(29): truncated value with size 32 to match size of target (20)
Info: Inferred 20 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div7"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div4"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div6"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod5"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div3"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "print:inst12|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "space:inst11|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "space:inst11|Div0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "cal:inst3|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "cal:inst3|Div0"
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Mod7"
Info: Instantiated megafunction "print:inst12|lpm_divide:Mod7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf
    Info: Found entity 1: lpm_divide_35m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info: Found entity 1: alt_u_div_mve
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div5"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div5" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bem.tdf
    Info: Found entity 1: lpm_divide_bem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf
    Info: Found entity 1: sign_div_unsign_llh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_c2f.tdf
    Info: Found entity 1: alt_u_div_c2f
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Mod4"
Info: Instantiated megafunction "print:inst12|lpm_divide:Mod4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_e6m.tdf
    Info: Found entity 1: lpm_divide_e6m
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div7"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div7" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf
    Info: Found entity 1: lpm_divide_0dm
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div4"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div4" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf
    Info: Found entity 1: lpm_divide_eem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf
    Info: Found entity 1: alt_u_div_i2f
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div6"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div6" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf
    Info: Found entity 1: lpm_divide_3dm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info: Found entity 1: sign_div_unsign_dkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf
    Info: Found entity 1: alt_u_div_sve
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div3"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div3" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ofm.tdf
    Info: Found entity 1: lpm_divide_ofm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf
    Info: Found entity 1: sign_div_unsign_2nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_65f.tdf
    Info: Found entity 1: alt_u_div_65f
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div2"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "14"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf
    Info: Found entity 1: lpm_divide_tfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf
    Info: Found entity 1: sign_div_unsign_7nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_f5f.tdf
    Info: Found entity 1: alt_u_div_f5f
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div1"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "17"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vfm.tdf
    Info: Found entity 1: lpm_divide_vfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info: Found entity 1: sign_div_unsign_9nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info: Found entity 1: alt_u_div_k5f
Info: Elaborated megafunction instantiation "print:inst12|lpm_divide:Div0"
Info: Instantiated megafunction "print:inst12|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "20"
    Info: Parameter "LPM_WIDTHD" = "20"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf
    Info: Found entity 1: lpm_divide_pfm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf
    Info: Found entity 1: sign_div_unsign_3nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf
    Info: Found entity 1: alt_u_div_85f
Info: Elaborated megafunction instantiation "space:inst11|lpm_mult:Mult0"
Info: Instantiated megafunction "space:inst11|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "31"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "38"
    Info: Parameter "LPM_WIDTHR" = "38"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_f111.tdf
    Info: Found entity 1: mult_f111
Info: Elaborated megafunction instantiation "space:inst11|lpm_divide:Div0"
Info: Instantiated megafunction "space:inst11|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "31"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ufm.tdf
    Info: Found entity 1: lpm_divide_ufm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8nh.tdf
    Info: Found entity 1: sign_div_unsign_8nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_i5f.tdf
    Info: Found entity 1: alt_u_div_i5f
Info: Elaborated megafunction instantiation "cal:inst3|lpm_mult:Mult0"
Info: Instantiated megafunction "cal:inst3|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "31"
    Info: Parameter "LPM_WIDTHB" = "24"
    Info: Parameter "LPM_WIDTHP" = "55"
    Info: Parameter "LPM_WIDTHR" = "55"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_u211.tdf
    Info: Found entity 1: mult_u211
Info: Elaborated megafunction instantiation "cal:inst3|lpm_divide:Div0"
Info: Instantiated megafunction "cal:inst3|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "32"
    Info: Parameter "LPM_WIDTHD" = "31"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "cal:inst3|lpm_mult:Mult0|mult_u211:auto_generated|mac_out8"
Info: Ignored 119 buffer(s)
    Info: Ignored 119 SOFT buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "out6[3]" is stuck at GND
    Warning (13410): Pin "out6[2]" is stuck at GND
    Warning (13410): Pin "out6[1]" is stuck at GND
Info: Found the following redundant logic cells in design
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_7_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_8_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod4|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_9_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_10_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_11_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod3|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod6|lpm_divide_35m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_mve:divider|add_sub_6_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_12_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_13_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_14_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_15_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod2|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_16_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_17_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_18_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod1|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_19_result_int[0]~10"
    Info (17048): Logic cell "print:inst12|lpm_divide:Mod0|lpm_divide_e6m:auto_generated|sign_div_unsign_llh:divider|alt_u_div_c2f:divider|add_sub_19_result_int[0]~10"
Info: Implemented 4126 device resources after synthesis - the final resource count might be different
    Info: Implemented 5 input pins
    Info: Implemented 26 output pins
    Info: Implemented 4085 logic cells
    Info: Implemented 10 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 286 megabytes
    Info: Processing ended: Thu Apr 14 16:42:50 2022
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


