<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>shk_to_iic</spirit:name>
  <spirit:version>1.1</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_shk_0</spirit:name>
      <spirit:busType spirit:vendor="fpgaPublish" spirit:library="user" spirit:name="SHK" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="fpgaPublish" spirit:library="user" spirit:name="SHK_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>valid</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_valid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ready</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_ready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>msync</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_msync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ssync</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_ssync</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_mdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>mdat1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_mdat1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>maddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_maddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>saddr</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_saddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdata</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_shk_0_sdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_sys_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_sys_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_SYS_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>i_sys_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>i_sys_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I_SYS_CLK.ASSOCIATED_RESET">i_sys_resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_iic_0</spirit:name>
      <spirit:busType spirit:vendor="fpgaPublis" spirit:library="user" spirit:name="iic" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="fpgaPublis" spirit:library="user" spirit:name="iic_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>scl</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_iic_0_scl</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdi</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_iic_0_sdi</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>tri</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_iic_0_tri</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sdo</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_iic_0_sdo</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>shk_to_iic</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51f36e92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:modelName>shk_to_iic</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>51f36e92</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>03ee9914</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e6360e8f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_shk_to_iic</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cb12ccc2</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_sys_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_sys_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_valid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_msync</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_mdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_SHK_DATA&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_mdat1</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_SHK_DATA&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_maddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_SHK_ADDR&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_ready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_ssync</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_sdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_SHK_DATA&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_shk_0_saddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_SHK_ADDR&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_iic_0_scl</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_iic_0_sdo</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_iic_0_tri</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_iic_0_sdi</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_err_shk_info1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.WD_ERR_INFO&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>MD_SIM_ABLE</spirit:name>
        <spirit:displayName>Md Sim Able</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MD_SIM_ABLE">0</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NB_SYS_PER</spirit:name>
        <spirit:displayName>Nb Sys Per</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NB_SYS_PER">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NB_SCL_PER</spirit:name>
        <spirit:displayName>Nb Scl Per</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NB_SCL_PER">10000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NB_BYT_ONC</spirit:name>
        <spirit:displayName>Nb Byt Onc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NB_BYT_ONC">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NB_ACK_BIT</spirit:name>
        <spirit:displayName>Nb Ack Bit</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NB_ACK_BIT">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WD_SHK_DATA</spirit:name>
        <spirit:displayName>Wd Shk Data</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WD_SHK_DATA">8</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WD_SHK_ADDR</spirit:name>
        <spirit:displayName>Wd Shk Addr</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WD_SHK_ADDR">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WD_ERR_INFO</spirit:name>
        <spirit:displayName>Wd Err Info</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WD_ERR_INFO">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WD_MNT_DAT</spirit:name>
        <spirit:displayName>Wd Mnt Dat</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WD_MNT_DAT">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>shk_to_iic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_51f36e92</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>shk_to_iic.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/shk_to_iic_v1_1.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_03ee9914</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>shk_to_iic.html</spirit:name>
        <spirit:userFileType>html</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>tb_shk_to_iic.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>1.1  - fix width not match</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>MD_SIM_ABLE</spirit:name>
      <spirit:displayName>Md Sim Able</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.MD_SIM_ABLE">0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NB_SYS_PER</spirit:name>
      <spirit:displayName>Nb Sys Per</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NB_SYS_PER">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NB_SCL_PER</spirit:name>
      <spirit:displayName>Nb Scl Per</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NB_SCL_PER">10000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NB_BYT_ONC</spirit:name>
      <spirit:displayName>Nb Byt Onc</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NB_BYT_ONC">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NB_ACK_BIT</spirit:name>
      <spirit:displayName>Nb Ack Bit</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NB_ACK_BIT">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WD_SHK_DATA</spirit:name>
      <spirit:displayName>Wd Shk Data</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WD_SHK_DATA">8</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WD_SHK_ADDR</spirit:name>
      <spirit:displayName>Wd Shk Addr</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WD_SHK_ADDR">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WD_ERR_INFO</spirit:name>
      <spirit:displayName>Wd Err Info</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WD_ERR_INFO">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">shk_to_iic_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WD_MNT_DAT</spirit:name>
      <spirit:displayName>Wd Mnt Dat</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WD_MNT_DAT">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>shk_to_iic_v1_1</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>user.org:user:shk_to_iic:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2023-12-24T05:23:03Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="nopcore"/>
        <xilinx:tag xilinx:name="ui.data.coregen.df@416ae3ad_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@bc86a71_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a76c5ca_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7dceb73c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43cf4753_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f042c50_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a5525f2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@745c4db5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77c31085_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58e75d05_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11654050_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10b32b69_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b49f396_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e8e9d2f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50d63a1e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2acfd42f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c3a7005_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18aa8858_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c574cbc_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@292c8999_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7daaee2d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55b4e9be_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b686f4d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@484d94b1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b8d2a08_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33f26847_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@734a751_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3467956d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79c9a457_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c0f7df7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a8ea1f7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@604cb72e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee046bd_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28973218_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4869772a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125bb54_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4aefa53f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7347ead6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67e881a6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c7d7e28_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790563b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d8c5f7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42367044_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255bd5b4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@493421e7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c8f560b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9d2175_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e248c86_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5933acf1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@65b3327f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f021ab9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@118ebf26_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e53cf36_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d1f6f78_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9fafe82_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5df2bd97_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44ba849_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17950975_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ac9390_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ceed71_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cfa2935_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@335c3f35_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ef43a34_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c86d6c6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a806f00_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32643668_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50e6791d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b6bad52_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a198305_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a6b68c4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ed6b1df_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c04410_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@353d41c2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d4ad0d5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15af529f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a1d0e6e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58a97740_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6864c7f1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7936ce66_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55119e99_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@434e7caf_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31db6838_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29e4e404_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2964909d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12c68666_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ccab874_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b0f9a4f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d348689_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@539cfac4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a81a52d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b369142_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fca30c8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e66ec4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1beb5e8e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38458841_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@93e7271_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@256ecfe1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73d77def_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a38ceeb_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c173171_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@727c5277_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c532d34_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7199847a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8f0c11f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d61ef0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e2b167_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c3e264f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fa76956_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@edc2be1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77532c55_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@82bf3a5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64abc3f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@664d7c22_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e3d27_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3eb1cd6e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74562b31_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7674dbad_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36d74ca3_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26122004_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@306b3231_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4409bee8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@51697a1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e423e70_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1aaa8305_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41ce5012_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71ccca26_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@465b077d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@205c08a8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e5ee2bf_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fb4509b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@729eabc5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c2aa951_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da26427_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b12844_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17bb69b8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f97128_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76aad5bd_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31471ef0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@279b04a7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29b28d7c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49aafc82_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c10b158_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7917d875_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2cba9973_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704bf866_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f79743_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c46b5e9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ebf0fb9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2dfea179_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@20b28e81_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2edfb134_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43306d49_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ecc0612_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c7ab826_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ab6bdfb_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3883a268_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b25bf04_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63b73d7d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b063c0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b6b800d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53b93dd6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@177caf33_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3889c90b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47e231b7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6390f1ae_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@22d3820c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a243644_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79ff3de1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ad06b8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@710b852c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48f6af7c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7725355d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2828b077_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68d99855_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cbbc9eb_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@646c88ca_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@659382a9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ac2fb15_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1afcd158_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44bd42a4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@639c8ca8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@eebff71_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d63c808_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11228af2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be09c8d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46f39099_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67ec9555_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e74e440_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ee17061_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56fdca35_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@cbf74bd_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2618de8a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36362b12_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e4224fa_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@704eeda8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ecf02e0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d5ee18c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ab34fcc_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78de74a0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792f2faa_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25c6e3e4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c3e3275_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@303cc065_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ab106fa_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41b7ffe8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3457b8b7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a05b898_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7be794ea_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c1bf352_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46acb277_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@664bf629_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33db5231_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b1e640c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5233706b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d5fe2aa_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@678c7185_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74fd7cf6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@666a76d4_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a75a456_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a6e31f0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@399d1726_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34d53771_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1555ae_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@437a3cb1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7937b248_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44539e37_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13ee2ba8_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1cbf3b7a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6858b0c1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36caacac_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@dc34736_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5010a132_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a39882b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55e31590_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13494787_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a89c781_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f33019e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@209e5c55_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e299252_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@192e53f1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ca6077_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@125196a7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@519a7192_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33c1615b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@27031362_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7721c1f2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca8253f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6a93ef40_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@19457f3_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c604779_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c6b2a31_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a2bcf78_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a9e6b3_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@314ac3d6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50ab4d78_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23183cba_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e937574_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26bf16_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2726a761_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23a4079b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10b0712_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@360838d5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d4d7e3b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fb9b0de_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ef06f6b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@655b7873_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56ce0b19_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c4384fa_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@544d7758_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f140c0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61e5eda7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44cd561b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e8b88af_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3229d6b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c7d1a52_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25ab727d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71cde18d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e509db_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@311ec51_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a710f8e_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@112e459_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f2f697_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@504e10b2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24a596b2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48a72237_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7599220a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa7d33d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@377cbbec_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a0945c6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1241bfa9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bbc26d1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ac3ef6c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42f537f6_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15fbfad9_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57ab89c_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@435bcbeb_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@130d15ac_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37465170_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@334177bf_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34c942f7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@186f2c8f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@469cffb2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61a0e974_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76bd0a5a_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@697ba699_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29207be0_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e6f92cf_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e1717f_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e9ccfe2_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2151acc1_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5eca3eea_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29dcc69d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1b4864f3_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@777b5347_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@47a3613b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3668bf34_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d52f129_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d7f9ab5_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57c7586b_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b3779e7_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6aabdc8d_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cb36928_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6551e412_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30eeb62_ARCHIVE_LOCATION">/home/fpga/u1_library/k2_smart_eye/smart_eye_upub_ips/shk_to_iic</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="584c2b97"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="bc7528dd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e1ad8d49"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="30d074c4"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="ff05618e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
