# 5-Stage RISC-V Pipeline

a five-stage RISC-V pipeline written in Chisel

planned improvements to my three-stage pipeline:
- cleaner/more organized hazard detection and stalling
- hierarchical memory (aiming for at least a direct-mapped L1$)
