// Seed: 2505887377
module module_0 #(
    parameter id_2 = 32'd68
) (
    id_1,
    _id_2,
    id_3
);
  output uwire id_3;
  inout wire _id_2;
  inout wire id_1;
  always @(-1) id_3 += 1'b0;
  assign module_1.id_5 = 0;
  assign id_3 = -1'h0;
  assign id_1 = id_2;
  wire [id_2 : id_2] id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd23,
    parameter id_4 = 32'd51
) (
    output logic id_0,
    input  tri1  _id_1
);
  always @(id_1) begin : LABEL_0
    if (1) id_0 <= id_1;
  end
  logic [-1 : -1] id_3;
  logic [ "" : 1] _id_4;
  ;
  supply1 [id_4 : id_1] id_5 = -1;
  assign id_4 = id_3;
  wire id_6 = id_1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_6
  );
endmodule
