// Seed: 1761514553
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  output id_2;
  inout id_1;
  `define pp_3 (  pp_4  ,  pp_5  ,  pp_6  ,  pp_7  ,  pp_8  ,  pp_9  )  0
  type_0 id_10 (
      .id_0(1),
      .id_1()
  );
  assign `pp_9[1'd0<1] = id_10;
  type_14(
      1, 1, id_2, 1
  );
  tri1 id_11 = `pp_7;
  assign `pp_7 = `pp_8;
  assign `pp_6 = 1'b0;
  logic id_12;
  assign `pp_8[1] = 1;
  logic id_13;
endmodule
