

================================================================
== Vitis HLS Report for 'send_data_burst_Pipeline_VITIS_LOOP_91_1'
================================================================
* Date:           Thu Jan 12 14:50:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        asum-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  81.960 us|  81.960 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_91_1  |     8194|     8194|         4|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_id = alloca i32 1"   --->   Operation 8 'alloca' 'reg_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 10 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln91_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln91"   --->   Operation 11 'read' 'sext_ln91_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln91_cast = sext i61 %sext_ln91_read"   --->   Operation 12 'sext' 'sext_ln91_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_1_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_0_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data, void @empty_0, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %idx"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %reg_id"   --->   Operation 32 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%idx_1 = load i14 %idx" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 35 'load' 'idx_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.03ns)   --->   "%icmp_ln91 = icmp_eq  i14 %idx_1, i14 8192" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 36 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.83ns)   --->   "%add_ln91 = add i14 %idx_1, i14 1" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 37 'add' 'add_ln91' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %for.body.split_ifconv, void %for.end.exitStub" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 38 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 39 'load' 'i_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reg_id_load = load i32 %reg_id" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 40 'load' 'reg_id_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 41 'load' 'j_load' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %j_load" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 42 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %i_load" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 43 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i32 %j_load" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 44 'trunc' 'trunc_ln17_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i32 %reg_id_load" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 45 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.01ns)   --->   "%j_1 = add i32 %j_load, i32 4" [asum-max-sharing/src/correlation.cpp:107]   --->   Operation 46 'add' 'j_1' <Predicate = (!icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.99ns)   --->   "%icmp_ln108 = icmp_eq  i32 %j_1, i32 64" [asum-max-sharing/src/correlation.cpp:108]   --->   Operation 47 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln91)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%i_1 = add i32 %i_load, i32 1" [asum-max-sharing/src/correlation.cpp:110]   --->   Operation 48 'add' 'i_1' <Predicate = (!icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln111 = icmp_eq  i32 %i_1, i32 64" [asum-max-sharing/src/correlation.cpp:111]   --->   Operation 49 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln91)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.01ns)   --->   "%add_ln113 = add i32 %reg_id_load, i32 1" [asum-max-sharing/src/correlation.cpp:113]   --->   Operation 50 'add' 'add_ln113' <Predicate = (!icmp_ln91)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node i_3)   --->   "%i_2 = select i1 %icmp_ln111, i32 0, i32 %i_1" [asum-max-sharing/src/correlation.cpp:111]   --->   Operation 51 'select' 'i_2' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node reg_id_2)   --->   "%reg_id_1 = select i1 %icmp_ln111, i32 %add_ln113, i32 %reg_id_load" [asum-max-sharing/src/correlation.cpp:111]   --->   Operation 52 'select' 'reg_id_1' <Predicate = (!icmp_ln91)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.44ns) (out node of the LUT)   --->   "%i_3 = select i1 %icmp_ln108, i32 %i_2, i32 %i_load" [asum-max-sharing/src/correlation.cpp:108]   --->   Operation 53 'select' 'i_3' <Predicate = (!icmp_ln91)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.44ns) (out node of the LUT)   --->   "%reg_id_2 = select i1 %icmp_ln108, i32 %reg_id_1, i32 %reg_id_load" [asum-max-sharing/src/correlation.cpp:108]   --->   Operation 54 'select' 'reg_id_2' <Predicate = (!icmp_ln91)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.44ns)   --->   "%j_2 = select i1 %icmp_ln108, i32 0, i32 %j_1" [asum-max-sharing/src/correlation.cpp:108]   --->   Operation 55 'select' 'j_2' <Predicate = (!icmp_ln91)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln91 = store i14 %add_ln91, i14 %idx" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 56 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %j_2, i32 %j" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 57 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %reg_id_2, i32 %reg_id" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 58 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>
ST_2 : Operation 59 [1/1] (0.42ns)   --->   "%store_ln91 = store i32 %i_3, i32 %i" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 59 'store' 'store_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln17, i6 0" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 60 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.80ns)   --->   "%addr = add i12 %shl_ln, i12 %trunc_ln91" [asum-max-sharing/src/correlation.cpp:17]   --->   Operation 61 'add' 'addr' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %addr, i32 1, i32 11" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 62 'partselect' 'lshr_ln' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i11 %lshr_ln" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 63 'zext' 'zext_ln104' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 64 'getelementptr' 'reg_file_0_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 65 'getelementptr' 'reg_file_0_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 66 'getelementptr' 'reg_file_1_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 67 'getelementptr' 'reg_file_1_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 68 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 69 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 70 'getelementptr' 'reg_file_3_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 71 'getelementptr' 'reg_file_3_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 72 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 73 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 74 'getelementptr' 'reg_file_5_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 75 'getelementptr' 'reg_file_5_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 76 'getelementptr' 'reg_file_6_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 77 'getelementptr' 'reg_file_6_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 78 'getelementptr' 'reg_file_7_0_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 79 'getelementptr' 'reg_file_7_1_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 80 'load' 'reg_file_0_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%reg_file_0_1_load = load i11 %reg_file_0_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 81 'load' 'reg_file_0_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 82 'load' 'reg_file_1_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 83 [2/2] (1.23ns)   --->   "%reg_file_1_1_load = load i11 %reg_file_1_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 83 'load' 'reg_file_1_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 84 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 84 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 85 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 85 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 86 [2/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 86 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 87 [2/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 87 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 88 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 88 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 89 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 89 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 90 [2/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 90 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 91 [2/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 91 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 92 [2/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 92 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 93 [2/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 93 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 94 [2/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 94 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 95 [2/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 95 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 96 [1/1] (0.80ns)   --->   "%add_ln104 = add i12 %addr, i12 1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 96 'add' 'add_ln104' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln104_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln104, i32 1, i32 11" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 97 'partselect' 'lshr_ln104_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i11 %lshr_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 98 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_1 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 99 'getelementptr' 'reg_file_0_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_1 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 100 'getelementptr' 'reg_file_0_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_1 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 101 'getelementptr' 'reg_file_1_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_1 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 102 'getelementptr' 'reg_file_1_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_1 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 103 'getelementptr' 'reg_file_2_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_1 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 104 'getelementptr' 'reg_file_2_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_1 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 105 'getelementptr' 'reg_file_3_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_1 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 106 'getelementptr' 'reg_file_3_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_1 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 107 'getelementptr' 'reg_file_4_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_1 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 108 'getelementptr' 'reg_file_4_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_1 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 109 'getelementptr' 'reg_file_5_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_1 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 110 'getelementptr' 'reg_file_5_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_1 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 111 'getelementptr' 'reg_file_6_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_1 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 112 'getelementptr' 'reg_file_6_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_1 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 113 'getelementptr' 'reg_file_7_0_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_1 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln104_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 114 'getelementptr' 'reg_file_7_1_addr_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 115 [2/2] (1.23ns)   --->   "%reg_file_0_0_load_1 = load i11 %reg_file_0_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 115 'load' 'reg_file_0_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%reg_file_0_1_load_1 = load i11 %reg_file_0_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 116 'load' 'reg_file_0_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 117 [2/2] (1.23ns)   --->   "%reg_file_1_0_load_1 = load i11 %reg_file_1_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 117 'load' 'reg_file_1_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%reg_file_1_1_load_1 = load i11 %reg_file_1_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 118 'load' 'reg_file_1_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 119 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 119 'load' 'reg_file_2_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 120 'load' 'reg_file_2_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 121 [2/2] (1.23ns)   --->   "%reg_file_3_0_load_1 = load i11 %reg_file_3_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 121 'load' 'reg_file_3_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 122 [2/2] (1.23ns)   --->   "%reg_file_3_1_load_1 = load i11 %reg_file_3_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 122 'load' 'reg_file_3_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 123 [2/2] (1.23ns)   --->   "%reg_file_4_0_load_1 = load i11 %reg_file_4_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 123 'load' 'reg_file_4_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%reg_file_4_1_load_1 = load i11 %reg_file_4_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 124 'load' 'reg_file_4_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 125 [2/2] (1.23ns)   --->   "%reg_file_5_0_load_1 = load i11 %reg_file_5_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 125 'load' 'reg_file_5_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 126 [2/2] (1.23ns)   --->   "%reg_file_5_1_load_1 = load i11 %reg_file_5_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 126 'load' 'reg_file_5_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 127 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_1 = load i11 %reg_file_6_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 127 'load' 'reg_file_6_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 128 [2/2] (1.23ns)   --->   "%reg_file_6_1_load_1 = load i11 %reg_file_6_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 128 'load' 'reg_file_6_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 129 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_1 = load i11 %reg_file_7_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 129 'load' 'reg_file_7_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 130 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_1 = load i11 %reg_file_7_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 130 'load' 'reg_file_7_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 131 [1/1] (0.80ns)   --->   "%add_ln105 = add i12 %addr, i12 2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 131 'add' 'add_ln105' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln105, i32 1, i32 11" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 132 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i11 %lshr_ln1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 133 'zext' 'zext_ln105' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_2 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 134 'getelementptr' 'reg_file_0_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_2 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 135 'getelementptr' 'reg_file_0_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_2 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 136 'getelementptr' 'reg_file_1_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_2 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 137 'getelementptr' 'reg_file_1_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_2 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 138 'getelementptr' 'reg_file_2_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_2 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 139 'getelementptr' 'reg_file_2_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_2 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 140 'getelementptr' 'reg_file_3_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_2 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 141 'getelementptr' 'reg_file_3_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_2 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 142 'getelementptr' 'reg_file_4_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_2 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 143 'getelementptr' 'reg_file_4_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_2 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 144 'getelementptr' 'reg_file_5_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_2 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 145 'getelementptr' 'reg_file_5_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_2 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 146 'getelementptr' 'reg_file_6_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_2 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 147 'getelementptr' 'reg_file_6_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_2 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 148 'getelementptr' 'reg_file_7_0_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_2 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln105" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 149 'getelementptr' 'reg_file_7_1_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 150 [2/2] (1.23ns)   --->   "%reg_file_0_0_load_2 = load i11 %reg_file_0_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 150 'load' 'reg_file_0_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%reg_file_0_1_load_2 = load i11 %reg_file_0_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 151 'load' 'reg_file_0_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 152 [2/2] (1.23ns)   --->   "%reg_file_1_0_load_2 = load i11 %reg_file_1_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 152 'load' 'reg_file_1_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%reg_file_1_1_load_2 = load i11 %reg_file_1_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 153 'load' 'reg_file_1_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 154 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 154 'load' 'reg_file_2_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 155 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 155 'load' 'reg_file_2_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 156 [2/2] (1.23ns)   --->   "%reg_file_3_0_load_2 = load i11 %reg_file_3_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 156 'load' 'reg_file_3_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 157 [2/2] (1.23ns)   --->   "%reg_file_3_1_load_2 = load i11 %reg_file_3_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 157 'load' 'reg_file_3_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 158 [2/2] (1.23ns)   --->   "%reg_file_4_0_load_2 = load i11 %reg_file_4_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 158 'load' 'reg_file_4_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 159 [2/2] (1.23ns)   --->   "%reg_file_4_1_load_2 = load i11 %reg_file_4_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 159 'load' 'reg_file_4_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 160 [2/2] (1.23ns)   --->   "%reg_file_5_0_load_2 = load i11 %reg_file_5_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 160 'load' 'reg_file_5_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 161 [2/2] (1.23ns)   --->   "%reg_file_5_1_load_2 = load i11 %reg_file_5_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 161 'load' 'reg_file_5_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 162 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_2 = load i11 %reg_file_6_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 162 'load' 'reg_file_6_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 163 [2/2] (1.23ns)   --->   "%reg_file_6_1_load_2 = load i11 %reg_file_6_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 163 'load' 'reg_file_6_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 164 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_2 = load i11 %reg_file_7_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 164 'load' 'reg_file_7_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 165 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_2 = load i11 %reg_file_7_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 165 'load' 'reg_file_7_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 166 [1/1] (0.80ns)   --->   "%add_ln105_1 = add i12 %addr, i12 3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 166 'add' 'add_ln105_1' <Predicate = (!icmp_ln91)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%lshr_ln105_1 = partselect i11 @_ssdm_op_PartSelect.i11.i12.i32.i32, i12 %add_ln105_1, i32 1, i32 11" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 167 'partselect' 'lshr_ln105_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i11 %lshr_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 168 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%reg_file_0_0_addr_3 = getelementptr i16 %reg_file_0_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 169 'getelementptr' 'reg_file_0_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%reg_file_0_1_addr_3 = getelementptr i16 %reg_file_0_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 170 'getelementptr' 'reg_file_0_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%reg_file_1_0_addr_3 = getelementptr i16 %reg_file_1_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 171 'getelementptr' 'reg_file_1_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%reg_file_1_1_addr_3 = getelementptr i16 %reg_file_1_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 172 'getelementptr' 'reg_file_1_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_3 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 173 'getelementptr' 'reg_file_2_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_3 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 174 'getelementptr' 'reg_file_2_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr_3 = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 175 'getelementptr' 'reg_file_3_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr_3 = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 176 'getelementptr' 'reg_file_3_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr_3 = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 177 'getelementptr' 'reg_file_4_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr_3 = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 178 'getelementptr' 'reg_file_4_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr_3 = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 179 'getelementptr' 'reg_file_5_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr_3 = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 180 'getelementptr' 'reg_file_5_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr_3 = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 181 'getelementptr' 'reg_file_6_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr_3 = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 182 'getelementptr' 'reg_file_6_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%reg_file_7_0_addr_3 = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 183 'getelementptr' 'reg_file_7_0_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%reg_file_7_1_addr_3 = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln105_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 184 'getelementptr' 'reg_file_7_1_addr_3' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (1.23ns)   --->   "%reg_file_0_0_load_3 = load i11 %reg_file_0_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 185 'load' 'reg_file_0_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 186 [2/2] (1.23ns)   --->   "%reg_file_0_1_load_3 = load i11 %reg_file_0_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 186 'load' 'reg_file_0_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 187 [2/2] (1.23ns)   --->   "%reg_file_1_0_load_3 = load i11 %reg_file_1_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 187 'load' 'reg_file_1_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 188 [2/2] (1.23ns)   --->   "%reg_file_1_1_load_3 = load i11 %reg_file_1_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 188 'load' 'reg_file_1_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 189 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 189 'load' 'reg_file_2_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 190 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 190 'load' 'reg_file_2_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 191 [2/2] (1.23ns)   --->   "%reg_file_3_0_load_3 = load i11 %reg_file_3_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 191 'load' 'reg_file_3_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 192 [2/2] (1.23ns)   --->   "%reg_file_3_1_load_3 = load i11 %reg_file_3_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 192 'load' 'reg_file_3_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 193 [2/2] (1.23ns)   --->   "%reg_file_4_0_load_3 = load i11 %reg_file_4_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 193 'load' 'reg_file_4_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 194 [2/2] (1.23ns)   --->   "%reg_file_4_1_load_3 = load i11 %reg_file_4_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 194 'load' 'reg_file_4_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 195 [2/2] (1.23ns)   --->   "%reg_file_5_0_load_3 = load i11 %reg_file_5_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 195 'load' 'reg_file_5_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 196 [2/2] (1.23ns)   --->   "%reg_file_5_1_load_3 = load i11 %reg_file_5_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 196 'load' 'reg_file_5_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 197 [2/2] (1.23ns)   --->   "%reg_file_6_0_load_3 = load i11 %reg_file_6_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 197 'load' 'reg_file_6_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 198 [2/2] (1.23ns)   --->   "%reg_file_6_1_load_3 = load i11 %reg_file_6_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 198 'load' 'reg_file_6_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 199 [2/2] (1.23ns)   --->   "%reg_file_7_0_load_3 = load i11 %reg_file_7_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 199 'load' 'reg_file_7_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 200 [2/2] (1.23ns)   --->   "%reg_file_7_1_load_3 = load i11 %reg_file_7_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 200 'load' 'reg_file_7_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>

State 4 <SV = 3> <Delay = 2.38>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 %sext_ln91_cast" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 201 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 202 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/2] (1.23ns)   --->   "%reg_file_0_0_load = load i11 %reg_file_0_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 203 'load' 'reg_file_0_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 204 [1/2] (1.23ns)   --->   "%reg_file_0_1_load = load i11 %reg_file_0_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 204 'load' 'reg_file_0_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 205 [1/1] (0.42ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_0_0_load, i16 %reg_file_0_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 205 'mux' 'tmp' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/2] (1.23ns)   --->   "%reg_file_1_0_load = load i11 %reg_file_1_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 206 'load' 'reg_file_1_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 207 [1/2] (1.23ns)   --->   "%reg_file_1_1_load = load i11 %reg_file_1_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 207 'load' 'reg_file_1_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 208 [1/1] (0.42ns)   --->   "%tmp_1 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_1_0_load, i16 %reg_file_1_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 208 'mux' 'tmp_1' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 209 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 209 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 210 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 210 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 211 [1/1] (0.42ns)   --->   "%tmp_2 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 211 'mux' 'tmp_2' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 212 [1/2] (1.23ns)   --->   "%reg_file_3_0_load = load i11 %reg_file_3_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 212 'load' 'reg_file_3_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 213 [1/2] (1.23ns)   --->   "%reg_file_3_1_load = load i11 %reg_file_3_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 213 'load' 'reg_file_3_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 214 [1/1] (0.42ns)   --->   "%tmp_3 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load, i16 %reg_file_3_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 214 'mux' 'tmp_3' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 215 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 216 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 216 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 217 [1/1] (0.42ns)   --->   "%tmp_4 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load, i16 %reg_file_4_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 217 'mux' 'tmp_4' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/2] (1.23ns)   --->   "%reg_file_5_0_load = load i11 %reg_file_5_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 218 'load' 'reg_file_5_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 219 [1/2] (1.23ns)   --->   "%reg_file_5_1_load = load i11 %reg_file_5_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 219 'load' 'reg_file_5_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 220 [1/1] (0.42ns)   --->   "%tmp_5 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load, i16 %reg_file_5_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 220 'mux' 'tmp_5' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/2] (1.23ns)   --->   "%reg_file_6_0_load = load i11 %reg_file_6_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 221 'load' 'reg_file_6_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 222 [1/2] (1.23ns)   --->   "%reg_file_6_1_load = load i11 %reg_file_6_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 222 'load' 'reg_file_6_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 223 [1/1] (0.42ns)   --->   "%tmp_6 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load, i16 %reg_file_6_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 223 'mux' 'tmp_6' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/2] (1.23ns)   --->   "%reg_file_7_0_load = load i11 %reg_file_7_0_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 224 'load' 'reg_file_7_0_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 225 [1/2] (1.23ns)   --->   "%reg_file_7_1_load = load i11 %reg_file_7_1_addr" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 225 'load' 'reg_file_7_1_load' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 226 [1/1] (0.42ns)   --->   "%tmp_7 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 226 'mux' 'tmp_7' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.72ns)   --->   "%tmp_8 = mux i16 @_ssdm_op_Mux.ap_auto.8f16.i3, i16 %tmp, i16 %tmp_1, i16 %tmp_2, i16 %tmp_3, i16 %tmp_4, i16 %tmp_5, i16 %tmp_6, i16 %tmp_7, i3 %trunc_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 227 'mux' 'tmp_8' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/2] (1.23ns)   --->   "%reg_file_0_0_load_1 = load i11 %reg_file_0_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 228 'load' 'reg_file_0_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 229 [1/2] (1.23ns)   --->   "%reg_file_0_1_load_1 = load i11 %reg_file_0_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 229 'load' 'reg_file_0_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 230 [1/1] (0.42ns)   --->   "%tmp_9 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_0_1_load_1, i16 %reg_file_0_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 230 'mux' 'tmp_9' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/2] (1.23ns)   --->   "%reg_file_1_0_load_1 = load i11 %reg_file_1_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 231 'load' 'reg_file_1_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 232 [1/2] (1.23ns)   --->   "%reg_file_1_1_load_1 = load i11 %reg_file_1_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 232 'load' 'reg_file_1_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 233 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_1_1_load_1, i16 %reg_file_1_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 233 'mux' 'tmp_s' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_1 = load i11 %reg_file_2_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 234 'load' 'reg_file_2_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 235 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_1 = load i11 %reg_file_2_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 235 'load' 'reg_file_2_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 236 [1/1] (0.42ns)   --->   "%tmp_10 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_1_load_1, i16 %reg_file_2_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 236 'mux' 'tmp_10' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/2] (1.23ns)   --->   "%reg_file_3_0_load_1 = load i11 %reg_file_3_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 237 'load' 'reg_file_3_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 238 [1/2] (1.23ns)   --->   "%reg_file_3_1_load_1 = load i11 %reg_file_3_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 238 'load' 'reg_file_3_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 239 [1/1] (0.42ns)   --->   "%tmp_11 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_1_load_1, i16 %reg_file_3_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 239 'mux' 'tmp_11' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/2] (1.23ns)   --->   "%reg_file_4_0_load_1 = load i11 %reg_file_4_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 240 'load' 'reg_file_4_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 241 [1/2] (1.23ns)   --->   "%reg_file_4_1_load_1 = load i11 %reg_file_4_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 241 'load' 'reg_file_4_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 242 [1/1] (0.42ns)   --->   "%tmp_12 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_1_load_1, i16 %reg_file_4_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 242 'mux' 'tmp_12' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/2] (1.23ns)   --->   "%reg_file_5_0_load_1 = load i11 %reg_file_5_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 243 'load' 'reg_file_5_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 244 [1/2] (1.23ns)   --->   "%reg_file_5_1_load_1 = load i11 %reg_file_5_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 244 'load' 'reg_file_5_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 245 [1/1] (0.42ns)   --->   "%tmp_13 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_1_load_1, i16 %reg_file_5_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 245 'mux' 'tmp_13' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_1 = load i11 %reg_file_6_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 246 'load' 'reg_file_6_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 247 [1/2] (1.23ns)   --->   "%reg_file_6_1_load_1 = load i11 %reg_file_6_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 247 'load' 'reg_file_6_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 248 [1/1] (0.42ns)   --->   "%tmp_14 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_1_load_1, i16 %reg_file_6_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 248 'mux' 'tmp_14' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_1 = load i11 %reg_file_7_0_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 249 'load' 'reg_file_7_0_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 250 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_1 = load i11 %reg_file_7_1_addr_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 250 'load' 'reg_file_7_1_load_1' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 251 [1/1] (0.42ns)   --->   "%tmp_15 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_1_load_1, i16 %reg_file_7_0_load_1, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 251 'mux' 'tmp_15' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.72ns)   --->   "%tmp_16 = mux i16 @_ssdm_op_Mux.ap_auto.8f16.i3, i16 %tmp_9, i16 %tmp_s, i16 %tmp_10, i16 %tmp_11, i16 %tmp_12, i16 %tmp_13, i16 %tmp_14, i16 %tmp_15, i3 %trunc_ln104" [asum-max-sharing/src/correlation.cpp:104]   --->   Operation 252 'mux' 'tmp_16' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/2] (1.23ns)   --->   "%reg_file_0_0_load_2 = load i11 %reg_file_0_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 253 'load' 'reg_file_0_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 254 [1/2] (1.23ns)   --->   "%reg_file_0_1_load_2 = load i11 %reg_file_0_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 254 'load' 'reg_file_0_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 255 [1/1] (0.42ns)   --->   "%tmp_17 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_0_0_load_2, i16 %reg_file_0_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 255 'mux' 'tmp_17' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 256 [1/2] (1.23ns)   --->   "%reg_file_1_0_load_2 = load i11 %reg_file_1_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 256 'load' 'reg_file_1_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 257 [1/2] (1.23ns)   --->   "%reg_file_1_1_load_2 = load i11 %reg_file_1_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 257 'load' 'reg_file_1_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 258 [1/1] (0.42ns)   --->   "%tmp_18 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_1_0_load_2, i16 %reg_file_1_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 258 'mux' 'tmp_18' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_2 = load i11 %reg_file_2_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 259 'load' 'reg_file_2_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 260 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_2 = load i11 %reg_file_2_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 260 'load' 'reg_file_2_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 261 [1/1] (0.42ns)   --->   "%tmp_19 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_2, i16 %reg_file_2_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 261 'mux' 'tmp_19' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/2] (1.23ns)   --->   "%reg_file_3_0_load_2 = load i11 %reg_file_3_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 262 'load' 'reg_file_3_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 263 [1/2] (1.23ns)   --->   "%reg_file_3_1_load_2 = load i11 %reg_file_3_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 263 'load' 'reg_file_3_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 264 [1/1] (0.42ns)   --->   "%tmp_20 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_0_load_2, i16 %reg_file_3_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 264 'mux' 'tmp_20' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/2] (1.23ns)   --->   "%reg_file_4_0_load_2 = load i11 %reg_file_4_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 265 'load' 'reg_file_4_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 266 [1/2] (1.23ns)   --->   "%reg_file_4_1_load_2 = load i11 %reg_file_4_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 266 'load' 'reg_file_4_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 267 [1/1] (0.42ns)   --->   "%tmp_21 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_0_load_2, i16 %reg_file_4_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 267 'mux' 'tmp_21' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/2] (1.23ns)   --->   "%reg_file_5_0_load_2 = load i11 %reg_file_5_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 268 'load' 'reg_file_5_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 269 [1/2] (1.23ns)   --->   "%reg_file_5_1_load_2 = load i11 %reg_file_5_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 269 'load' 'reg_file_5_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 270 [1/1] (0.42ns)   --->   "%tmp_22 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_0_load_2, i16 %reg_file_5_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 270 'mux' 'tmp_22' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_2 = load i11 %reg_file_6_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 271 'load' 'reg_file_6_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 272 [1/2] (1.23ns)   --->   "%reg_file_6_1_load_2 = load i11 %reg_file_6_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 272 'load' 'reg_file_6_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 273 [1/1] (0.42ns)   --->   "%tmp_23 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_0_load_2, i16 %reg_file_6_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 273 'mux' 'tmp_23' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_2 = load i11 %reg_file_7_0_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 274 'load' 'reg_file_7_0_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 275 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_2 = load i11 %reg_file_7_1_addr_2" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 275 'load' 'reg_file_7_1_load_2' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 276 [1/1] (0.42ns)   --->   "%tmp_24 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load_2, i16 %reg_file_7_1_load_2, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 276 'mux' 'tmp_24' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (0.72ns)   --->   "%tmp_25 = mux i16 @_ssdm_op_Mux.ap_auto.8f16.i3, i16 %tmp_17, i16 %tmp_18, i16 %tmp_19, i16 %tmp_20, i16 %tmp_21, i16 %tmp_22, i16 %tmp_23, i16 %tmp_24, i3 %trunc_ln104" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 277 'mux' 'tmp_25' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/2] (1.23ns)   --->   "%reg_file_0_0_load_3 = load i11 %reg_file_0_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 278 'load' 'reg_file_0_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 279 [1/2] (1.23ns)   --->   "%reg_file_0_1_load_3 = load i11 %reg_file_0_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 279 'load' 'reg_file_0_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 == 0 & !trunc_ln17_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 280 [1/1] (0.42ns)   --->   "%tmp_26 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_0_1_load_3, i16 %reg_file_0_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 280 'mux' 'tmp_26' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/2] (1.23ns)   --->   "%reg_file_1_0_load_3 = load i11 %reg_file_1_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 281 'load' 'reg_file_1_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 282 [1/2] (1.23ns)   --->   "%reg_file_1_1_load_3 = load i11 %reg_file_1_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 282 'load' 'reg_file_1_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 == 1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 283 [1/1] (0.42ns)   --->   "%tmp_27 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_1_1_load_3, i16 %reg_file_1_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 283 'mux' 'tmp_27' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_3 = load i11 %reg_file_2_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 284 'load' 'reg_file_2_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 285 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_3 = load i11 %reg_file_2_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 285 'load' 'reg_file_2_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 == 2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 286 [1/1] (0.42ns)   --->   "%tmp_28 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_1_load_3, i16 %reg_file_2_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 286 'mux' 'tmp_28' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/2] (1.23ns)   --->   "%reg_file_3_0_load_3 = load i11 %reg_file_3_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 287 'load' 'reg_file_3_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 288 [1/2] (1.23ns)   --->   "%reg_file_3_1_load_3 = load i11 %reg_file_3_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 288 'load' 'reg_file_3_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 == 3)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 289 [1/1] (0.42ns)   --->   "%tmp_29 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_3_1_load_3, i16 %reg_file_3_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 289 'mux' 'tmp_29' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/2] (1.23ns)   --->   "%reg_file_4_0_load_3 = load i11 %reg_file_4_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 290 'load' 'reg_file_4_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 291 [1/2] (1.23ns)   --->   "%reg_file_4_1_load_3 = load i11 %reg_file_4_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 291 'load' 'reg_file_4_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 == 4)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 292 [1/1] (0.42ns)   --->   "%tmp_30 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_4_1_load_3, i16 %reg_file_4_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 292 'mux' 'tmp_30' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/2] (1.23ns)   --->   "%reg_file_5_0_load_3 = load i11 %reg_file_5_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 293 'load' 'reg_file_5_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 294 [1/2] (1.23ns)   --->   "%reg_file_5_1_load_3 = load i11 %reg_file_5_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 294 'load' 'reg_file_5_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 == 5)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 295 [1/1] (0.42ns)   --->   "%tmp_31 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_5_1_load_3, i16 %reg_file_5_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 295 'mux' 'tmp_31' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/2] (1.23ns)   --->   "%reg_file_6_0_load_3 = load i11 %reg_file_6_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 296 'load' 'reg_file_6_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 297 [1/2] (1.23ns)   --->   "%reg_file_6_1_load_3 = load i11 %reg_file_6_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 297 'load' 'reg_file_6_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 == 6)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 298 [1/1] (0.42ns)   --->   "%tmp_32 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_6_1_load_3, i16 %reg_file_6_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 298 'mux' 'tmp_32' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/2] (1.23ns)   --->   "%reg_file_7_0_load_3 = load i11 %reg_file_7_0_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 299 'load' 'reg_file_7_0_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 300 [1/2] (1.23ns)   --->   "%reg_file_7_1_load_3 = load i11 %reg_file_7_1_addr_3" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 300 'load' 'reg_file_7_1_load_3' <Predicate = (!icmp_ln91 & trunc_ln104 != 0 & !trunc_ln17_1 & trunc_ln104 != 1 & trunc_ln104 != 2 & trunc_ln104 != 3 & trunc_ln104 != 4 & trunc_ln104 != 5 & trunc_ln104 != 6 & trunc_ln104 == 7)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 301 [1/1] (0.42ns)   --->   "%tmp_33 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_1_load_3, i16 %reg_file_7_0_load_3, i1 %trunc_ln17_1" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 301 'mux' 'tmp_33' <Predicate = (!icmp_ln91)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.72ns)   --->   "%tmp_34 = mux i16 @_ssdm_op_Mux.ap_auto.8f16.i3, i16 %tmp_26, i16 %tmp_27, i16 %tmp_28, i16 %tmp_29, i16 %tmp_30, i16 %tmp_31, i16 %tmp_32, i16 %tmp_33, i3 %trunc_ln104" [asum-max-sharing/src/correlation.cpp:105]   --->   Operation 302 'mux' 'tmp_34' <Predicate = (!icmp_ln91)> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 312 'ret' 'ret_ln0' <Predicate = (icmp_ln91)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%specpipeline_ln92 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [asum-max-sharing/src/correlation.cpp:92]   --->   Operation 303 'specpipeline' 'specpipeline_ln92' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [asum-max-sharing/src/correlation.cpp:15]   --->   Operation 304 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i16 %tmp_8" [asum-max-sharing/src/correlation.cpp:27]   --->   Operation 305 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i16 %tmp_16" [asum-max-sharing/src/correlation.cpp:28]   --->   Operation 306 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i16 %tmp_25" [asum-max-sharing/src/correlation.cpp:29]   --->   Operation 307 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i16 %tmp_34" [asum-max-sharing/src/correlation.cpp:30]   --->   Operation 308 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%ret_V = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16, i16 %bitcast_ln30, i16 %bitcast_ln29, i16 %bitcast_ln28, i16 %bitcast_ln27"   --->   Operation 309 'bitconcatenate' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (7.30ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %data_addr, i64 %ret_V, i8 255" [asum-max-sharing/src/correlation.cpp:106]   --->   Operation 310 'write' 'write_ln106' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln91 = br void %for.body" [asum-max-sharing/src/correlation.cpp:91]   --->   Operation 311 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('idx') [22]  (0 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'idx' [42]  (0.427 ns)

 <State 2>: 2.88ns
The critical path consists of the following:
	'load' operation ('j_load', asum-max-sharing/src/correlation.cpp:17) on local variable 'j' [57]  (0 ns)
	'add' operation ('j', asum-max-sharing/src/correlation.cpp:107) [247]  (1.02 ns)
	'icmp' operation ('icmp_ln108', asum-max-sharing/src/correlation.cpp:108) [248]  (0.991 ns)
	'select' operation ('j', asum-max-sharing/src/correlation.cpp:108) [256]  (0.449 ns)
	'store' operation ('store_ln91', asum-max-sharing/src/correlation.cpp:91) of variable 'j', asum-max-sharing/src/correlation.cpp:108 on local variable 'j' [258]  (0.427 ns)

 <State 3>: 2.85ns
The critical path consists of the following:
	'add' operation ('addr', asum-max-sharing/src/correlation.cpp:17) [64]  (0.809 ns)
	'add' operation ('add_ln104', asum-max-sharing/src/correlation.cpp:104) [109]  (0.809 ns)
	'getelementptr' operation ('reg_file_0_0_addr_1', asum-max-sharing/src/correlation.cpp:104) [112]  (0 ns)
	'load' operation ('reg_file_0_0_load_1', asum-max-sharing/src/correlation.cpp:104) on array 'reg_file_0_0' [128]  (1.24 ns)

 <State 4>: 2.39ns
The critical path consists of the following:
	'load' operation ('reg_file_0_0_load', asum-max-sharing/src/correlation.cpp:104) on array 'reg_file_0_0' [84]  (1.24 ns)
	'mux' operation ('tmp', asum-max-sharing/src/correlation.cpp:104) [86]  (0.427 ns)
	'mux' operation ('tmp_8', asum-max-sharing/src/correlation.cpp:104) [108]  (0.721 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln106', asum-max-sharing/src/correlation.cpp:106) on port 'data' (asum-max-sharing/src/correlation.cpp:106) [246]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
