# 
# IC Compiler II write_def
# Release      : T-2022.03
# User Name    : jjt
# Date         : Sun Jun 29 21:05:39 2025
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN spi_rx ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( -1672 -1672 ) ( -1672 21736 ) ( 21736 21736 ) ( 21736 -1672 ) ;
ROW unit_row_1 unit 0 0 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_2 unit 0 1672 N DO 132 BY 1 STEP 152 0 ;
ROW unit_row_3 unit 0 3344 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_4 unit 0 5016 N DO 132 BY 1 STEP 152 0 ;
ROW unit_row_5 unit 0 6688 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_6 unit 0 8360 N DO 132 BY 1 STEP 152 0 ;
ROW unit_row_7 unit 0 10032 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_8 unit 0 11704 N DO 132 BY 1 STEP 152 0 ;
ROW unit_row_9 unit 0 13376 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_10 unit 0 15048 N DO 132 BY 1 STEP 152 0 ;
ROW unit_row_11 unit 0 16720 FS DO 132 BY 1 STEP 152 0 ;
ROW unit_row_12 unit 0 18392 N DO 132 BY 1 STEP 152 0 ;
TRACKS Y -1672 DO 155 STEP 152 LAYER M1 ;
TRACKS X -1672 DO 155 STEP 152 LAYER M1 ;
TRACKS Y -1672 DO 155 STEP 152 LAYER M2 ;
TRACKS X -1672 DO 155 STEP 152 LAYER M2 ;
TRACKS Y -1520 DO 77 STEP 304 LAYER M3 ;
TRACKS X -1520 DO 77 STEP 304 LAYER M3 ;
TRACKS Y -1520 DO 77 STEP 304 LAYER M4 ;
TRACKS X -1520 DO 77 STEP 304 LAYER M4 ;
TRACKS Y -1216 DO 38 STEP 608 LAYER M5 ;
TRACKS X -1216 DO 38 STEP 608 LAYER M5 ;
TRACKS Y -1216 DO 38 STEP 608 LAYER M6 ;
TRACKS X -1216 DO 38 STEP 608 LAYER M6 ;
TRACKS Y -1216 DO 19 STEP 1216 LAYER M7 ;
TRACKS X -1216 DO 19 STEP 1216 LAYER M7 ;
TRACKS Y -1216 DO 19 STEP 1216 LAYER M8 ;
TRACKS X -1216 DO 19 STEP 1216 LAYER M8 ;
TRACKS Y 0 DO 9 STEP 2432 LAYER M9 ;
TRACKS X 0 DO 9 STEP 2432 LAYER M9 ;
TRACKS Y 0 DO 5 STEP 4864 LAYER MRDL ;
TRACKS X 0 DO 5 STEP 4864 LAYER MRDL ;
VIAS 3 ;
 - VIA12SQ_C_1_2 + VIARULE VIA12SQ_C
   + CUTSIZE 50 50
   + LAYERS M1 VIA1 M2
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 1 2
   + PATTERN 1_C ;
 - VIA78SQ_C_3_1 + VIARULE VIA78SQ_C
   + CUTSIZE 50 50
   + LAYERS M7 VIA7 M8
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 3 1
   + PATTERN 3_8 ;
 - VIA78SQ_C_3_3 + VIARULE VIA78SQ_C
   + CUTSIZE 50 50
   + LAYERS M7 VIA7 M8
   + CUTSPACING 70 70
   + ENCLOSURE 30 5 5 30
   + ROWCOL 3 3
   + PATTERN 3_E ;
END VIAS
NONDEFAULTRULES 3 ;
 - CTS_NDR_2w2s
   + LAYER M2 WIDTH 100 SPACING 100
   + LAYER M3 WIDTH 112 SPACING 112
   + LAYER M4 WIDTH 112 SPACING 112
   + LAYER M5 WIDTH 112 SPACING 112
   + LAYER M6 WIDTH 112 SPACING 112
   + LAYER M7 WIDTH 112 SPACING 112
   + LAYER M8 WIDTH 112 SPACING 112
   + LAYER M9 WIDTH 112 SPACING 112
   + LAYER MRDL WIDTH 320 SPACING 320 ;
 - ndr_2w2s
   + HARDSPACING
   + LAYER M1 WIDTH 100 SPACING 100
   + LAYER M2 WIDTH 112 SPACING 112
   + LAYER M3 WIDTH 112 SPACING 112
   + LAYER M4 WIDTH 112 SPACING 112
   + LAYER M5 WIDTH 112 SPACING 112
   + LAYER M6 WIDTH 112 SPACING 112
   + LAYER M7 WIDTH 112 SPACING 112
   + LAYER M8 WIDTH 112 SPACING 112
   + LAYER M9 WIDTH 320 SPACING 320
   + LAYER MRDL WIDTH 4000 SPACING 4000 ;
 - ndr_2w2s_manual
   + LAYER M1 WIDTH 100 SPACING 100
   + LAYER M2 WIDTH 112 SPACING 112
   + LAYER M3 WIDTH 112 SPACING 112
   + LAYER M4 WIDTH 112 SPACING 112
   + LAYER M5 WIDTH 112 SPACING 112
   + LAYER M6 WIDTH 112 SPACING 112
   + LAYER M7 WIDTH 112 SPACING 112
   + LAYER M8 WIDTH 112 SPACING 112
   + LAYER M9 WIDTH 320 SPACING 320
   + LAYER MRDL WIDTH 2000 SPACING 2000 ;
END NONDEFAULTRULES
COMPONENTS 297 ;
 - clk_gate_bit_count_reg/main_gate AND2X1_RVT + PLACED ( 8968 8360 ) N ;
 - xofiller!SHFILL1_HVT!x3040y16720 SHFILL1_HVT + SOURCE DIST + PLACED ( 304 1672 ) N ;
 - clk_gate_bit_count_reg/latch LATCHX1_RVT + PLACED ( 7904 11704 ) FN ;
 - CTS_ZCTSBUF_92_181 NBUFFX2_LVT + PLACED ( 10184 8360 ) N ;
 - clk_gate_rx_data_r_reg/main_gate AND2X1_RVT + PLACED ( 13680 10032 ) FS ;
 - CLKOPT_ctmTdsLR_1_290 OA221X1_LVT + PLACED ( 304 3344 ) FS ;
 - clk_gate_rx_data_r_reg/latch LATCHX1_RVT + PLACED ( 7904 15048 ) FN ;
 - clk_gate_rx_data_r_reg/U2 INVX1_RVT + PLACED ( 10944 15048 ) N ;
 - sck_sync1_reg DFFARX1_RVT + PLACED ( 304 11704 ) N ;
 - sck_sync2_reg DFFARX1_RVT + PLACED ( 456 16720 ) FS ;
 - bit_count_reg\[0\] DFFARX1_RVT + PLACED ( 6384 3344 ) FS ;
 - rx_valid_r_reg DFFARX1_RVT + PLACED ( 10640 16720 ) FS ;
 - state_reg\[0\] DFFARX1_RVT + PLACED ( 304 10032 ) FS ;
 - state_reg\[1\] DFFARX1_RVT + PLACED ( 304 6688 ) FS ;
 - bit_count_reg\[1\] DFFARX1_RVT + PLACED ( 2128 3344 ) FS ;
 - bit_count_reg\[2\] DFFARX1_RVT + PLACED ( 7904 5016 ) FN ;
 - shift_reg_reg\[0\] DFFARX1_RVT + PLACED ( 6384 6688 ) FS ;
 - shift_reg_reg\[1\] DFFARX1_RVT + PLACED ( 10640 6688 ) FS ;
 - shift_reg_reg\[2\] DFFARX1_RVT + PLACED ( 10640 3344 ) FS ;
 - shift_reg_reg\[3\] DFFARX1_RVT + PLACED ( 10640 1672 ) N ;
 - shift_reg_reg\[4\] DFFARX1_RVT + PLACED ( 15504 1672 ) N ;
 - shift_reg_reg\[5\] DFFARX1_RVT + PLACED ( 7296 10032 ) FS ;
 - shift_reg_reg\[6\] DFFARX1_RVT + PLACED ( 11400 8360 ) N ;
 - rx_data_r_reg\[7\] DFFARX1_RVT + PLACED ( 15504 16720 ) FS ;
 - rx_data_r_reg\[6\] DFFARX1_RVT + PLACED ( 10640 13376 ) FS ;
 - rx_data_r_reg\[5\] DFFARX1_RVT + PLACED ( 15504 10032 ) FS ;
 - rx_data_r_reg\[4\] DFFARX1_RVT + PLACED ( 15504 11704 ) N ;
 - rx_data_r_reg\[3\] DFFARX1_RVT + PLACED ( 15504 5016 ) N ;
 - rx_data_r_reg\[2\] DFFARX1_RVT + PLACED ( 15504 13376 ) FS ;
 - rx_data_r_reg\[1\] DFFARX1_RVT + PLACED ( 15504 6688 ) FS ;
 - rx_data_r_reg\[0\] DFFARX1_RVT + PLACED ( 11096 11704 ) N ;
 - cs_sync1_reg DFFASX1_RVT + PLACED ( 304 15048 ) N ;
 - cs_sync2_reg DFFASX1_RVT + PLACED ( 4408 13376 ) FS ;
 - U24 NAND2X0_RVT + PLACED ( 2280 1672 ) FN ;
 - U25 INVX1_RVT + PLACED ( 3192 1672 ) N ;
 - U26 AND3X1_RVT + PLACED ( 2736 13376 ) FS ;
 - U27 NAND4X0_RVT + PLACED ( 5016 5016 ) FN ;
 - U28 INVX1_RVT + PLACED ( 6688 8360 ) N ;
 - U29 NAND3X0_RVT + PLACED ( 456 1672 ) N ;
 - xofiller!SHFILL2_HVT!x19760y16720 SHFILL2_HVT + SOURCE DIST + PLACED ( 1976 1672 ) N ;
 - CLKOPT_ctmTdsLR_1_291 OA221X1_LVT + PLACED ( 2280 5016 ) N ;
 - xofiller!SHFILL3_HVT!x15200y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 1520 1672 ) N ;
 - xofiller!SHFILL1_HVT!x48640y16720 SHFILL1_HVT + SOURCE DIST + PLACED ( 4864 1672 ) N ;
 - xofiller!SHFILL3_HVT!x44080y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 4408 1672 ) N ;
 - xofiller!SHFILL3_HVT!x39520y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 3952 1672 ) N ;
 - U37 NOR2X0_RVT + PLACED ( 5016 1672 ) N ;
 - U38 OA21X1_RVT + PLACED ( 5168 11704 ) N ;
 - U39 OA221X1_RVT + PLACED ( 4560 6688 ) S ;
 - U40 OA21X1_RVT + PLACED ( 2432 8360 ) FN ;
 - U41 OA222X1_RVT + PLACED ( 4560 10032 ) S ;
 - xofiller!SHFILL3_HVT!x69920y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 6992 1672 ) N ;
 - tapfiller!SHFILL3_HVT!0 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 1672 ) N ;
 - tapfiller!SHFILL3_HVT!1 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 3344 ) FS ;
 - tapfiller!SHFILL3_HVT!2 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 5016 ) N ;
 - tapfiller!SHFILL3_HVT!3 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 6688 ) FS ;
 - tapfiller!SHFILL3_HVT!4 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 8360 ) N ;
 - tapfiller!SHFILL3_HVT!5 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 10032 ) FS ;
 - tapfiller!SHFILL3_HVT!6 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 11704 ) N ;
 - boundarycell!SHFILL3_HVT!0 SHFILL3_HVT + SOURCE DIST + FIXED ( 0 0 ) FS ;
 - boundarycell!SHFILL3_HVT!1 SHFILL3_HVT + SOURCE DIST + FIXED ( 456 0 ) FS ;
 - boundarycell!SHFILL3_HVT!2 SHFILL3_HVT + SOURCE DIST + FIXED ( 912 0 ) FS ;
 - boundarycell!SHFILL3_HVT!3 SHFILL3_HVT + SOURCE DIST + FIXED ( 1368 0 ) FS ;
 - boundarycell!SHFILL3_HVT!4 SHFILL3_HVT + SOURCE DIST + FIXED ( 1824 0 ) FS ;
 - boundarycell!SHFILL3_HVT!5 SHFILL3_HVT + SOURCE DIST + FIXED ( 2280 0 ) FS ;
 - boundarycell!SHFILL3_HVT!6 SHFILL3_HVT + SOURCE DIST + FIXED ( 2736 0 ) FS ;
 - boundarycell!SHFILL3_HVT!7 SHFILL3_HVT + SOURCE DIST + FIXED ( 3192 0 ) FS ;
 - boundarycell!SHFILL3_HVT!8 SHFILL3_HVT + SOURCE DIST + FIXED ( 3648 0 ) FS ;
 - boundarycell!SHFILL3_HVT!9 SHFILL3_HVT + SOURCE DIST + FIXED ( 4104 0 ) FS ;
 - boundarycell!SHFILL3_HVT!10 SHFILL3_HVT + SOURCE DIST + FIXED ( 4560 0 ) FS ;
 - boundarycell!SHFILL3_HVT!11 SHFILL3_HVT + SOURCE DIST + FIXED ( 5016 0 ) FS ;
 - boundarycell!SHFILL3_HVT!12 SHFILL3_HVT + SOURCE DIST + FIXED ( 5472 0 ) FS ;
 - boundarycell!SHFILL3_HVT!13 SHFILL3_HVT + SOURCE DIST + FIXED ( 5928 0 ) FS ;
 - boundarycell!SHFILL3_HVT!14 SHFILL3_HVT + SOURCE DIST + FIXED ( 6384 0 ) FS ;
 - boundarycell!SHFILL3_HVT!15 SHFILL3_HVT + SOURCE DIST + FIXED ( 6840 0 ) FS ;
 - boundarycell!SHFILL3_HVT!16 SHFILL3_HVT + SOURCE DIST + FIXED ( 7296 0 ) FS ;
 - boundarycell!SHFILL3_HVT!17 SHFILL3_HVT + SOURCE DIST + FIXED ( 7752 0 ) FS ;
 - boundarycell!SHFILL3_HVT!18 SHFILL3_HVT + SOURCE DIST + FIXED ( 8208 0 ) FS ;
 - boundarycell!SHFILL3_HVT!19 SHFILL3_HVT + SOURCE DIST + FIXED ( 8664 0 ) FS ;
 - boundarycell!SHFILL3_HVT!20 SHFILL3_HVT + SOURCE DIST + FIXED ( 9120 0 ) FS ;
 - boundarycell!SHFILL3_HVT!21 SHFILL3_HVT + SOURCE DIST + FIXED ( 9576 0 ) FS ;
 - boundarycell!SHFILL3_HVT!22 SHFILL3_HVT + SOURCE DIST + FIXED ( 10032 0 ) FS ;
 - boundarycell!SHFILL3_HVT!23 SHFILL3_HVT + SOURCE DIST + FIXED ( 10488 0 ) FS ;
 - boundarycell!SHFILL3_HVT!24 SHFILL3_HVT + SOURCE DIST + FIXED ( 10944 0 ) FS ;
 - boundarycell!SHFILL3_HVT!25 SHFILL3_HVT + SOURCE DIST + FIXED ( 11400 0 ) FS ;
 - boundarycell!SHFILL3_HVT!26 SHFILL3_HVT + SOURCE DIST + FIXED ( 11856 0 ) FS ;
 - boundarycell!SHFILL3_HVT!27 SHFILL3_HVT + SOURCE DIST + FIXED ( 12312 0 ) FS ;
 - boundarycell!SHFILL3_HVT!28 SHFILL3_HVT + SOURCE DIST + FIXED ( 12768 0 ) FS ;
 - boundarycell!SHFILL3_HVT!29 SHFILL3_HVT + SOURCE DIST + FIXED ( 13224 0 ) FS ;
 - boundarycell!SHFILL3_HVT!30 SHFILL3_HVT + SOURCE DIST + FIXED ( 13680 0 ) FS ;
 - boundarycell!SHFILL3_HVT!31 SHFILL3_HVT + SOURCE DIST + FIXED ( 14136 0 ) FS ;
 - boundarycell!SHFILL3_HVT!32 SHFILL3_HVT + SOURCE DIST + FIXED ( 14592 0 ) FS ;
 - boundarycell!SHFILL3_HVT!33 SHFILL3_HVT + SOURCE DIST + FIXED ( 15048 0 ) FS ;
 - boundarycell!SHFILL3_HVT!34 SHFILL3_HVT + SOURCE DIST + FIXED ( 15504 0 ) FS ;
 - boundarycell!SHFILL3_HVT!35 SHFILL3_HVT + SOURCE DIST + FIXED ( 15960 0 ) FS ;
 - boundarycell!SHFILL3_HVT!36 SHFILL3_HVT + SOURCE DIST + FIXED ( 16416 0 ) FS ;
 - boundarycell!SHFILL3_HVT!37 SHFILL3_HVT + SOURCE DIST + FIXED ( 16872 0 ) FS ;
 - boundarycell!SHFILL3_HVT!38 SHFILL3_HVT + SOURCE DIST + FIXED ( 17328 0 ) FS ;
 - boundarycell!SHFILL3_HVT!39 SHFILL3_HVT + SOURCE DIST + FIXED ( 17784 0 ) FS ;
 - boundarycell!SHFILL3_HVT!40 SHFILL3_HVT + SOURCE DIST + FIXED ( 18240 0 ) FS ;
 - boundarycell!SHFILL3_HVT!41 SHFILL3_HVT + SOURCE DIST + FIXED ( 18696 0 ) FS ;
 - boundarycell!SHFILL3_HVT!42 SHFILL3_HVT + SOURCE DIST + FIXED ( 19152 0 ) FS ;
 - boundarycell!SHFILL3_HVT!43 SHFILL3_HVT + SOURCE DIST + FIXED ( 19608 0 ) FS ;
 - boundarycell!SHFILL2_HVT!44 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 1672 ) N ;
 - boundarycell!SHFILL2_HVT!45 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 1672 ) N ;
 - boundarycell!SHFILL2_HVT!46 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 3344 ) FS ;
 - boundarycell!SHFILL2_HVT!47 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 3344 ) FS ;
 - boundarycell!SHFILL2_HVT!48 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 5016 ) N ;
 - boundarycell!SHFILL2_HVT!49 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 5016 ) N ;
 - boundarycell!SHFILL2_HVT!50 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 6688 ) FS ;
 - boundarycell!SHFILL2_HVT!51 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 6688 ) FS ;
 - boundarycell!SHFILL2_HVT!52 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 8360 ) N ;
 - boundarycell!SHFILL2_HVT!53 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 8360 ) N ;
 - boundarycell!SHFILL2_HVT!54 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 10032 ) FS ;
 - boundarycell!SHFILL2_HVT!55 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 10032 ) FS ;
 - boundarycell!SHFILL2_HVT!56 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 11704 ) N ;
 - boundarycell!SHFILL2_HVT!57 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 11704 ) N ;
 - boundarycell!SHFILL2_HVT!58 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 13376 ) FS ;
 - boundarycell!SHFILL2_HVT!59 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 13376 ) FS ;
 - boundarycell!SHFILL2_HVT!60 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 15048 ) N ;
 - boundarycell!SHFILL2_HVT!61 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 15048 ) N ;
 - boundarycell!SHFILL2_HVT!62 SHFILL2_HVT + SOURCE DIST + FIXED ( 0 16720 ) FS ;
 - boundarycell!SHFILL2_HVT!63 SHFILL2_HVT + SOURCE DIST + FIXED ( 19760 16720 ) FS ;
 - boundarycell!SHFILL3_HVT!64 SHFILL3_HVT + SOURCE DIST + FIXED ( 0 18392 ) N ;
 - boundarycell!SHFILL3_HVT!65 SHFILL3_HVT + SOURCE DIST + FIXED ( 456 18392 ) N ;
 - boundarycell!SHFILL3_HVT!66 SHFILL3_HVT + SOURCE DIST + FIXED ( 912 18392 ) N ;
 - boundarycell!SHFILL3_HVT!67 SHFILL3_HVT + SOURCE DIST + FIXED ( 1368 18392 ) N ;
 - boundarycell!SHFILL3_HVT!68 SHFILL3_HVT + SOURCE DIST + FIXED ( 1824 18392 ) N ;
 - boundarycell!SHFILL3_HVT!69 SHFILL3_HVT + SOURCE DIST + FIXED ( 2280 18392 ) N ;
 - boundarycell!SHFILL3_HVT!70 SHFILL3_HVT + SOURCE DIST + FIXED ( 2736 18392 ) N ;
 - boundarycell!SHFILL3_HVT!71 SHFILL3_HVT + SOURCE DIST + FIXED ( 3192 18392 ) N ;
 - boundarycell!SHFILL3_HVT!72 SHFILL3_HVT + SOURCE DIST + FIXED ( 3648 18392 ) N ;
 - boundarycell!SHFILL3_HVT!73 SHFILL3_HVT + SOURCE DIST + FIXED ( 4104 18392 ) N ;
 - boundarycell!SHFILL3_HVT!74 SHFILL3_HVT + SOURCE DIST + FIXED ( 4560 18392 ) N ;
 - boundarycell!SHFILL3_HVT!75 SHFILL3_HVT + SOURCE DIST + FIXED ( 5016 18392 ) N ;
 - boundarycell!SHFILL3_HVT!76 SHFILL3_HVT + SOURCE DIST + FIXED ( 5472 18392 ) N ;
 - boundarycell!SHFILL3_HVT!77 SHFILL3_HVT + SOURCE DIST + FIXED ( 5928 18392 ) N ;
 - boundarycell!SHFILL3_HVT!78 SHFILL3_HVT + SOURCE DIST + FIXED ( 6384 18392 ) N ;
 - boundarycell!SHFILL3_HVT!79 SHFILL3_HVT + SOURCE DIST + FIXED ( 6840 18392 ) N ;
 - boundarycell!SHFILL3_HVT!80 SHFILL3_HVT + SOURCE DIST + FIXED ( 7296 18392 ) N ;
 - boundarycell!SHFILL3_HVT!81 SHFILL3_HVT + SOURCE DIST + FIXED ( 7752 18392 ) N ;
 - boundarycell!SHFILL3_HVT!82 SHFILL3_HVT + SOURCE DIST + FIXED ( 8208 18392 ) N ;
 - boundarycell!SHFILL3_HVT!83 SHFILL3_HVT + SOURCE DIST + FIXED ( 8664 18392 ) N ;
 - boundarycell!SHFILL3_HVT!84 SHFILL3_HVT + SOURCE DIST + FIXED ( 9120 18392 ) N ;
 - boundarycell!SHFILL3_HVT!85 SHFILL3_HVT + SOURCE DIST + FIXED ( 9576 18392 ) N ;
 - boundarycell!SHFILL3_HVT!86 SHFILL3_HVT + SOURCE DIST + FIXED ( 10032 18392 ) N ;
 - boundarycell!SHFILL3_HVT!87 SHFILL3_HVT + SOURCE DIST + FIXED ( 10488 18392 ) N ;
 - boundarycell!SHFILL3_HVT!88 SHFILL3_HVT + SOURCE DIST + FIXED ( 10944 18392 ) N ;
 - boundarycell!SHFILL3_HVT!89 SHFILL3_HVT + SOURCE DIST + FIXED ( 11400 18392 ) N ;
 - boundarycell!SHFILL3_HVT!90 SHFILL3_HVT + SOURCE DIST + FIXED ( 11856 18392 ) N ;
 - boundarycell!SHFILL3_HVT!91 SHFILL3_HVT + SOURCE DIST + FIXED ( 12312 18392 ) N ;
 - boundarycell!SHFILL3_HVT!92 SHFILL3_HVT + SOURCE DIST + FIXED ( 12768 18392 ) N ;
 - boundarycell!SHFILL3_HVT!93 SHFILL3_HVT + SOURCE DIST + FIXED ( 13224 18392 ) N ;
 - boundarycell!SHFILL3_HVT!94 SHFILL3_HVT + SOURCE DIST + FIXED ( 13680 18392 ) N ;
 - boundarycell!SHFILL3_HVT!95 SHFILL3_HVT + SOURCE DIST + FIXED ( 14136 18392 ) N ;
 - boundarycell!SHFILL3_HVT!96 SHFILL3_HVT + SOURCE DIST + FIXED ( 14592 18392 ) N ;
 - boundarycell!SHFILL3_HVT!97 SHFILL3_HVT + SOURCE DIST + FIXED ( 15048 18392 ) N ;
 - boundarycell!SHFILL3_HVT!98 SHFILL3_HVT + SOURCE DIST + FIXED ( 15504 18392 ) N ;
 - boundarycell!SHFILL3_HVT!99 SHFILL3_HVT + SOURCE DIST + FIXED ( 15960 18392 ) N ;
 - boundarycell!SHFILL3_HVT!100 SHFILL3_HVT + SOURCE DIST + FIXED ( 16416 18392 ) N ;
 - boundarycell!SHFILL3_HVT!101 SHFILL3_HVT + SOURCE DIST + FIXED ( 16872 18392 ) N ;
 - boundarycell!SHFILL3_HVT!102 SHFILL3_HVT + SOURCE DIST + FIXED ( 17328 18392 ) N ;
 - boundarycell!SHFILL3_HVT!103 SHFILL3_HVT + SOURCE DIST + FIXED ( 17784 18392 ) N ;
 - boundarycell!SHFILL3_HVT!104 SHFILL3_HVT + SOURCE DIST + FIXED ( 18240 18392 ) N ;
 - boundarycell!SHFILL3_HVT!105 SHFILL3_HVT + SOURCE DIST + FIXED ( 18696 18392 ) N ;
 - boundarycell!SHFILL3_HVT!106 SHFILL3_HVT + SOURCE DIST + FIXED ( 19152 18392 ) N ;
 - boundarycell!SHFILL3_HVT!107 SHFILL3_HVT + SOURCE DIST + FIXED ( 19608 18392 ) N ;
 - tapfiller!SHFILL3_HVT!7 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 13376 ) FS ;
 - tapfiller!SHFILL3_HVT!8 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 15048 ) N ;
 - tapfiller!SHFILL3_HVT!9 SHFILL3_HVT + SOURCE DIST + FIXED ( 7448 16720 ) FS ;
 - tapfiller!SHFILL3_HVT!10 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 1672 ) N ;
 - tapfiller!SHFILL3_HVT!11 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 15048 ) N ;
 - tapfiller!SHFILL3_HVT!12 SHFILL3_HVT + SOURCE DIST + FIXED ( 14896 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x65360y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 6536 1672 ) N ;
 - xofiller!SHFILL3_HVT!x101840y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 10184 1672 ) N ;
 - xofiller!SHFILL3_HVT!x97280y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 9728 1672 ) N ;
 - xofiller!SHFILL3_HVT!x92720y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 9272 1672 ) N ;
 - xofiller!SHFILL3_HVT!x88160y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 8816 1672 ) N ;
 - xofiller!SHFILL3_HVT!x83600y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 8360 1672 ) N ;
 - xofiller!SHFILL3_HVT!x79040y16720 SHFILL3_HVT + SOURCE DIST + PLACED ( 7904 1672 ) N ;
 - xofiller!SHFILL1_HVT!x153520y16720 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 1672 ) N ;
 - xofiller!SHFILL2_HVT!x194560y33440 SHFILL2_HVT + SOURCE DIST + PLACED ( 19456 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x190000y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 19000 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x185440y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 18544 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x180880y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 18088 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x176320y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 17632 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x171760y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 17176 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x167200y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 16720 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x162640y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 16264 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x158080y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 15808 3344 ) FS ;
 - xofiller!SHFILL3_HVT!x153520y33440 SHFILL3_HVT + SOURCE DIST + PLACED ( 15352 3344 ) FS ;
 - xofiller!SHFILL1_HVT!x21280y50160 SHFILL1_HVT + SOURCE DIST + PLACED ( 2128 5016 ) N ;
 - xofiller!SHFILL3_HVT!x16720y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 1672 5016 ) N ;
 - xofiller!SHFILL3_HVT!x12160y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 1216 5016 ) N ;
 - xofiller!SHFILL3_HVT!x7600y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 760 5016 ) N ;
 - xofiller!SHFILL3_HVT!x3040y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 304 5016 ) N ;
 - xofiller!SHFILL3_HVT!x45600y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 4560 5016 ) N ;
 - xofiller!SHFILL3_HVT!x41040y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 4104 5016 ) N ;
 - xofiller!SHFILL2_HVT!x71440y50160 SHFILL2_HVT + SOURCE DIST + PLACED ( 7144 5016 ) N ;
 - xofiller!SHFILL3_HVT!x66880y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 6688 5016 ) N ;
 - xofiller!SHFILL3_HVT!x62320y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 6232 5016 ) N ;
 - xofiller!SHFILL1_HVT!x153520y50160 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 5016 ) N ;
 - xofiller!SHFILL3_HVT!x148960y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 14896 5016 ) N ;
 - xofiller!SHFILL3_HVT!x144400y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 14440 5016 ) N ;
 - xofiller!SHFILL3_HVT!x139840y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 13984 5016 ) N ;
 - xofiller!SHFILL3_HVT!x135280y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 13528 5016 ) N ;
 - xofiller!SHFILL3_HVT!x130720y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 13072 5016 ) N ;
 - xofiller!SHFILL3_HVT!x126160y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 12616 5016 ) N ;
 - xofiller!SHFILL3_HVT!x121600y50160 SHFILL3_HVT + SOURCE DIST + PLACED ( 12160 5016 ) N ;
 - xofiller!SHFILL1_HVT!x153520y66880 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 6688 ) FS ;
 - xofiller!SHFILL2_HVT!x21280y83600 SHFILL2_HVT + SOURCE DIST + PLACED ( 2128 8360 ) N ;
 - xofiller!SHFILL3_HVT!x16720y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 1672 8360 ) N ;
 - xofiller!SHFILL3_HVT!x12160y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 1216 8360 ) N ;
 - xofiller!SHFILL3_HVT!x7600y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 760 8360 ) N ;
 - xofiller!SHFILL3_HVT!x3040y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 304 8360 ) N ;
 - xofiller!SHFILL3_HVT!x62320y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 6232 8360 ) N ;
 - xofiller!SHFILL3_HVT!x57760y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 5776 8360 ) N ;
 - xofiller!SHFILL3_HVT!x53200y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 5320 8360 ) N ;
 - xofiller!SHFILL3_HVT!x48640y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 4864 8360 ) N ;
 - xofiller!SHFILL3_HVT!x44080y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 4408 8360 ) N ;
 - xofiller!SHFILL3_HVT!x39520y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 3952 8360 ) N ;
 - xofiller!SHFILL1_HVT!x88160y83600 SHFILL1_HVT + SOURCE DIST + PLACED ( 8816 8360 ) N ;
 - xofiller!SHFILL3_HVT!x83600y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 8360 8360 ) N ;
 - xofiller!SHFILL3_HVT!x79040y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 7904 8360 ) N ;
 - xofiller!SHFILL3_HVT!x193040y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 19304 8360 ) N ;
 - xofiller!SHFILL3_HVT!x188480y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 18848 8360 ) N ;
 - xofiller!SHFILL3_HVT!x183920y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 18392 8360 ) N ;
 - xofiller!SHFILL3_HVT!x179360y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 17936 8360 ) N ;
 - xofiller!SHFILL3_HVT!x174800y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 17480 8360 ) N ;
 - xofiller!SHFILL3_HVT!x170240y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 17024 8360 ) N ;
 - xofiller!SHFILL3_HVT!x165680y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 16568 8360 ) N ;
 - xofiller!SHFILL3_HVT!x161120y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 16112 8360 ) N ;
 - xofiller!SHFILL3_HVT!x156560y83600 SHFILL3_HVT + SOURCE DIST + PLACED ( 15656 8360 ) N ;
 - xofiller!SHFILL2_HVT!x69920y100320 SHFILL2_HVT + SOURCE DIST + PLACED ( 6992 10032 ) FS ;
 - xofiller!SHFILL3_HVT!x65360y100320 SHFILL3_HVT + SOURCE DIST + PLACED ( 6536 10032 ) FS ;
 - xofiller!SHFILL2_HVT!x133760y100320 SHFILL2_HVT + SOURCE DIST + PLACED ( 13376 10032 ) FS ;
 - xofiller!SHFILL3_HVT!x129200y100320 SHFILL3_HVT + SOURCE DIST + PLACED ( 12920 10032 ) FS ;
 - xofiller!SHFILL3_HVT!x124640y100320 SHFILL3_HVT + SOURCE DIST + PLACED ( 12464 10032 ) FS ;
 - xofiller!SHFILL3_HVT!x120080y100320 SHFILL3_HVT + SOURCE DIST + PLACED ( 12008 10032 ) FS ;
 - xofiller!SHFILL3_HVT!x115520y100320 SHFILL3_HVT + SOURCE DIST + PLACED ( 11552 10032 ) FS ;
 - xofiller!SHFILL1_HVT!x153520y100320 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 10032 ) FS ;
 - xofiller!SHFILL1_HVT!x50160y117040 SHFILL1_HVT + SOURCE DIST + PLACED ( 5016 11704 ) N ;
 - xofiller!SHFILL3_HVT!x45600y117040 SHFILL3_HVT + SOURCE DIST + PLACED ( 4560 11704 ) N ;
 - xofiller!SHFILL2_HVT!x71440y117040 SHFILL2_HVT + SOURCE DIST + PLACED ( 7144 11704 ) N ;
 - xofiller!SHFILL3_HVT!x66880y117040 SHFILL3_HVT + SOURCE DIST + PLACED ( 6688 11704 ) N ;
 - xofiller!SHFILL1_HVT!x109440y117040 SHFILL1_HVT + SOURCE DIST + PLACED ( 10944 11704 ) N ;
 - xofiller!SHFILL1_HVT!x153520y117040 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 11704 ) N ;
 - xofiller!SHFILL1_HVT!x25840y133760 SHFILL1_HVT + SOURCE DIST + PLACED ( 2584 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x21280y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 2128 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x16720y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 1672 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x12160y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 1216 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x7600y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 760 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x3040y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 304 13376 ) FS ;
 - xofiller!SHFILL2_HVT!x41040y133760 SHFILL2_HVT + SOURCE DIST + PLACED ( 4104 13376 ) FS ;
 - xofiller!SHFILL1_HVT!x104880y133760 SHFILL1_HVT + SOURCE DIST + PLACED ( 10488 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x100320y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 10032 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x95760y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 9576 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x91200y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 9120 13376 ) FS ;
 - xofiller!SHFILL3_HVT!x86640y133760 SHFILL3_HVT + SOURCE DIST + PLACED ( 8664 13376 ) FS ;
 - xofiller!SHFILL1_HVT!x153520y133760 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 13376 ) FS ;
 - xofiller!SHFILL1_HVT!x72960y150480 SHFILL1_HVT + SOURCE DIST + PLACED ( 7296 15048 ) N ;
 - xofiller!SHFILL3_HVT!x68400y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 6840 15048 ) N ;
 - xofiller!SHFILL3_HVT!x63840y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 6384 15048 ) N ;
 - xofiller!SHFILL3_HVT!x59280y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 5928 15048 ) N ;
 - xofiller!SHFILL3_HVT!x54720y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 5472 15048 ) N ;
 - xofiller!SHFILL3_HVT!x50160y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 5016 15048 ) N ;
 - xofiller!SHFILL3_HVT!x45600y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 4560 15048 ) N ;
 - xofiller!SHFILL3_HVT!x144400y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 14440 15048 ) N ;
 - xofiller!SHFILL3_HVT!x139840y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 13984 15048 ) N ;
 - xofiller!SHFILL3_HVT!x135280y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 13528 15048 ) N ;
 - xofiller!SHFILL3_HVT!x130720y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 13072 15048 ) N ;
 - xofiller!SHFILL3_HVT!x126160y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 12616 15048 ) N ;
 - xofiller!SHFILL3_HVT!x121600y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 12160 15048 ) N ;
 - xofiller!SHFILL3_HVT!x117040y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 11704 15048 ) N ;
 - xofiller!SHFILL2_HVT!x194560y150480 SHFILL2_HVT + SOURCE DIST + PLACED ( 19456 15048 ) N ;
 - xofiller!SHFILL3_HVT!x190000y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 19000 15048 ) N ;
 - xofiller!SHFILL3_HVT!x185440y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 18544 15048 ) N ;
 - xofiller!SHFILL3_HVT!x180880y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 18088 15048 ) N ;
 - xofiller!SHFILL3_HVT!x176320y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 17632 15048 ) N ;
 - xofiller!SHFILL3_HVT!x171760y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 17176 15048 ) N ;
 - xofiller!SHFILL3_HVT!x167200y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 16720 15048 ) N ;
 - xofiller!SHFILL3_HVT!x162640y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 16264 15048 ) N ;
 - xofiller!SHFILL3_HVT!x158080y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 15808 15048 ) N ;
 - xofiller!SHFILL3_HVT!x153520y150480 SHFILL3_HVT + SOURCE DIST + PLACED ( 15352 15048 ) N ;
 - xofiller!SHFILL1_HVT!x3040y167200 SHFILL1_HVT + SOURCE DIST + PLACED ( 304 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x69920y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 6992 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x65360y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 6536 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x60800y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 6080 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x56240y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 5624 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x51680y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 5168 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x47120y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 4712 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x101840y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 10184 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x97280y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 9728 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x92720y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 9272 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x88160y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 8816 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x83600y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 8360 16720 ) FS ;
 - xofiller!SHFILL3_HVT!x79040y167200 SHFILL3_HVT + SOURCE DIST + PLACED ( 7904 16720 ) FS ;
 - xofiller!SHFILL1_HVT!x153520y167200 SHFILL1_HVT + SOURCE DIST + PLACED ( 15352 16720 ) FS ;
END COMPONENTS
PINS 16 ;
 - clk + NET clk + DIRECTION INPUT + USE CLOCK
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( -1672 7268 ) N ;
 - reset_n + NET reset_n + DIRECTION INPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( -1672 12132 ) N ;
 - sck + NET sck + DIRECTION INPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( -1672 8484 ) N ;
 - cs_n + NET cs_n + DIRECTION INPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( -1672 10916 ) N ;
 - mosi + NET mosi + DIRECTION INPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( -1672 9700 ) N ;
 - rx_data[7] + NET rx_data[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 15780 ) N ;
 - rx_data[6] + NET rx_data[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 14564 ) N ;
 - rx_data[5] + NET rx_data[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 6052 ) N ;
 - rx_data[4] + NET rx_data[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 13348 ) N ;
 - rx_data[3] + NET rx_data[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 7268 ) N ;
 - rx_data[2] + NET rx_data[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 12132 ) N ;
 - rx_data[1] + NET rx_data[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 8484 ) N ;
 - rx_data[0] + NET rx_data[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 10916 ) N ;
 - rx_valid + NET rx_valid + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M5 ( 0 0 ) ( 286 56 )
   + PLACED ( 21450 9700 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 14 ;
 - PIN clk
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN reset_n
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN sck
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN cs_n
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN mosi
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN rx_data[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[2]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_data[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rx_valid
   + PROPERTY ACCESS_DIRECTION "0 right" ;
END PINPROPERTIES
SPECIALNETS 53 ;
 - cts0
   + ROUTED M3 60 ( 10458 13072 30 ) ( 10640 * 30 )
   NEW M2 60 ( 10640 12890 30 ) ( * 13072 30 )
   + USE CLOCK ;
 - clk
   + ROUTED M4 60 ( -1216 7114 30 ) ( * 7296 30 )
   NEW M2 60 ( 912 10032 30 ) ( * 10158 30 )
   NEW M2 60 ( 912 9976 30 ) ( * 10032 30 )
   NEW M3 60 ( 730 10032 30 ) ( 912 * 30 )
   NEW M2 60 ( 912 12976 30 ) ( * 13072 30 )
   NEW M3 60 ( 730 13072 30 ) ( 912 * 30 )
   NEW M2 60 ( 912 6810 30 ) ( * 6906 30 )
   NEW M2 60 ( 5016 13498 30 ) ( * 13594 30 )
   NEW M2 60 ( 912 16320 30 ) ( * 16416 30 )
   NEW M2 60 ( 1064 16720 30 ) ( * 16846 30 )
   NEW M2 60 ( 1064 16664 30 ) ( * 16720 30 )
   NEW M2 60 ( 9272 8938 30 ) ( * 9120 30 )
   NEW M2 60 ( 10792 15626 30 ) ( * 15808 30 )
   NEW M3 60 ( 10762 15808 30 ) ( 10792 * 30 )
   NEW M3 60 ( 10792 15808 30 ) ( 10944 * 30 )
   NEW M2 60 ( 13984 10762 30 ) ( * 10944 30 )
   NEW M2 60 ( 11248 16720 30 ) ( * 16846 30 )
   NEW M2 60 ( 11248 16664 30 ) ( * 16720 30 )
   + USE CLOCK ;
 - reset_n
   + ROUTED M2 60 ( 2128 11370 30 ) ( * 11552 30 )
   NEW M3 60 ( 1946 11552 30 ) ( 2128 * 30 )
   NEW M3 60 ( 1946 12160 30 ) ( 2128 * 30 )
   NEW M2 60 ( 2128 8026 30 ) ( * 8208 30 )
   NEW M2 60 ( 2280 18058 30 ) ( * 18240 30 )
   NEW M3 60 ( 2250 18240 30 ) ( 2280 * 30 )
   NEW M3 60 ( 2280 18240 30 ) ( 2432 * 30 )
   NEW M2 60 ( 3648 15778 30 ) ( * 15808 30 )
   NEW M2 60 ( 3952 4682 30 ) ( * 4864 30 )
   NEW M2 60 ( 7752 14161 30 ) ( * 14288 30 )
   NEW M2 60 ( 7752 14106 30 ) ( * 14161 30 )
   NEW M2 60 ( 8208 4682 30 ) ( * 4864 30 )
   NEW M2 60 ( 8208 8026 30 ) ( * 8208 30 )
   NEW M2 60 ( 9120 11370 30 ) ( * 11552 30 )
   NEW M2 60 ( 10336 4986 30 ) ( * 5168 30 )
   NEW M3 60 ( 10154 5168 30 ) ( 10336 * 30 )
   NEW M2 60 ( 13224 8330 30 ) ( * 8512 30 )
   NEW M2 60 ( 12464 4682 30 ) ( * 4864 30 )
   NEW M3 60 ( 12282 14592 30 ) ( 12464 * 30 )
   NEW M2 60 ( 12464 18058 30 ) ( * 18240 30 )
   NEW M3 60 ( 12282 18240 30 ) ( 12464 * 30 )
   NEW M2 60 ( 12464 1642 30 ) ( * 1824 30 )
   NEW M2 60 ( 12464 8026 30 ) ( * 8208 30 )
   NEW M2 60 ( 17328 1642 30 ) ( * 1824 30 )
   NEW M2 60 ( 12920 11674 30 ) ( * 11856 30 )
   NEW M2 60 ( 17328 4986 30 ) ( * 5168 30 )
   NEW M3 60 ( 17146 5168 30 ) ( 17328 * 30 )
   NEW M3 60 ( 17146 11856 30 ) ( 17328 * 30 )
   NEW M2 60 ( 17328 14714 30 ) ( * 14896 30 )
   NEW M3 60 ( 17146 14896 30 ) ( 17328 * 30 )
   NEW M2 60 ( 17328 18058 30 ) ( * 18240 30 )
   NEW M3 60 ( 17146 18240 30 ) ( 17328 * 30 )
   NEW M2 60 ( 17328 8026 30 ) ( * 8208 30 )
   + USE SIGNAL ;
 - sck
   + ROUTED M2 60 ( 608 12130 30 ) ( * 12160 30 )
   NEW M2 60 ( 608 12160 30 ) ( * 12312 30 )
   + USE SIGNAL ;
 - cs_n
   + ROUTED M2 60 ( 608 15474 30 ) ( * 15504 30 )
   NEW M2 60 ( 608 15504 30 ) ( * 15656 30 )
   + USE SIGNAL ;
 - mosi
   + ROUTED M2 60 ( 6688 7722 30 ) ( * 7777 30 )
   NEW M2 60 ( 6688 7777 30 ) ( * 7904 30 )
   + USE SIGNAL ;
 - rx_data[7]
   + ROUTED M2 60 ( 19456 17146 30 ) ( * 17328 30 )
   + USE SIGNAL ;
 - rx_data[6]
   + ROUTED M4 60 ( 20672 14410 30 ) ( * 14592 30 )
   + USE SIGNAL ;
 - rx_data[5]
   + ROUTED M2 60 ( 19456 10458 30 ) ( * 10640 30 )
   + USE SIGNAL ;
 - rx_data[4]
   + ROUTED M2 60 ( 19456 12586 30 ) ( * 12768 30 )
   + USE SIGNAL ;
 - rx_data[3]
   + ROUTED M2 60 ( 19456 5898 30 ) ( * 6080 30 )
   + USE SIGNAL ;
 - rx_data[2]
   + ROUTED M2 60 ( 19456 13802 30 ) ( * 13984 30 )
   + USE SIGNAL ;
 - rx_data[1]
   + ROUTED M2 60 ( 19456 7114 30 ) ( * 7296 30 )
   + USE SIGNAL ;
 - rx_data[0]
   + ROUTED M2 60 ( 15048 12586 30 ) ( * 12768 30 )
   + USE SIGNAL ;
 - rx_valid
   + ROUTED M2 60 ( 14592 17146 30 ) ( * 17328 30 )
   + USE SIGNAL ;
 - sck_sync1
   + ROUTED M2 60 ( 760 17510 30 ) ( * 17632 30 )
   NEW M2 60 ( 3040 14106 30 ) ( * 14288 30 )
   NEW M2 60 ( 4256 12586 30 ) ( * 12768 30 )
   + USE SIGNAL ;
 - cs_sync1
   + ROUTED M2 60 ( 4256 15930 30 ) ( * 16112 30 )
   NEW M3 60 ( 4074 16112 30 ) ( 4256 * 30 )
   NEW M2 60 ( 4712 14440 30 ) ( * 14592 30 )
   NEW M2 60 ( 4712 14410 30 ) ( * 14440 30 )
   + USE SIGNAL ;
 - N32
   + ROUTED M2 60 ( 6384 1946 30 ) ( * 2128 30 )
   NEW M3 60 ( 6506 4256 30 ) ( 6688 * 30 )
   NEW M2 60 ( 6688 4074 30 ) ( * 4256 30 )
   + USE SIGNAL ;
 - N33
   + ROUTED M1 64 ( 1970 4440 32 ) ( * 4585 32 )
   NEW M1 64 ( 2031 4440 32 ) ( * 4585 32 )
   + USE SIGNAL ;
 - N34
   + ROUTED M2 60 ( 3952 5290 30 ) ( * 5472 30 )
   NEW M3 60 ( 3770 5472 30 ) ( 3952 * 30 )
   NEW M4 60 ( 3952 5290 30 ) ( * 5472 30 )
   NEW M4 60 ( 12160 5290 30 ) ( * 5472 30 )
   NEW M2 60 ( 11856 5442 30 ) ( * 5472 30 )
   NEW M2 60 ( 11856 5472 30 ) ( * 5624 30 )
   + USE SIGNAL ;
 - N38
   + ROUTED M2 60 ( 6080 7418 30 ) ( * 7600 30 )
   NEW M2 60 ( 9880 15626 30 ) ( * 15808 30 )
   NEW M3 60 ( 9728 15808 30 ) ( 9880 * 30 )
   NEW M3 60 ( 9698 15808 30 ) ( 9728 * 30 )
   NEW M2 60 ( 10944 17510 30 ) ( * 17632 30 )
   + USE SIGNAL ;
 - net59
   + ROUTED M1 58 ( 9971 8942 29 ) ( * 9116 29 )
   NEW M1 58 ( 10028 8942 29 ) ( * 9116 29 )
   + USE CLOCK ;
 - net65
   + ROUTED M2 60 ( 11248 13376 30 ) ( * 13502 30 )
   NEW M2 60 ( 11248 13320 30 ) ( * 13376 30 )
   NEW M2 60 ( 11704 12976 30 ) ( * 13072 30 )
   NEW M3 60 ( 11704 13072 30 ) ( 11856 * 30 )
   NEW M2 60 ( 14744 11066 30 ) ( * 11096 30 )
   NEW M2 60 ( 14744 11096 30 ) ( * 11248 30 )
   NEW M3 60 ( 15930 6688 30 ) ( 16112 * 30 )
   NEW M2 60 ( 16112 10154 30 ) ( * 10250 30 )
   NEW M3 60 ( 15930 10336 30 ) ( 16112 * 30 )
   NEW M3 60 ( 15930 13072 30 ) ( 16112 * 30 )
   NEW M2 60 ( 16112 16720 30 ) ( * 16846 30 )
   NEW M2 60 ( 16112 16664 30 ) ( * 16720 30 )
   NEW M3 60 ( 15930 16720 30 ) ( 16112 * 30 )
   NEW M2 60 ( 16112 6562 30 ) ( * 6688 30 )
   NEW M2 60 ( 16112 6688 30 ) ( * 6814 30 )
   + USE CLOCK ;
 - n14
   + ROUTED M2 60 ( 4712 11066 30 ) ( * 11248 30 )
   NEW M2 60 ( 608 11096 30 ) ( * 11248 30 )
   NEW M2 60 ( 608 11066 30 ) ( * 11096 30 )
   + USE SIGNAL ;
 - n15
   + ROUTED M2 60 ( 4712 7722 30 ) ( * 7904 30 )
   NEW M2 60 ( 608 7752 30 ) ( * 7904 30 )
   NEW M2 60 ( 608 7722 30 ) ( * 7752 30 )
   + USE SIGNAL ;
 - n16
   + ROUTED M2 60 ( 6536 11978 30 ) ( * 12160 30 )
   + USE SIGNAL ;
 - n17
   + ROUTED M2 60 ( 1216 3040 30 ) ( * 3222 30 )
   NEW M3 60 ( 2402 5776 30 ) ( 2432 * 30 )
   NEW M3 60 ( 2432 5776 30 ) ( 2584 * 30 )
   + USE SIGNAL ;
 - n18
   + ROUTED M2 60 ( 2888 5776 30 ) ( * 5900 30 )
   NEW M2 60 ( 2888 5718 30 ) ( * 5776 30 )
   NEW M2 60 ( 3496 2858 30 ) ( * 3040 30 )
   NEW M3 60 ( 3466 3040 30 ) ( 3496 * 30 )
   NEW M3 60 ( 3496 3040 30 ) ( 3648 * 30 )
   + USE SIGNAL ;
 - n21
   + ROUTED M2 60 ( 2584 3162 30 ) ( * 3192 30 )
   NEW M2 60 ( 2584 3192 30 ) ( * 3344 30 )
   NEW M2 60 ( 760 3344 30 ) ( * 3496 30 )
   NEW M2 60 ( 2584 1946 30 ) ( * 2128 30 )
   + USE SIGNAL ;
 - n24
   + ROUTED M2 60 ( 5320 5594 30 ) ( * 5776 30 )
   NEW M3 60 ( 5290 5776 30 ) ( 5320 * 30 )
   NEW M3 60 ( 5320 5776 30 ) ( 5472 * 30 )
   NEW M2 60 ( 5472 7114 30 ) ( * 7296 30 )
   NEW M3 60 ( 5290 7296 30 ) ( 5472 * 30 )
   + USE SIGNAL ;
 - n25
   + ROUTED M2 60 ( 2584 8634 30 ) ( * 8816 30 )
   NEW M3 60 ( 2554 8816 30 ) ( 2584 * 30 )
   NEW M3 60 ( 2584 8816 30 ) ( 2736 * 30 )
   NEW M2 60 ( 5472 10914 30 ) ( * 10944 30 )
   NEW M2 60 ( 5472 10944 30 ) ( * 11096 30 )
   + USE SIGNAL ;
 - n26
   + ROUTED M2 60 ( 4560 14156 30 ) ( * 14288 30 )
   NEW M3 60 ( 5898 10336 30 ) ( 6080 * 30 )
   NEW M2 60 ( 5928 12464 30 ) ( * 12587 30 )
   NEW M2 60 ( 5928 12405 30 ) ( * 12464 30 )
   NEW M3 60 ( 5898 12464 30 ) ( 5928 * 30 )
   NEW M3 60 ( 5928 12464 30 ) ( 6080 * 30 )
   NEW M1 60 ( 5903 5776 30 ) ( 6080 * 30 )
   NEW M2 60 ( 6080 5594 30 ) ( * 5776 30 )
   + USE SIGNAL ;
 - n27
   + ROUTED M2 60 ( 1368 4378 30 ) ( * 4408 30 )
   NEW M2 60 ( 1368 4408 30 ) ( * 4560 30 )
   NEW M3 60 ( 3162 14592 30 ) ( 3344 * 30 )
   NEW M2 60 ( 4256 6688 30 ) ( * 6840 30 )
   NEW M2 60 ( 4256 6658 30 ) ( * 6688 30 )
   + USE SIGNAL ;
 - n28
   + ROUTED M2 60 ( 3496 9728 30 ) ( * 9851 30 )
   NEW M2 60 ( 3496 9669 30 ) ( * 9728 30 )
   NEW M2 60 ( 5776 7418 30 ) ( * 7476 30 )
   NEW M2 60 ( 5776 7476 30 ) ( * 7600 30 )
   NEW M3 60 ( 5594 7600 30 ) ( 5776 * 30 )
   NEW M2 60 ( 5624 13072 30 ) ( * 13219 30 )
   NEW M2 60 ( 5624 13037 30 ) ( * 13072 30 )
   NEW M3 60 ( 5624 13072 30 ) ( 5776 * 30 )
   NEW M2 60 ( 5928 10762 30 ) ( * 10820 30 )
   NEW M2 60 ( 5928 10820 30 ) ( * 10944 30 )
   NEW M3 60 ( 5776 10944 30 ) ( 5928 * 30 )
   NEW M3 60 ( 5746 10944 30 ) ( 5776 * 30 )
   + USE SIGNAL ;
 - n29
   + ROUTED M3 60 ( 4378 17024 30 ) ( 4560 * 30 )
   NEW M2 60 ( 3192 13802 30 ) ( * 13984 30 )
   + USE SIGNAL ;
 - n30
   + ROUTED M2 60 ( 5320 10306 30 ) ( * 10336 30 )
   NEW M2 60 ( 5320 10336 30 ) ( * 10488 30 )
   + USE SIGNAL ;
 - state[1]
   + ROUTED M2 60 ( 5320 2128 30 ) ( * 2280 30 )
   NEW M2 60 ( 4256 7114 30 ) ( * 7296 30 )
   + USE SIGNAL ;
 - state[0]
   + ROUTED M2 60 ( 4256 10458 30 ) ( * 10640 30 )
   NEW M2 60 ( 5168 12282 30 ) ( * 12464 30 )
   NEW M2 60 ( 5320 7600 30 ) ( * 7740 30 )
   NEW M2 60 ( 5320 7558 30 ) ( * 7600 30 )
   NEW M3 60 ( 5168 7600 30 ) ( 5320 * 30 )
   NEW M3 60 ( 5138 7600 30 ) ( 5168 * 30 )
   NEW M2 60 ( 5624 10458 30 ) ( * 10640 30 )
   + USE SIGNAL ;
 - bit_count[2]
   + ROUTED M1 60 ( 608 2609 30 ) ( 705 * 30 )
   NEW M2 60 ( 608 2554 30 ) ( * 2609 30 )
   NEW M2 60 ( 608 2609 30 ) ( * 2736 30 )
   NEW M3 60 ( 426 2736 30 ) ( 608 * 30 )
   NEW M2 60 ( 3192 5898 30 ) ( * 6080 30 )
   NEW M2 60 ( 5776 5776 30 ) ( * 5903 30 )
   NEW M2 60 ( 5776 5721 30 ) ( * 5776 30 )
   NEW M2 60 ( 8208 5898 30 ) ( * 6080 30 )
   + USE SIGNAL ;
 - bit_count[1]
   + ROUTED M2 60 ( 1216 3770 30 ) ( * 3952 30 )
   NEW M2 60 ( 2736 2604 30 ) ( * 2736 30 )
   NEW M2 60 ( 6080 3770 30 ) ( * 3952 30 )
   + USE SIGNAL ;
 - bit_count[0]
   + ROUTED M2 60 ( 912 3878 30 ) ( * 3952 30 )
   NEW M3 60 ( 730 3952 30 ) ( 912 * 30 )
   NEW M2 60 ( 1064 2432 30 ) ( * 2559 30 )
   NEW M2 60 ( 1064 2377 30 ) ( * 2432 30 )
   NEW M2 60 ( 5624 2250 30 ) ( * 2375 30 )
   NEW M2 60 ( 10336 3770 30 ) ( * 3952 30 )
   NEW M3 60 ( 10154 3952 30 ) ( 10336 * 30 )
   + USE SIGNAL ;
 - shift_reg[6]
   + ROUTED M2 60 ( 15352 9242 30 ) ( * 9424 30 )
   NEW M3 60 ( 15322 9424 30 ) ( 15352 * 30 )
   NEW M3 60 ( 15352 9424 30 ) ( 15504 * 30 )
   NEW M2 60 ( 15808 17450 30 ) ( * 17632 30 )
   + USE SIGNAL ;
 - shift_reg[5]
   + ROUTED M2 60 ( 10944 14166 30 ) ( * 14288 30 )
   NEW M2 60 ( 11248 11248 30 ) ( * 11400 30 )
   NEW M2 60 ( 11248 11218 30 ) ( * 11248 30 )
   NEW M3 60 ( 11066 11248 30 ) ( 11248 * 30 )
   NEW M2 60 ( 11704 8938 30 ) ( * 9060 30 )
   + USE SIGNAL ;
 - shift_reg[4]
   + ROUTED M4 60 ( 15808 10762 30 ) ( * 10944 30 )
   NEW M2 60 ( 15808 10822 30 ) ( * 10944 30 )
   NEW M2 60 ( 19456 2554 30 ) ( * 2736 30 )
   + USE SIGNAL ;
 - shift_reg[3]
   + ROUTED M2 60 ( 14592 2554 30 ) ( * 2736 30 )
   NEW M2 60 ( 15808 12160 30 ) ( * 12287 30 )
   NEW M2 60 ( 15808 12105 30 ) ( * 12160 30 )
   NEW M2 60 ( 15808 2128 30 ) ( * 2255 30 )
   NEW M2 60 ( 15808 2073 30 ) ( * 2128 30 )
   + USE SIGNAL ;
 - shift_reg[2]
   + ROUTED M2 60 ( 10944 2250 30 ) ( * 2372 30 )
   NEW M2 60 ( 14592 3770 30 ) ( * 3952 30 )
   NEW M3 60 ( 14410 3952 30 ) ( 14592 * 30 )
   NEW M2 60 ( 15808 5472 30 ) ( * 5599 30 )
   NEW M2 60 ( 15808 5417 30 ) ( * 5472 30 )
   + USE SIGNAL ;
 - shift_reg[1]
   + ROUTED M2 60 ( 10944 4378 30 ) ( * 4433 30 )
   NEW M2 60 ( 10944 4433 30 ) ( * 4560 30 )
   NEW M2 60 ( 14592 7114 30 ) ( * 7296 30 )
   NEW M3 60 ( 14410 7296 30 ) ( 14592 * 30 )
   NEW M2 60 ( 15808 14166 30 ) ( * 14288 30 )
   + USE SIGNAL ;
 - shift_reg[0]
   + ROUTED M2 60 ( 10944 7478 30 ) ( * 7600 30 )
   NEW M2 60 ( 15808 7478 30 ) ( * 7600 30 )
   + USE SIGNAL ;
 - CTS_ZCTSNET_0
   + ROUTED M2 60 ( 6992 6810 30 ) ( * 6906 30 )
   NEW M2 60 ( 7904 10032 30 ) ( * 10158 30 )
   NEW M2 60 ( 7904 9976 30 ) ( * 10032 30 )
   NEW M3 60 ( 7722 10032 30 ) ( 7904 * 30 )
   NEW M2 60 ( 11248 6688 30 ) ( * 6814 30 )
   NEW M2 60 ( 11248 6632 30 ) ( * 6688 30 )
   NEW M2 60 ( 11248 8816 30 ) ( * 8927 30 )
   NEW M2 60 ( 11248 8745 30 ) ( * 8816 30 )
   NEW M2 60 ( 16112 2944 30 ) ( * 3040 30 )
   NEW M2 60 ( 11552 6288 30 ) ( * 6384 30 )
   + USE CLOCK ;
 - clk_gate_bit_count_reg/net51
   + ROUTED M2 60 ( 8208 11674 30 ) ( * 11856 30 )
   + USE SIGNAL ;
 - clk_gate_rx_data_r_reg/net51
   + ROUTED M2 60 ( 8056 16112 30 ) ( * 16239 30 )
   NEW M2 60 ( 8056 16057 30 ) ( * 16112 30 )
   NEW M3 60 ( 13954 10640 30 ) ( 13984 * 30 )
   NEW M3 60 ( 13984 10640 30 ) ( 14136 * 30 )
   NEW M2 60 ( 14136 10610 30 ) ( * 10640 30 )
   NEW M2 60 ( 14136 10640 30 ) ( * 10792 30 )
   + USE SIGNAL ;
 - VDD
   ( PIN VDD )
   ( * VDD )
   + ROUTED M1 60 + SHAPE IOWIRE ( 0 0 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 3344 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 6688 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 10032 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 13376 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 16720 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 20064 ) ( 20064 * )
   NEW M7 56 + SHAPE RING ( 6080 21184 ) VIA78SQ_C_3_1 DO 1 BY 2 STEP 0 -22304
   NEW M7 56 + SHAPE RING ( 12160 21184 ) VIA78SQ_C_3_1 DO 1 BY 2 STEP 0 -22304
   NEW M7 56 + SHAPE RING ( 19456 21184 ) VIA78SQ_C_3_1 DO 1 BY 2 STEP 0 -22304
   NEW M6 56 + SHAPE STRIPE ( 6080 6080 ) VIA67SQ_C DO 3 BY 1 STEP 6688 0
   NEW M6 56 + SHAPE STRIPE ( 6080 12160 ) VIA67SQ_C DO 3 BY 1 STEP 6688 0
   NEW M6 56 + SHAPE STRIPE ( 6080 19456 ) VIA67SQ_C DO 3 BY 1 STEP 6688 0
   NEW M7 56 + SHAPE STRIPE ( 6080 6080 ) VIA78SQ_C DO 1 BY 2 STEP 0 6080
   NEW M7 56 + SHAPE STRIPE ( 6080 19456 ) VIA78SQ_C
   NEW M7 56 + SHAPE STRIPE ( 12160 6080 ) VIA78SQ_C DO 1 BY 2 STEP 0 6080
   NEW M7 56 + SHAPE STRIPE ( 12160 19456 ) VIA78SQ_C
   NEW M7 56 + SHAPE STRIPE ( 19456 6080 ) VIA78SQ_C DO 1 BY 2 STEP 0 6080
   NEW M7 56 + SHAPE STRIPE ( 19456 19456 ) VIA78SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 20049 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 16720 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 13376 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 10032 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 6688 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 3344 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6080 15 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 20049 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 16720 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 13376 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 10032 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 6688 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 3344 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 12768 15 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 20049 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 16720 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 13376 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 10032 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 6688 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 3344 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 19456 15 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M8 448 + SHAPE RING ( -1120 -1344 ) ( * 21408 )
   NEW M7 448 + SHAPE RING ( -1344 21184 ) ( 21408 * )
   NEW M8 448 + SHAPE RING ( 21184 -1344 ) ( * 21408 )
   NEW M7 448 + SHAPE RING ( -1344 -1120 ) ( 21408 * )
   NEW M6 224 + SHAPE STRIPE ( 6080 0 ) ( * 20064 )
   NEW M6 224 + SHAPE STRIPE ( 12768 0 ) ( * 20064 )
   NEW M6 224 + SHAPE STRIPE ( 19456 0 ) ( * 20064 )
   NEW M7 224 + SHAPE STRIPE ( 0 6080 ) ( 20064 * )
   NEW M7 224 + SHAPE STRIPE ( 0 12160 ) ( 20064 * )
   NEW M7 224 + SHAPE STRIPE ( 0 19456 ) ( 20064 * )
   NEW M8 224 + SHAPE STRIPE ( 6080 -1344 ) ( * 21408 )
   NEW M8 224 + SHAPE STRIPE ( 12160 -1344 ) ( * 21408 )
   NEW M8 224 + SHAPE STRIPE ( 19456 -1344 ) ( * 21408 )
   NEW M7 56 + SHAPE RING ( -1120 21184 ) VIA78SQ_C_3_3 DO 1 BY 2 STEP 0 -22304
   NEW M7 56 + SHAPE RING ( 21184 21184 ) VIA78SQ_C_3_3 DO 1 BY 2 STEP 0 -22304
   + USE POWER ;
 - VSS
   ( PIN VSS )
   ( * VSS )
   + ROUTED M1 60 + SHAPE IOWIRE ( 0 1672 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 5016 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 8360 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 11704 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 15048 ) ( 20064 * )
   NEW M1 60 + SHAPE IOWIRE ( 0 18392 ) ( 20064 * )
   NEW M7 56 + SHAPE RING ( 7296 20512 ) VIA78SQ_C_3_1 DO 1 BY 2 STEP 0 -20960
   NEW M7 56 + SHAPE RING ( 13376 20512 ) VIA78SQ_C_3_1 DO 1 BY 2 STEP 0 -20960
   NEW M6 56 + SHAPE STRIPE ( 6688 7296 ) VIA67SQ_C DO 2 BY 1 STEP 6688 0
   NEW M6 56 + SHAPE STRIPE ( 6688 13376 ) VIA67SQ_C DO 2 BY 1 STEP 6688 0
   NEW M7 56 + SHAPE STRIPE ( 7296 7296 ) VIA78SQ_C DO 1 BY 2 STEP 0 6080
   NEW M7 56 + SHAPE STRIPE ( 13376 7296 ) VIA78SQ_C DO 1 BY 2 STEP 0 6080
   NEW M1 50 + SHAPE STRIPE ( 6688 18392 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6688 15048 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6688 11704 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6688 8360 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6688 5016 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 6688 1672 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 18392 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 15048 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 11704 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 8360 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 5016 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M1 50 + SHAPE STRIPE ( 13376 1672 ) VIA12SQ_C VIA23SQ_C VIA34SQ_C VIA45SQ_C VIA56SQ_C
   NEW M8 448 + SHAPE RING ( -448 -672 ) ( * 20736 )
   NEW M7 448 + SHAPE RING ( -672 20512 ) ( 20736 * )
   NEW M8 448 + SHAPE RING ( 20512 -672 ) ( * 20736 )
   NEW M7 448 + SHAPE RING ( -672 -448 ) ( 20736 * )
   NEW M6 224 + SHAPE STRIPE ( 6688 0 ) ( * 20064 )
   NEW M6 224 + SHAPE STRIPE ( 13376 0 ) ( * 20064 )
   NEW M7 224 + SHAPE STRIPE ( 0 7296 ) ( 20064 * )
   NEW M7 224 + SHAPE STRIPE ( 0 13376 ) ( 20064 * )
   NEW M8 224 + SHAPE STRIPE ( 7296 -672 ) ( * 20736 )
   NEW M8 224 + SHAPE STRIPE ( 13376 -672 ) ( * 20736 )
   NEW M7 56 + SHAPE RING ( -448 20512 ) VIA78SQ_C_3_3 DO 1 BY 2 STEP 0 -20960
   NEW M7 56 + SHAPE RING ( 20512 20512 ) VIA78SQ_C_3_3 DO 1 BY 2 STEP 0 -20960
   + USE GROUND ;
END SPECIALNETS
NETS 51 ;
 - cts0
   ( clk_gate_rx_data_r_reg/U2 Y )
   ( clk_gate_rx_data_r_reg/latch CLK )
   ( clk_gate_bit_count_reg/latch CLK )
   + ROUTED M1 ( 11248 16416 ) VIA12SQ_C
   NEW M2 ( 11248 15808 ) ( * 16416 )
   NEW M2 ( 11248 15808 ) VIA23SQ_C W ( 11552 * ) VIA23SQ_C W
   NEW M2 ( 11552 15504 ) ( * 15808 )
   NEW M2 ( 11552 15504 ) VIA23SQ_C W
   NEW M3 ( 10640 15504 ) ( 11552 * )
   NEW M3 ( 10640 15504 ) VIA34SQ_C
   NEW M4 ( 10640 13072 ) ( * 15504 )
   NEW M3 ( 10640 13072 ) VIA34SQ_C
   NEW M2 ( 10640 13072 ) VIA23SQ_C W
   NEW M1 ( 10640 13072 ) VIA12SQ_C
   NEW M1 ( 10670 16416 ) ( 11248 * )
   + USE CLOCK ;
 - clk
   ( PIN clk )
   ( cs_sync2_reg CLK )
   ( cs_sync1_reg CLK )
   ( state_reg\[1\] CLK )
   ( state_reg\[0\] CLK )
   ( rx_valid_r_reg CLK )
   ( sck_sync2_reg CLK )
   ( sck_sync1_reg CLK )
   ( clk_gate_rx_data_r_reg/U2 A )
   ( clk_gate_rx_data_r_reg/main_gate A2 )
   ( clk_gate_bit_count_reg/main_gate A2 )
   + ROUTED M5 ( -1414 7296 ) ( -1216 * ) VIA45SQ_C W VIA34SQ_C ( 912 * )
   NEW M1 ( 912 10158 ) VIA12SQ_C
   NEW M2 ( 912 10032 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 912 13158 ) VIA12SQ_C
   NEW M2 ( 912 13072 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 912 6906 ) VIA12SQ_C
   NEW M2 ( 912 6992 ) VIA23SQ_C W ( * 7296 ) VIA34SQ_C ( * 9120 ) VIA34SQ_C ( 9272 * )
   NEW M1 ( 5016 13594 ) VIA12SQ_C
   NEW M2 ( 5016 13680 ) VIA23SQ_C W
   NEW M3 ( 912 13680 ) ( 5016 * )
   NEW M3 ( 912 13680 ) VIA34SQ_C ( * 16416 ) VIA34SQ_C
   NEW M1 ( 912 16502 ) VIA12SQ_C
   NEW M2 ( 912 16416 ) VIA23SQ_C W
   NEW M4 ( 912 9120 ) ( * 10032 )
   NEW M4 ( 912 10032 ) ( * 13072 )
   NEW M4 ( 912 13072 ) ( * 13680 )
   NEW M1 ( 1064 16846 ) VIA12SQ_C
   NEW M2 ( 1064 16720 ) VIA23SQ_C W
   NEW M3 ( 912 16720 ) ( 1064 * )
   NEW M3 ( 912 16416 ) ( * 16720 )
   NEW M1 ( 9272 9120 ) VIA12SQ_C VIA23SQ_C W ( 10944 * ) VIA34SQ_C ( * 10944 )
   NEW M1 ( 10792 15808 ) ( 11218 * )
   NEW M1 ( 10792 15808 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 10944 15808 ) VIA34SQ_C
   NEW M1 ( 13984 10944 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 10944 10944 ) ( 13984 * )
   NEW M3 ( 10944 10944 ) VIA34SQ_C
   NEW M1 ( 11248 16846 ) VIA12SQ_C
   NEW M2 ( 11248 16720 ) VIA23SQ_C W
   NEW M3 ( 10944 16720 ) ( 11248 * )
   NEW M3 ( 10944 16720 ) VIA34SQ_C
   NEW M4 ( 10944 15808 ) ( * 16720 )
   NEW M4 ( 10944 10944 ) ( * 15808 )
   + USE CLOCK ;
 - reset_n
   ( PIN reset_n )
   ( cs_sync2_reg SETB )
   ( cs_sync1_reg SETB )
   ( rx_data_r_reg\[0\] RSTB )
   ( rx_data_r_reg\[1\] RSTB )
   ( rx_data_r_reg\[2\] RSTB )
   ( rx_data_r_reg\[3\] RSTB )
   ( rx_data_r_reg\[4\] RSTB )
   ( rx_data_r_reg\[5\] RSTB )
   ( rx_data_r_reg\[6\] RSTB )
   ( rx_data_r_reg\[7\] RSTB )
   ( shift_reg_reg\[6\] RSTB )
   ( shift_reg_reg\[5\] RSTB )
   ( shift_reg_reg\[4\] RSTB )
   ( shift_reg_reg\[3\] RSTB )
   ( shift_reg_reg\[2\] RSTB )
   ( shift_reg_reg\[1\] RSTB )
   ( shift_reg_reg\[0\] RSTB )
   ( bit_count_reg\[2\] RSTB )
   ( bit_count_reg\[1\] RSTB )
   ( state_reg\[1\] RSTB )
   ( state_reg\[0\] RSTB )
   ( rx_valid_r_reg RSTB )
   ( bit_count_reg\[0\] RSTB )
   ( sck_sync2_reg RSTB )
   ( sck_sync1_reg RSTB )
   + ROUTED M5 ( -1414 12160 ) ( 2128 * ) VIA45SQ_C W
   NEW M1 ( 2128 11552 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 2128 11856 ) VIA12SQ_C ( * 12160 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 2128 8208 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C ( * 11552 )
   NEW M3 ( 2128 8208 ) ( 8208 * )
   NEW M4 ( 2128 11552 ) ( * 12160 )
   NEW M4 ( 2128 12160 ) ( 2432 * )
   NEW M4 ( 2432 12160 ) ( * 15808 )
   NEW M1 ( 2280 18240 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 2432 18240 ) VIA34SQ_C
   NEW M4 ( 2432 15808 ) ( * 18240 )
   NEW M1 ( 3650 15935 ) VIA12BAR_C
   NEW M2 ( 3648 15808 ) VIA23SQ_C W
   NEW M3 ( 2432 15808 ) ( 3648 * )
   NEW M3 ( 2432 15808 ) VIA34SQ_C
   NEW M1 ( 3952 4864 ) VIA12SQ_C VIA23SQ_C W ( 8208 * )
   NEW M1 ( 7750 14161 ) VIA12BAR_C
   NEW M2 ( 7752 14288 ) VIA23SQ_C W ( 10032 * ) VIA34SQ_C ( * 14592 ) VIA45SQ_C W ( 12464 * ) VIA45SQ_C W
   NEW M1 ( 8208 4864 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 8208 8208 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 8208 4864 ) ( 10336 * )
   NEW M3 ( 8208 8208 ) ( 10336 * )
   NEW M1 ( 9120 11552 ) VIA12SQ_C VIA23SQ_C W ( 11552 * )
   NEW M1 ( 10336 5168 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M3 ( 10336 4864 ) VIA34SQ_C ( * 5168 )
   NEW M4 ( 10336 5168 ) ( * 8208 ) VIA34SQ_C
   NEW M3 ( 10336 4864 ) ( 11552 * )
   NEW M3 ( 10336 8208 ) ( 11552 * )
   NEW M3 ( 11552 4864 ) VIA34SQ_C
   NEW M4 ( 11552 1824 ) ( * 4864 )
   NEW M3 ( 11552 1824 ) VIA34SQ_C
   NEW M3 ( 11552 1824 ) ( 12464 * )
   NEW M3 ( 11552 8208 ) VIA34SQ_C ( * 8512 )
   NEW M1 ( 13224 8512 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 11552 8512 ) ( 13224 * )
   NEW M3 ( 11552 8512 ) VIA34SQ_C ( * 11552 ) VIA34SQ_C
   NEW M1 ( 12464 4864 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 11552 4864 ) ( 12464 * )
   NEW M3 ( 11552 8208 ) ( 12464 * )
   NEW M3 ( 11552 11552 ) ( * 11856 )
   NEW M3 ( 11552 11856 ) ( 12464 * )
   NEW M1 ( 12464 14896 ) VIA12SQ_C
   NEW M2 ( 12464 14592 ) ( * 14896 )
   NEW M2 ( 12464 14592 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 12464 18240 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 12464 14592 ) ( * 18240 )
   NEW M1 ( 12464 1824 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 12464 8208 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 12464 11856 ) VIA34SQ_C ( * 14592 )
   NEW M1 ( 17328 1824 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 12464 1824 ) ( 17328 * )
   NEW M3 ( 12464 8208 ) ( 17328 * )
   NEW M1 ( 12920 11856 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 12464 11856 ) ( 12920 * )
   NEW M1 ( 17328 5168 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C ( * 8208 )
   NEW M2 ( 17328 11856 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 17328 14896 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 17328 18240 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 17328 14896 ) ( * 18240 )
   NEW M1 ( 17328 8208 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 17328 11552 ) VIA12SQ_C ( * 11856 ) VIA12SQ_C
   NEW M4 ( 17328 8208 ) ( * 11856 )
   NEW M4 ( 17328 11856 ) ( * 14896 )
   + USE SIGNAL ;
 - sck
   ( PIN sck )
   ( sck_sync1_reg D )
   + ROUTED M5 ( -1414 8512 ) ( -1216 * ) VIA45SQ_C W ( * 12160 ) VIA34SQ_C ( 608 * ) VIA23SQ_C W
   NEW M1 ( 608 12312 ) VIA12SQ_C
   + USE SIGNAL ;
 - cs_n
   ( PIN cs_n )
   ( cs_sync1_reg D )
   + ROUTED M5 ( -1414 10944 ) ( -608 * ) VIA45SQ_C W ( * 15504 ) VIA34SQ_C ( 608 * ) VIA23SQ_C W
   NEW M1 ( 608 15656 ) VIA12SQ_C
   + USE SIGNAL ;
 - mosi
   ( PIN mosi )
   ( rx_data_r_reg\[0\] D )
   ( shift_reg_reg\[0\] D )
   + ROUTED M5 ( -1414 9728 ) ( 6992 * ) VIA45SQ_C W
   NEW M1 ( 6688 7777 ) VIA12SQ_C
   NEW M2 ( 6688 7904 ) VIA23SQ_C W ( 6992 * ) VIA34SQ_C ( * 9728 )
   NEW M1 ( 11400 12287 ) VIA12SQ_C ( * 12464 ) VIA23SQ_C W
   NEW M3 ( 6992 12464 ) ( 11400 * )
   NEW M3 ( 6992 12464 ) VIA34SQ_C
   NEW M4 ( 6992 9728 ) ( * 12464 )
   + USE SIGNAL ;
 - rx_data[7]
   ( PIN rx_data[7] )
   ( rx_data_r_reg\[7\] Q )
   + ROUTED M5 ( 20672 15808 ) ( 21478 * )
   NEW M4 ( 20672 15808 ) VIA45SQ_C W
   NEW M4 ( 20672 15808 ) ( * 17328 ) VIA34SQ_C
   NEW M3 ( 19456 17328 ) ( 20672 * )
   NEW M2 ( 19456 17328 ) VIA23SQ_C W
   NEW M1 ( 19456 17328 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[6]
   ( PIN rx_data[6] )
   ( rx_data_r_reg\[6\] Q )
   + ROUTED M5 ( 20672 14592 ) ( 21478 * )
   NEW M4 ( 20672 14592 ) VIA45SQ_C W
   NEW M3 ( 20672 14592 ) VIA34SQ_C
   NEW M3 ( 14592 14592 ) ( 20672 * )
   NEW M2 ( 14592 14592 ) VIA23SQ_C W
   NEW M2 ( 14592 13984 ) ( * 14592 )
   NEW M1 ( 14592 13984 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[5]
   ( PIN rx_data[5] )
   ( rx_data_r_reg\[5\] Q )
   + ROUTED M5 ( 21280 6080 ) ( 21478 * )
   NEW M4 ( 21280 6080 ) VIA45SQ_C W
   NEW M4 ( 21280 6080 ) ( * 10640 ) VIA34SQ_C
   NEW M3 ( 19456 10640 ) ( 21280 * )
   NEW M2 ( 19456 10640 ) VIA23SQ_C W
   NEW M1 ( 19456 10640 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[4]
   ( PIN rx_data[4] )
   ( rx_data_r_reg\[4\] Q )
   + ROUTED M5 ( 21280 13376 ) ( 21450 * )
   NEW M4 ( 21280 13376 ) VIA45SQ_C W
   NEW M4 ( 21280 12768 ) ( * 13376 )
   NEW M3 ( 21280 12768 ) VIA34SQ_C
   NEW M3 ( 19456 12768 ) ( 21280 * )
   NEW M2 ( 19456 12768 ) VIA23SQ_C W
   NEW M1 ( 19456 12768 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[3]
   ( PIN rx_data[3] )
   ( rx_data_r_reg\[3\] Q )
   + ROUTED M5 ( 20672 7296 ) ( 21478 * )
   NEW M4 ( 20672 7296 ) VIA45SQ_C W
   NEW M4 ( 20672 6080 ) ( * 7296 )
   NEW M3 ( 20672 6080 ) VIA34SQ_C
   NEW M3 ( 19456 6080 ) ( 20672 * )
   NEW M2 ( 19456 6080 ) VIA23SQ_C W
   NEW M1 ( 19456 6080 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[2]
   ( PIN rx_data[2] )
   ( rx_data_r_reg\[2\] Q )
   + ROUTED M5 ( 20672 12160 ) ( 21478 * )
   NEW M4 ( 20672 12160 ) VIA45SQ_C W
   NEW M4 ( 20672 12160 ) ( * 13984 ) VIA34SQ_C
   NEW M3 ( 19456 13984 ) ( 20672 * )
   NEW M2 ( 19456 13984 ) VIA23SQ_C W
   NEW M1 ( 19456 13984 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[1]
   ( PIN rx_data[1] )
   ( rx_data_r_reg\[1\] Q )
   + ROUTED M5 ( 20064 8512 ) ( 21478 * )
   NEW M4 ( 20064 8512 ) VIA45SQ_C W
   NEW M4 ( 20064 7296 ) ( * 8512 )
   NEW M3 ( 20064 7296 ) VIA34SQ_C
   NEW M3 ( 19456 7296 ) ( 20064 * )
   NEW M2 ( 19456 7296 ) VIA23SQ_C W
   NEW M1 ( 19456 7296 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_data[0]
   ( PIN rx_data[0] )
   ( rx_data_r_reg\[0\] Q )
   + ROUTED M5 ( 18544 10944 ) ( 21478 * )
   NEW M4 ( 18544 10944 ) VIA45SQ_C W
   NEW M4 ( 18544 10944 ) ( * 12768 ) VIA34SQ_C
   NEW M3 ( 15048 12768 ) ( 18544 * )
   NEW M2 ( 15048 12768 ) VIA23SQ_C W
   NEW M1 ( 15048 12768 ) VIA12SQ_C
   + USE SIGNAL ;
 - rx_valid
   ( PIN rx_valid )
   ( rx_valid_r_reg Q )
   + ROUTED M5 ( 19152 9728 ) ( 21478 * )
   NEW M4 ( 19152 9728 ) VIA45SQ_C W
   NEW M4 ( 19152 9728 ) ( * 17328 ) VIA34SQ_C
   NEW M3 ( 14592 17328 ) ( 19152 * )
   NEW M2 ( 14592 17328 ) VIA23SQ_C W
   NEW M1 ( 14592 17328 ) VIA12SQ_C
   + USE SIGNAL ;
 - sck_sync1
   ( sck_sync1_reg Q )
   ( U26 A3 )
   ( sck_sync2_reg D )
   + ROUTED M1 ( 760 17692 ) VIA12SQ_C
   NEW M2 ( 760 17632 ) VIA23SQ_C W ( 3648 * ) VIA34SQ_C
   NEW M4 ( 3648 14288 ) ( * 17632 )
   NEW M1 ( 3040 14288 ) VIA12SQ_C VIA23SQ_C W ( 3648 * ) VIA34SQ_C
   NEW M1 ( 4256 12768 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 3952 12768 ) ( 4256 * )
   NEW M3 ( 3952 12768 ) VIA34SQ_C ( * 14288 )
   NEW M4 ( 3648 14288 ) ( 3952 * )
   + USE SIGNAL ;
 - cs_sync1
   ( cs_sync1_reg Q )
   ( cs_sync2_reg D )
   + ROUTED M1 ( 4256 16112 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 4256 14592 ) ( * 16112 )
   NEW M3 ( 4256 14592 ) VIA34SQ_C
   NEW M3 ( 4256 14592 ) ( 4712 * ) VIA23SQ_C W
   NEW M1 ( 4712 14440 ) VIA12SQ_C
   + USE SIGNAL ;
 - N32
   ( U37 Y )
   ( bit_count_reg\[0\] D )
   + ROUTED M1 ( 6384 2128 ) VIA12SQ_C VIA23SQ_C W ( 6688 * ) VIA34SQ_C ( * 4256 ) VIA34SQ_C VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - N33
   ( CLKOPT_ctmTdsLR_1_290 Y )
   ( bit_count_reg\[1\] D )
   + ROUTED M1 ( 2001 4433 ) ( 2402 * )
   + USE SIGNAL ;
 - N34
   ( CLKOPT_ctmTdsLR_1_291 Y )
   ( bit_count_reg\[2\] D )
   + ROUTED M1 ( 3952 5472 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C VIA45SQ_C W ( 12160 * ) VIA45SQ_C W VIA34SQ_C
   NEW M3 ( 11856 5472 ) ( 12160 * )
   NEW M2 ( 11856 5472 ) VIA23SQ_C W
   NEW M1 ( 11856 5624 ) VIA12SQ_C
   + USE SIGNAL ;
 - N38
   ( U28 Y )
   ( U39 A1 )
   ( rx_valid_r_reg D )
   ( clk_gate_rx_data_r_reg/latch D )
   + ROUTED M1 ( 6080 7600 ) VIA12SQ_C VIA23SQ_C W ( 7296 * ) VIA23SQ_C W ( * 8927 ) VIA12SQ_C
   NEW M2 ( 7296 8927 ) ( * 9424 ) VIA23SQ_C W ( 9728 * ) VIA34SQ_C ( * 15808 )
   NEW M1 ( 9880 15808 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 9728 15808 ) VIA34SQ_C
   NEW M1 ( 10944 17692 ) VIA12SQ_C
   NEW M2 ( 10944 17632 ) VIA23SQ_C W
   NEW M3 ( 9728 17632 ) ( 10944 * )
   NEW M3 ( 9728 17632 ) VIA34SQ_C
   NEW M4 ( 9728 15808 ) ( * 17632 )
   + USE SIGNAL ;
 - net59
   ( clk_gate_bit_count_reg/main_gate Y )
   ( CTS_ZCTSBUF_92_181 A )
   + ROUTED M1 ( 10032 9120 ) ( 10458 * )
   + USE CLOCK ;
 - net65
   ( clk_gate_rx_data_r_reg/main_gate Y )
   ( rx_data_r_reg\[0\] CLK )
   ( rx_data_r_reg\[1\] CLK )
   ( rx_data_r_reg\[2\] CLK )
   ( rx_data_r_reg\[3\] CLK )
   ( rx_data_r_reg\[4\] CLK )
   ( rx_data_r_reg\[5\] CLK )
   ( rx_data_r_reg\[6\] CLK )
   ( rx_data_r_reg\[7\] CLK )
   + ROUTED M1 ( 11248 13502 ) VIA12SQ_C
   NEW M2 ( 11248 13376 ) VIA23SQ_C W ( 11856 * )
   NEW M3 ( 11856 13072 ) ( * 13376 )
   NEW M1 ( 11704 13158 ) VIA12SQ_C
   NEW M2 ( 11704 13072 ) VIA23SQ_C W
   NEW M3 ( 11856 13072 ) VIA34SQ_C
   NEW M4 ( 11856 11248 ) ( * 13072 )
   NEW M3 ( 11856 11248 ) VIA34SQ_C
   NEW M3 ( 11856 11248 ) ( 14744 * )
   NEW M1 ( 14744 11096 ) VIA12SQ_C
   NEW M2 ( 14744 11248 ) VIA23SQ_C W ( 16112 * ) VIA34SQ_C
   NEW M2 ( 16112 6688 ) VIA23SQ_C W VIA34SQ_C ( * 10336 )
   NEW M1 ( 16112 10250 ) VIA12SQ_C
   NEW M2 ( 16112 10336 ) VIA23SQ_C W VIA34SQ_C
   NEW M3 ( 16112 13072 ) VIA34SQ_C
   NEW M2 ( 16112 13072 ) VIA23SQ_C W
   NEW M1 ( 16112 16846 ) VIA12SQ_C
   NEW M2 ( 16112 16720 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 16112 13072 ) ( * 16720 )
   NEW M1 ( 16112 6562 ) VIA12SQ_C
   NEW M2 ( 16112 6384 ) ( * 6562 )
   NEW M1 ( 16112 6814 ) VIA12SQ_C
   NEW M1 ( 16112 13158 ) VIA12SQ_C
   NEW M1 ( 16112 13502 ) VIA12SQ_C
   NEW M2 ( 16112 13158 ) ( * 13502 )
   NEW M4 ( 16112 10336 ) ( * 11248 )
   NEW M4 ( 16112 11248 ) ( * 13072 )
   + USE CLOCK ;
 - n14
   ( U41 Y )
   ( state_reg\[0\] D )
   + ROUTED M1 ( 4712 11248 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 608 11248 ) ( 4712 * )
   NEW M2 ( 608 11248 ) VIA23SQ_C W
   NEW M1 ( 608 11096 ) VIA12SQ_C
   + USE SIGNAL ;
 - n15
   ( U39 Y )
   ( state_reg\[1\] D )
   + ROUTED M1 ( 4712 7904 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 608 7904 ) ( 4712 * )
   NEW M2 ( 608 7904 ) VIA23SQ_C W
   NEW M1 ( 608 7752 ) VIA12SQ_C
   + USE SIGNAL ;
 - n16
   ( U38 Y )
   ( clk_gate_bit_count_reg/latch D )
   + ROUTED M1 ( 6536 12160 ) VIA12SQ_C VIA23SQ_C W ( 9880 * ) VIA23SQ_C W ( * 12464 ) VIA12SQ_C
   + USE SIGNAL ;
 - n17
   ( U29 Y )
   ( CLKOPT_ctmTdsLR_1_291 A2 )
   ( CLKOPT_ctmTdsLR_1_291 A1 )
   + ROUTED M1 ( 1216 3040 ) VIA12SQ_C VIA23SQ_C W ( 2432 * ) VIA34SQ_C ( * 5776 ) VIA34SQ_C
   NEW M2 ( 2584 5776 ) VIA23SQ_C W
   NEW M1 ( 2584 5776 ) VIA12SQ_C
   NEW M1 ( 2736 6536 ) VIA12SQ_C
   NEW M2 ( 2736 5776 ) ( * 6536 )
   NEW M2 ( 2584 5776 ) ( 2736 * )
   + USE SIGNAL ;
 - n18
   ( U25 Y )
   ( CLKOPT_ctmTdsLR_1_291 A4 )
   ( U27 A2 )
   + ROUTED M1 ( 2888 5900 ) VIA12SQ_C
   NEW M2 ( 2888 5776 ) VIA23SQ_C W ( 3648 * )
   NEW M1 ( 3496 3040 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 3648 3040 ) VIA34SQ_C ( * 5776 ) VIA34SQ_C
   NEW M1 ( 5624 5776 ) VIA12SQ_C
   NEW M2 ( 5624 5472 ) ( * 5776 )
   NEW M2 ( 5624 5472 ) VIA23SQ_C W
   NEW M3 ( 4104 5472 ) ( 5624 * )
   NEW M3 ( 4104 5472 ) ( * 5776 )
   NEW M3 ( 3648 5776 ) ( 4104 * )
   + USE SIGNAL ;
 - n21
   ( U24 Y )
   ( CLKOPT_ctmTdsLR_1_290 A2 )
   ( CLKOPT_ctmTdsLR_1_290 A1 )
   ( U25 A )
   + ROUTED M1 ( 760 4256 ) VIA12SQ_C
   NEW M2 ( 760 3496 ) ( * 4256 )
   NEW M1 ( 2584 3192 ) VIA12SQ_C
   NEW M2 ( 2584 3344 ) VIA23SQ_C W
   NEW M3 ( 760 3344 ) ( 2584 * )
   NEW M2 ( 760 3344 ) VIA23SQ_C W
   NEW M1 ( 760 3496 ) VIA12SQ_C
   NEW M1 ( 2584 2128 ) VIA12SQ_C VIA23SQ_C W ( 3496 * ) VIA23SQ_C W ( * 2432 ) VIA12SQ_C
   + USE SIGNAL ;
 - n24
   ( U27 Y )
   ( U40 A3 )
   ( U39 A3 )
   ( U28 A )
   + ROUTED M1 ( 3192 9243 ) VIA12SQ_C ( * 9424 ) VIA23SQ_C W ( 5472 * )
   NEW M1 ( 5320 5776 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 5472 5776 ) VIA34SQ_C ( * 7296 )
   NEW M1 ( 5472 7296 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C ( * 9424 ) VIA34SQ_C
   NEW M1 ( 6992 9120 ) VIA12SQ_C ( * 9424 ) VIA23SQ_C W
   NEW M3 ( 5472 9424 ) ( 6992 * )
   + USE SIGNAL ;
 - n25
   ( U40 Y )
   ( U41 A5 )
   + ROUTED M1 ( 2584 8816 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 2736 8816 ) VIA34SQ_C ( * 10944 ) VIA34SQ_C ( 5472 * ) VIA23SQ_C W
   NEW M1 ( 5472 11096 ) VIA12SQ_C
   + USE SIGNAL ;
 - n26
   ( U26 Y )
   ( U41 A2 )
   ( U38 A3 )
   ( U27 A4 )
   + ROUTED M1 ( 3982 14288 ) ( 4560 * ) VIA12SQ_C W VIA23SQ_C W ( 6384 * ) VIA34SQ_C
   NEW M4 ( 6384 12464 ) ( * 14288 )
   NEW M4 ( 6080 12464 ) ( 6384 * )
   NEW M1 ( 6080 10189 ) VIA12SQ_C W ( * 10336 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 5928 12587 ) VIA12SQ_C
   NEW M2 ( 5928 12464 ) VIA23SQ_C W
   NEW M3 ( 6080 12464 ) VIA34SQ_C
   NEW M1 ( 6080 5776 ) VIA12SQ_C VIA23SQ_C W ( 6384 * ) VIA34SQ_C ( * 10336 )
   NEW M4 ( 6080 10336 ) ( 6384 * )
   NEW M4 ( 6080 10336 ) ( * 12464 )
   + USE SIGNAL ;
 - n27
   ( state_reg\[1\] QN )
   ( CLKOPT_ctmTdsLR_1_291 A5 )
   ( CLKOPT_ctmTdsLR_1_290 A5 )
   ( U26 A1 )
   + ROUTED M1 ( 1368 4408 ) VIA12SQ_C
   NEW M2 ( 1368 4560 ) VIA23SQ_C W ( 2128 * ) VIA34SQ_C ( * 5472 ) VIA34SQ_C ( 3344 * )
   NEW M1 ( 3344 14288 ) VIA12SQ_C ( * 14592 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 3344 6688 ) ( * 14592 )
   NEW M1 ( 3344 5661 ) VIA12SQ_C
   NEW M2 ( 3344 5472 ) ( * 5636 )
   NEW M2 ( 3344 5472 ) VIA23SQ_C W VIA34SQ_C ( * 6688 )
   NEW M1 ( 4256 6840 ) VIA12SQ_C
   NEW M2 ( 4256 6688 ) VIA23SQ_C W
   NEW M3 ( 3344 6688 ) ( 4256 * )
   NEW M3 ( 3344 6688 ) VIA34SQ_C
   + USE SIGNAL ;
 - n28
   ( cs_sync2_reg QN )
   ( U41 A4 )
   ( U40 A2 )
   ( U39 A4 )
   ( U38 A2 )
   + ROUTED M1 ( 3496 9851 ) VIA12SQ_C
   NEW M2 ( 3496 9728 ) VIA23SQ_C W ( 5776 * ) VIA34SQ_C
   NEW M1 ( 5776 7476 ) VIA12SQ_C
   NEW M2 ( 5776 7600 ) VIA23SQ_C W VIA34SQ_C ( * 9728 )
   NEW M1 ( 5624 13219 ) VIA12SQ_C
   NEW M2 ( 5624 13072 ) VIA23SQ_C W
   NEW M1 ( 5928 10820 ) VIA12SQ_C
   NEW M2 ( 5928 10944 ) VIA23SQ_C W
   NEW M3 ( 5776 10944 ) VIA34SQ_C ( * 13072 ) VIA34SQ_C
   NEW M4 ( 5776 9728 ) ( * 10944 )
   NEW M1 ( 8512 13832 ) VIA12SQ_C W
   NEW M2 ( 8512 13680 ) ( * 13832 )
   NEW M2 ( 8512 13680 ) VIA23SQ_C W
   NEW M3 ( 5776 13680 ) ( 8512 * )
   NEW M3 ( 5776 13072 ) ( * 13680 )
   + USE SIGNAL ;
 - n29
   ( sck_sync2_reg QN )
   ( U26 A2 )
   + ROUTED M1 ( 4560 17176 ) VIA12SQ_C W
   NEW M2 ( 4560 17024 ) ( * 17176 )
   NEW M2 ( 4560 17024 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 4560 13984 ) ( * 17024 )
   NEW M3 ( 4560 13984 ) VIA34SQ_C
   NEW M3 ( 3192 13984 ) ( 4560 * )
   NEW M2 ( 3192 13984 ) VIA23SQ_C W
   NEW M1 ( 3192 13984 ) VIA12SQ_C
   + USE SIGNAL ;
 - n30
   ( state_reg\[0\] QN )
   ( U41 A6 )
   + ROUTED M1 ( 4408 10488 ) VIA12SQ_C W
   NEW M2 ( 4408 10336 ) ( * 10488 )
   NEW M2 ( 4408 10336 ) VIA23SQ_C W ( 5320 * ) VIA23SQ_C W
   NEW M1 ( 5320 10488 ) VIA12SQ_C
   + USE SIGNAL ;
 - state[1]
   ( state_reg\[1\] Q )
   ( U40 A1 )
   ( U39 A2 )
   ( U37 A1 )
   + ROUTED M1 ( 3648 9120 ) VIA12SQ_C
   NEW M2 ( 3648 8816 ) ( * 9120 )
   NEW M2 ( 3648 8816 ) VIA23SQ_C W ( 4256 * ) VIA34SQ_C
   NEW M4 ( 4256 7296 ) ( * 8816 )
   NEW M1 ( 5258 2280 ) VIA12SQ_C_1_2
   NEW M2 ( 5320 2128 ) VIA23SQ_C W
   NEW M3 ( 4256 2128 ) ( 5320 * )
   NEW M3 ( 4256 2128 ) VIA34SQ_C ( * 7296 )
   NEW M1 ( 4256 7296 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 5928 6819 ) VIA12SQ_C ( * 6992 ) VIA23SQ_C W
   NEW M3 ( 4256 6992 ) ( 5928 * )
   NEW M3 ( 4256 6992 ) ( * 7296 )
   + USE SIGNAL ;
 - state[0]
   ( state_reg\[0\] Q )
   ( U41 A3 )
   ( U41 A1 )
   ( U39 A5 )
   ( U38 A1 )
   ( U27 A1 )
   + ROUTED M1 ( 4256 10640 ) VIA12SQ_C VIA23SQ_C W ( 4864 * ) VIA34SQ_C
   NEW M1 ( 5168 12464 ) ( 5442 * )
   NEW M1 ( 5168 12464 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 4864 12464 ) ( 5168 * )
   NEW M3 ( 4864 12464 ) VIA34SQ_C
   NEW M4 ( 4864 10640 ) ( * 12464 )
   NEW M4 ( 4864 7600 ) ( * 10640 )
   NEW M4 ( 4864 7600 ) ( 5168 * )
   NEW M3 ( 4864 10640 ) ( 5624 * )
   NEW M1 ( 5320 7740 ) VIA12SQ_C
   NEW M2 ( 5320 7600 ) VIA23SQ_C W
   NEW M3 ( 5168 7600 ) VIA34SQ_C
   NEW M1 ( 5472 5928 ) VIA12SQ_C ( * 6384 ) VIA23SQ_C W
   NEW M3 ( 5168 6384 ) ( 5472 * )
   NEW M3 ( 5168 6384 ) VIA34SQ_C ( * 7600 )
   NEW M1 ( 5624 10640 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 6232 10944 ) VIA12SQ_C
   NEW M2 ( 6232 10640 ) ( * 10944 )
   NEW M2 ( 6232 10640 ) VIA23SQ_C W
   NEW M3 ( 5624 10640 ) ( 6232 * )
   + USE SIGNAL ;
 - bit_count[2]
   ( bit_count_reg\[2\] Q )
   ( CLKOPT_ctmTdsLR_1_291 A3 )
   ( U29 A3 )
   ( U27 A3 )
   + ROUTED M1 ( 608 2609 ) VIA12SQ_C
   NEW M2 ( 608 2736 ) VIA23SQ_C W VIA34SQ_C ( * 6080 ) VIA34SQ_C ( 3192 * )
   NEW M1 ( 3192 6080 ) VIA12SQ_C VIA23SQ_C W ( 5776 * )
   NEW M1 ( 5776 5903 ) VIA12SQ_C
   NEW M2 ( 5776 5776 ) VIA23SQ_C W ( * 6080 )
   NEW M1 ( 8208 6080 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 5776 6080 ) ( 8208 * )
   + USE SIGNAL ;
 - bit_count[1]
   ( bit_count_reg\[1\] Q )
   ( CLKOPT_ctmTdsLR_1_290 A3 )
   ( U29 A1 )
   ( U24 A1 )
   + ROUTED M1 ( 1216 2432 ) VIA12SQ_C ( * 2736 ) VIA23SQ_C W VIA34SQ_C ( * 3952 ) VIA34SQ_C
   NEW M1 ( 1216 3952 ) VIA12SQ_C VIA23SQ_C W
   NEW M1 ( 2736 2736 ) VIA12SQ_C W VIA23SQ_C W
   NEW M3 ( 1216 2736 ) ( 2736 * )
   NEW M1 ( 6080 3952 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 1216 3952 ) ( 6080 * )
   + USE SIGNAL ;
 - bit_count[0]
   ( bit_count_reg\[0\] Q )
   ( CLKOPT_ctmTdsLR_1_290 A4 )
   ( U37 A2 )
   ( U29 A2 )
   ( U24 A2 )
   + ROUTED M1 ( 912 4060 ) VIA12SQ_C
   NEW M2 ( 912 3952 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 912 2736 ) ( * 3952 )
   NEW M3 ( 912 2736 ) VIA34SQ_C
   NEW M3 ( 912 2736 ) ( 1064 * )
   NEW M3 ( 1064 2432 ) ( * 2736 )
   NEW M1 ( 1064 2559 ) VIA12SQ_C
   NEW M2 ( 1064 2432 ) VIA23SQ_C W ( 2888 * )
   NEW M1 ( 2888 2432 ) VIA12SQ_C W
   NEW M2 ( 2888 2204 ) ( * 2432 ) VIA23SQ_C ( 5624 * ) VIA23SQ_C W
   NEW M1 ( 5626 2375 ) VIA12BAR_C
   NEW M1 ( 10336 3952 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 10336 2432 ) ( * 3952 )
   NEW M3 ( 10336 2432 ) VIA34SQ_C
   NEW M3 ( 5624 2432 ) ( 10336 * )
   + USE SIGNAL ;
 - shift_reg[6]
   ( shift_reg_reg\[6\] Q )
   ( rx_data_r_reg\[7\] D )
   + ROUTED M1 ( 15352 9424 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 15504 9424 ) VIA34SQ_C ( * 17632 ) VIA34SQ_C ( 15808 * ) VIA23SQ_C W VIA12SQ_C
   + USE SIGNAL ;
 - shift_reg[5]
   ( shift_reg_reg\[5\] Q )
   ( rx_data_r_reg\[6\] D )
   ( shift_reg_reg\[6\] D )
   + ROUTED M1 ( 10944 14348 ) VIA12SQ_C
   NEW M2 ( 10944 14288 ) VIA23SQ_C W ( 11248 * ) VIA34SQ_C
   NEW M4 ( 11248 11248 ) ( * 14288 )
   NEW M1 ( 11248 11400 ) VIA12SQ_C
   NEW M2 ( 11248 11248 ) VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 11704 9060 ) VIA12SQ_C
   NEW M2 ( 11704 9120 ) VIA23SQ_C W
   NEW M3 ( 11248 9120 ) ( 11704 * )
   NEW M3 ( 11248 9120 ) VIA34SQ_C ( * 11248 )
   + USE SIGNAL ;
 - shift_reg[4]
   ( shift_reg_reg\[4\] Q )
   ( rx_data_r_reg\[5\] D )
   ( shift_reg_reg\[5\] D )
   + ROUTED M1 ( 7600 11004 ) VIA12SQ_C
   NEW M2 ( 7600 10640 ) ( * 11004 )
   NEW M2 ( 7600 10640 ) VIA23SQ_C W ( 13376 * ) VIA34SQ_C ( * 10944 ) VIA45SQ_C W ( 15808 * ) VIA45SQ_C W VIA34SQ_C
   NEW M1 ( 15808 11004 ) VIA12SQ_C
   NEW M2 ( 15808 10944 ) VIA23SQ_C W
   NEW M1 ( 19456 2736 ) VIA12SQ_C VIA23SQ_C W
   NEW M3 ( 18848 2736 ) ( 19456 * )
   NEW M3 ( 18848 2736 ) VIA34SQ_C ( * 10944 ) VIA34SQ_C
   NEW M3 ( 15808 10944 ) ( 18848 * )
   + USE SIGNAL ;
 - shift_reg[3]
   ( shift_reg_reg\[3\] Q )
   ( rx_data_r_reg\[4\] D )
   ( shift_reg_reg\[4\] D )
   + ROUTED M1 ( 14592 2736 ) VIA12SQ_C VIA23SQ_C W ( 15200 * )
   NEW M1 ( 15808 12287 ) VIA12SQ_C
   NEW M2 ( 15808 12160 ) VIA23SQ_C W
   NEW M3 ( 15200 12160 ) ( 15808 * )
   NEW M3 ( 15200 12160 ) VIA34SQ_C
   NEW M4 ( 15200 2736 ) ( * 12160 )
   NEW M3 ( 15200 2736 ) VIA34SQ_C
   NEW M1 ( 15808 2255 ) VIA12SQ_C
   NEW M2 ( 15808 2128 ) VIA23SQ_C W
   NEW M3 ( 15200 2128 ) ( 15808 * )
   NEW M3 ( 15200 2128 ) ( * 2736 )
   + USE SIGNAL ;
 - shift_reg[2]
   ( shift_reg_reg\[2\] Q )
   ( rx_data_r_reg\[3\] D )
   ( shift_reg_reg\[3\] D )
   + ROUTED M1 ( 10944 2372 ) VIA12SQ_C
   NEW M2 ( 10944 2432 ) VIA23SQ_C W ( 14592 * ) VIA34SQ_C ( * 3952 )
   NEW M1 ( 14592 3952 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 15808 5599 ) VIA12SQ_C
   NEW M2 ( 15808 5472 ) VIA23SQ_C W
   NEW M3 ( 14592 5472 ) ( 15808 * )
   NEW M3 ( 14592 5472 ) VIA34SQ_C
   NEW M4 ( 14592 3952 ) ( * 5472 )
   + USE SIGNAL ;
 - shift_reg[1]
   ( shift_reg_reg\[1\] Q )
   ( rx_data_r_reg\[2\] D )
   ( shift_reg_reg\[2\] D )
   + ROUTED M1 ( 10944 4433 ) VIA12SQ_C
   NEW M2 ( 10944 4560 ) VIA23SQ_C W ( 14288 * ) VIA34SQ_C ( * 7296 )
   NEW M4 ( 14288 7296 ) ( 14592 * )
   NEW M1 ( 14592 7296 ) VIA12SQ_C VIA23SQ_C W VIA34SQ_C
   NEW M1 ( 15808 14348 ) VIA12SQ_C
   NEW M2 ( 15808 14288 ) VIA23SQ_C W
   NEW M3 ( 14592 14288 ) ( 15808 * )
   NEW M3 ( 14592 14288 ) VIA34SQ_C
   NEW M4 ( 14592 7296 ) ( * 14288 )
   + USE SIGNAL ;
 - shift_reg[0]
   ( shift_reg_reg\[0\] Q )
   ( rx_data_r_reg\[1\] D )
   ( shift_reg_reg\[1\] D )
   + ROUTED M1 ( 10336 7296 ) VIA12SQ_C ( * 7600 ) VIA23SQ_C W ( 10944 * )
   NEW M1 ( 10944 7660 ) VIA12SQ_C
   NEW M2 ( 10944 7600 ) VIA23SQ_C W
   NEW M1 ( 15808 7660 ) VIA12SQ_C
   NEW M2 ( 15808 7600 ) VIA23SQ_C W
   NEW M3 ( 10944 7600 ) ( 15808 * )
   + USE SIGNAL ;
 - CTS_ZCTSNET_0
   ( CTS_ZCTSBUF_92_181 Y )
   ( shift_reg_reg\[4\] CLK )
   ( shift_reg_reg\[3\] CLK )
   ( shift_reg_reg\[2\] CLK )
   ( shift_reg_reg\[1\] CLK )
   ( shift_reg_reg\[6\] CLK )
   ( bit_count_reg\[2\] CLK )
   ( bit_count_reg\[1\] CLK )
   ( bit_count_reg\[0\] CLK )
   ( shift_reg_reg\[0\] CLK )
   ( shift_reg_reg\[5\] CLK )
   + ROUTED M1 ( 2736 3470 ) VIA12SQ_C ( * 3648 ) VIA23SQ_C W ( 6992 * )
   NEW M1 ( 6992 3470 ) VIA12SQ_C ( * 3648 ) VIA23SQ_C W
   NEW M1 ( 6992 6906 ) VIA12SQ_C
   NEW M2 ( 6992 6992 ) VIA23SQ_C W ( 7904 * ) VIA34SQ_C ( * 8816 )
   NEW M3 ( 6992 3648 ) ( 11248 * ) VIA34SQ_C
   NEW M1 ( 7904 10158 ) VIA12SQ_C
   NEW M2 ( 7904 10032 ) VIA23SQ_C W VIA34SQ_C
   NEW M4 ( 7904 8816 ) ( * 10032 )
   NEW M3 ( 7904 8816 ) VIA34SQ_C
   NEW M3 ( 7904 8816 ) ( 11248 * )
   NEW M2 ( 11248 3040 ) VIA23SQ_C W VIA34SQ_C ( * 3648 )
   NEW M1 ( 11248 3126 ) VIA12SQ_C
   NEW M1 ( 11248 3470 ) VIA12SQ_C
   NEW M2 ( 11248 3126 ) ( * 3470 )
   NEW M3 ( 11248 6384 ) VIA34SQ_C
   NEW M1 ( 11248 6814 ) VIA12SQ_C
   NEW M2 ( 11248 6688 ) VIA23SQ_C W
   NEW M3 ( 11248 6384 ) ( * 6688 )
   NEW M4 ( 11248 6384 ) ( * 8816 ) VIA34SQ_C
   NEW M1 ( 11248 8927 ) VIA12SQ_C
   NEW M2 ( 11248 8816 ) VIA23SQ_C W
   NEW M1 ( 16112 3126 ) VIA12SQ_C
   NEW M2 ( 16112 3040 ) VIA23SQ_C W
   NEW M3 ( 11248 3040 ) ( 16112 * )
   NEW M4 ( 11248 3648 ) ( * 6384 )
   NEW M1 ( 11552 6470 ) VIA12SQ_C
   NEW M2 ( 11552 6384 ) VIA23SQ_C W
   NEW M3 ( 11248 6384 ) ( 11552 * )
   NEW M1 ( 12008 9814 ) VIA12SQ_C
   NEW M2 ( 12008 8816 ) ( * 9814 )
   NEW M2 ( 12008 8816 ) VIA23SQ_C W
   NEW M3 ( 11248 8816 ) ( 12008 * )
   + USE CLOCK ;
 - clk_gate_bit_count_reg/net51
   ( clk_gate_bit_count_reg/latch Q )
   ( clk_gate_bit_count_reg/main_gate A1 )
   + ROUTED M1 ( 8208 11856 ) VIA12SQ_C VIA23SQ_C W ( 8512 * ) VIA34SQ_C
   NEW M4 ( 8512 9728 ) ( * 11856 )
   NEW M3 ( 8512 9728 ) VIA34SQ_C
   NEW M3 ( 8512 9728 ) ( 9424 * ) VIA23SQ_C W
   NEW M2 ( 9424 9272 ) ( * 9728 )
   NEW M1 ( 9424 9272 ) VIA12SQ_C
   + USE SIGNAL ;
 - clk_gate_rx_data_r_reg/net51
   ( clk_gate_rx_data_r_reg/latch Q )
   ( clk_gate_rx_data_r_reg/main_gate A1 )
   + ROUTED M1 ( 8056 16239 ) VIA12SQ_C
   NEW M2 ( 8056 16112 ) VIA23SQ_C W ( 13984 * ) VIA34SQ_C
   NEW M4 ( 13984 10640 ) ( * 16112 )
   NEW M3 ( 13984 10640 ) VIA34SQ_C
   NEW M2 ( 14136 10640 ) VIA23SQ_C W
   NEW M1 ( 14136 10792 ) VIA12SQ_C
   + USE SIGNAL ;
END NETS
END DESIGN
