cocci_test_suite() {
	struct mtd_info *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 910 */;
	struct tegra_nand_chip *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 909 */;
	struct tegra_nand_controller *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 908 */;
	struct nand_chip *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 906 */;
	int cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 906 */;
	const int *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 837 */;
	const int cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 835 */[];
	const struct nand_sdr_timings *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 818 */;
	const struct nand_data_interface *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 815 */;
	unsigned long cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 658 */;
	u8 *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 650 */;
	dma_addr_t cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 497 */;
	enum dma_data_direction cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 496 */;
	const struct nand_operation *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 467 */;
	const struct nand_op_parser cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 441 */;
	const u8 *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 360 */;
	bool cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 354 */;
	unsigned int cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 353 */;
	const struct nand_op_instr *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 350 */;
	const struct nand_subop *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 348 */;
	void cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 325 */;
	const char *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 315 */;
	const char *constcocci_id/* drivers/mtd/nand/raw/tegra_nand.c 289 */[];
	irqreturn_t cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 248 */;
	void *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 248 */;
	const struct mtd_ooblayout_ops cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 243 */;
	struct mtd_oob_region *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 228 */;
	struct tegra_nand_chip cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 197 */;
	struct tegra_nand_controller cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 192 */;
	struct nand_controller *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 190 */;
	struct tegra_nand_chip {
		struct nand_chip chip;
		struct gpio_desc *wp_gpio;
		struct mtd_oob_region ecc;
		u32 config;
		u32 config_ecc;
		u32 bch_config;
		int cs[1];
	} cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 179 */;
	struct tegra_nand_controller {
		struct nand_controller controller;
		struct device *dev;
		void __iomem *regs;
		int irq;
		struct clk *clk;
		struct completion command_complete;
		struct completion dma_complete;
		bool last_read_error;
		int cur_cs;
		struct nand_chip *chip;
	} cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 166 */;
	struct platform_driver cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1228 */;
	const struct of_device_id cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1222 */[];
	struct resource *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1140 */;
	struct reset_control *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1138 */;
	struct platform_device *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1136 */;
	u32 cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1067 */;
	struct device_node *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1060 */;
	struct device *cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1057 */;
	const struct nand_controller_ops cocci_id/* drivers/mtd/nand/raw/tegra_nand.c 1051 */;
}
