# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test_detector.srcs/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../test_detector.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../test_detector.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../../test_detector.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
