{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560444648041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444648048 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:50:47 2019 " "Processing started: Thu Jun 13 19:50:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444648048 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444648048 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444648048 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560444648733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "D:/My_Designs/Diplom/Oscill.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661529 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "D:/My_Designs/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "D:/My_Designs/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661532 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "D:/My_Designs/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "D:/My_Designs/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "D:/My_Designs/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "D:/My_Designs/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661543 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "D:/My_Designs/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661546 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "D:/My_Designs/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "D:/My_Designs/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661549 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "D:/My_Designs/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661552 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661555 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661558 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "D:/My_Designs/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_trn-RTL " "Found design unit 1: MUL_altfp_mult_trn-RTL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661611 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1433 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661611 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_trn " "Found entity 1: MUL_altfp_mult_trn" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661611 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1422 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_j1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_rvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_rvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_j1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_j1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661729 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_j1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_10g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_10g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_j1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_j1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "D:/My_Designs/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "D:/My_Designs/Diplom/Block1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661785 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "D:/My_Designs/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "D:/My_Designs/Diplom/ButtonProc.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661788 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "D:/My_Designs/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_OSCILL-BEH " "Found design unit 1: TB_OSCILL-BEH" {  } { { "TB_OSCILL.vhd" "" { Text "D:/My_Designs/Diplom/TB_OSCILL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661791 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.vhd" "" { Text "D:/My_Designs/Diplom/TB_OSCILL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UARTPROC-SYN " "Found design unit 1: UARTPROC-SYN" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661794 ""} { "Info" "ISGN_ENTITY_NAME" "1 UARTPROC " "Found entity 1: UARTPROC" {  } { { "UARTPROC.vhd" "" { Text "D:/My_Designs/Diplom/UARTPROC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_BLOCK1-BEh " "Found design unit 1: TB_BLOCK1-BEh" {  } { { "TB_BLOCK1.vhd" "" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661797 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_BLOCK1 " "Found entity 1: TB_BLOCK1" {  } { { "TB_BLOCK1.vhd" "" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindiagram.bdf 1 1 " "Found 1 design units, including 1 entities, in source file maindiagram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAINDIAGRAM " "Found entity 1: MAINDIAGRAM" {  } { { "MAINDIAGRAM.bdf" "" { Schematic "D:/My_Designs/Diplom/MAINDIAGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFO-SYN " "Found design unit 1: LFO-SYN" {  } { { "LFO.vhd" "" { Text "D:/My_Designs/Diplom/LFO.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661802 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFO " "Found entity 1: LFO" {  } { { "LFO.vhd" "" { Text "D:/My_Designs/Diplom/LFO.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlfo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romlfo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romlfo-SYN " "Found design unit 1: romlfo-SYN" {  } { { "ROMLFO.vhd" "" { Text "D:/My_Designs/Diplom/ROMLFO.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661805 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMLFO " "Found entity 1: ROMLFO" {  } { { "ROMLFO.vhd" "" { Text "D:/My_Designs/Diplom/ROMLFO.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DAC-Behavioral " "Found design unit 1: DAC-Behavioral" {  } { { "DAC.vhd" "" { Text "D:/My_Designs/Diplom/DAC.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661808 ""} { "Info" "ISGN_ENTITY_NAME" "1 DAC " "Found entity 1: DAC" {  } { { "DAC.vhd" "" { Text "D:/My_Designs/Diplom/DAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debuger/synthesis/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debuger-rtl " "Found design unit 1: Debuger-rtl" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661810 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debuger " "Found entity 1: Debuger" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debuger/synthesis/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debuger-rtl " "Found design unit 1: Debuger-rtl" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661813 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debuger " "Found entity 1: Debuger" {  } { { "Debuger/synthesis/Debuger.vhd" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/Debuger.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debuger/synthesis/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file debuger/synthesis/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "Debuger/synthesis/submodules/altsource_probe_top.v" "" { Text "D:/My_Designs/Diplom/Debuger/synthesis/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB_DAC-SYN " "Found design unit 1: TB_DAC-SYN" {  } { { "TB_DAC.vhd" "" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661821 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB_DAC " "Found entity 1: TB_DAC" {  } { { "TB_DAC.vhd" "" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444661821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444661821 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TB_DAC " "Elaborating entity \"TB_DAC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560444662437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:UPLL " "Elaborating entity \"PLL\" for hierarchy \"PLL:UPLL\"" {  } { { "TB_DAC.vhd" "UPLL" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:UPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:UPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:UPLL\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:UPLL\|altpll:altpll_component " "Instantiated megafunction \"PLL:UPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662523 ""}  } { { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444662523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444662594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444662594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC DAC:U2 " "Elaborating entity \"DAC\" for hierarchy \"DAC:U2\"" {  } { { "TB_DAC.vhd" "U2" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TB_BLOCK1 TB_BLOCK1:U3 " "Elaborating entity \"TB_BLOCK1\" for hierarchy \"TB_BLOCK1:U3\"" {  } { { "TB_DAC.vhd" "U3" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662606 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "BUSY TB_BLOCK1.vhd(16) " "VHDL Signal Declaration warning at TB_BLOCK1.vhd(16): used implicit default value for signal \"BUSY\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TB_BLOCK1.vhd" "" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560444662608 "|TB_DAC|TB_BLOCK1:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 TB_BLOCK1:U3\|Block1:ub " "Elaborating entity \"Block1\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\"" {  } { { "TB_BLOCK1.vhd" "ub" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oscill TB_BLOCK1:U3\|Block1:ub\|Oscill:Oscill_inst " "Elaborating entity \"Oscill\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|Oscill:Oscill_inst\"" {  } { { "Block1.vhd" "Oscill_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen TB_BLOCK1:U3\|Block1:ub\|Oscill:Oscill_inst\|gen:Ugen " "Elaborating entity \"gen\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|Oscill:Oscill_inst\|gen:Ugen\"" {  } { { "Oscill.vhd" "Ugen" { Text "D:/My_Designs/Diplom/Oscill.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst " "Elaborating entity \"CONV_INT_TO_FLOAT\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\"" {  } { { "Block1.vhd" "CONV_INT_TO_FLOAT_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altfp_convert_j1n TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component " "Elaborating entity \"CONV_INT_TO_FLOAT_altfp_convert_j1n\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "CONV_INT_TO_FLOAT_altfp_convert_j1n_component" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altbarrel_shift_rvf TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5 " "Elaborating entity \"CONV_INT_TO_FLOAT_altbarrel_shift_rvf\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altbarrel_shift_rvf:altbarrel_shift5\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altbarrel_shift5" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_rb6 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_rb6\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder2" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_bv7 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_bv7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder6" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6v7 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6v7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder8" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3v7 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3v7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3v7:altpriority_encoder10\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder10" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_3e8 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_3e8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6v7:altpriority_encoder8\|CONV_INT_TO_FLOAT_altpriority_encoder_3e8:altpriority_encoder11\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder11" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_6e8 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_6e8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_bv7:altpriority_encoder6\|CONV_INT_TO_FLOAT_altpriority_encoder_6e8:altpriority_encoder9\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder9" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_INT_TO_FLOAT_altpriority_encoder_be8 TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7 " "Elaborating entity \"CONV_INT_TO_FLOAT_altpriority_encoder_be8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|CONV_INT_TO_FLOAT_altpriority_encoder_rb6:altpriority_encoder2\|CONV_INT_TO_FLOAT_altpriority_encoder_be8:altpriority_encoder7\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "altpriority_encoder7" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub1" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662867 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662867 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1027 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444662867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_53j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_53j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_53j " "Found entity 1: add_sub_53j" {  } { { "db/add_sub_53j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_53j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444662936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444662936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_53j TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\|add_sub_53j:auto_generated " "Elaborating entity \"add_sub_53j\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub1\|add_sub_53j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "add_sub3" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444662952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444662952 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1038 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444662952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r2j " "Found entity 1: add_sub_r2j" {  } { { "db/add_sub_r2j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_r2j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r2j TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated " "Elaborating entity \"add_sub_r2j\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_add_sub:add_sub3\|add_sub_r2j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Elaborating entity \"lpm_compare\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "cmpr4" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\"" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663060 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663060 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663060 ""}  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_INT_TO_FLOAT.vhd" 1056 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_h2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_h2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_h2i " "Found entity 1: cmpr_h2i" {  } { { "db/cmpr_h2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_h2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_h2i TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated " "Elaborating entity \"cmpr_h2i\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_INT_TO_FLOAT:CONV_INT_TO_FLOAT_inst\|CONV_INT_TO_FLOAT_altfp_convert_j1n:CONV_INT_TO_FLOAT_altfp_convert_j1n_component\|lpm_compare:cmpr4\|cmpr_h2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst " "Elaborating entity \"MUL\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\"" {  } { { "Block1.vhd" "MUL_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUL_altfp_mult_trn TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component " "Elaborating entity \"MUL_altfp_mult_trn\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\"" {  } { { "MUL.vhd" "MUL_altfp_mult_trn_component" { Text "D:/My_Designs/Diplom/MUL.vhd" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "exp_add_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663167 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1294 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_tdj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_tdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_tdj " "Found entity 1: add_sub_tdj" {  } { { "db/add_sub_tdj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_tdj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_tdj TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated " "Elaborating entity \"add_sub_tdj\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_add_adder\|add_sub_tdj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "exp_adj_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663247 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1325 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i5h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i5h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i5h " "Found entity 1: add_sub_i5h" {  } { { "db/add_sub_i5h.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_i5h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i5h TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated " "Elaborating entity \"add_sub_i5h\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_adj_adder\|add_sub_i5h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "exp_bias_subtr" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663324 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1337 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0lg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0lg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0lg " "Found entity 1: add_sub_0lg" {  } { { "db/add_sub_0lg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_0lg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0lg TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated " "Elaborating entity \"add_sub_0lg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_0lg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "man_round_adder" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663401 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663401 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1351 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uqg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uqg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uqg " "Found entity 1: add_sub_uqg" {  } { { "db/add_sub_uqg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_uqg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uqg TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated " "Elaborating entity \"add_sub_uqg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_add_sub:man_round_adder\|add_sub_uqg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "man_product2_mult" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\"" {  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 2 " "Parameter \"LPM_PIPELINE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 48 " "Parameter \"LPM_WIDTHP\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663513 ""}  } { { "MUL.vhd" "" { Text "D:/My_Designs/Diplom/MUL.vhd" 1396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ks " "Found entity 1: mult_5ks" {  } { { "db/mult_5ks.tdf" "" { Text "D:/My_Designs/Diplom/db/mult_5ks.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ks TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated " "Elaborating entity \"mult_5ks\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|MUL:MUL_inst\|MUL_altfp_mult_trn:MUL_altfp_mult_trn_component\|lpm_mult:man_product2_mult\|mult_5ks:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst " "Elaborating entity \"CONV_FLOAT_TO_INT\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\"" {  } { { "Block1.vhd" "CONV_FLOAT_TO_INT_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altfp_convert_j1n TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component " "Elaborating entity \"CONV_FLOAT_TO_INT_altfp_convert_j1n\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "CONV_FLOAT_TO_INT_altfp_convert_j1n_component" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1763 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONV_FLOAT_TO_INT_altbarrel_shift_10g TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6 " "Elaborating entity \"CONV_FLOAT_TO_INT_altbarrel_shift_10g\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|CONV_FLOAT_TO_INT_altbarrel_shift_10g:altbarrel_shift6\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "altbarrel_shift6" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub4" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663641 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663641 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub5" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663656 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o1j " "Found entity 1: add_sub_o1j" {  } { { "db/add_sub_o1j.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_o1j.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o1j TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated " "Elaborating entity \"add_sub_o1j\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub5\|add_sub_o1j:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub7" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663737 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_0ij.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_0ij.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_0ij " "Found entity 1: add_sub_0ij" {  } { { "db/add_sub_0ij.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_0ij.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_0ij TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\|add_sub_0ij:auto_generated " "Elaborating entity \"add_sub_0ij\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub7\|add_sub_0ij:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "add_sub8" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663816 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1663 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jgj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jgj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jgj " "Found entity 1: add_sub_jgj" {  } { { "db/add_sub_jgj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_jgj.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_jgj TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\|add_sub_jgj:auto_generated " "Elaborating entity \"add_sub_jgj\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_add_sub:add_sub8\|add_sub_jgj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr1" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663908 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1687 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kci " "Found entity 1: cmpr_kci" {  } { { "db/cmpr_kci.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_kci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444663977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444663977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_kci TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated " "Elaborating entity \"cmpr_kci\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr1\|cmpr_kci:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "cmpr2" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444663989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444663989 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1698 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444663989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a2i " "Found entity 1: cmpr_a2i" {  } { { "db/cmpr_a2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_a2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444664052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a2i TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated " "Elaborating entity \"cmpr_a2i\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:cmpr2\|cmpr_a2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "max_shift_compare" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\"" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664074 ""}  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "D:/My_Designs/Diplom/CONV_FLOAT_TO_INT.vhd" 1718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444664074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b2i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b2i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b2i " "Found entity 1: cmpr_b2i" {  } { { "db/cmpr_b2i.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_b2i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444664137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b2i TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated " "Elaborating entity \"cmpr_b2i\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|lpm_compare:max_shift_compare\|cmpr_b2i:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADSR TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst " "Elaborating entity \"ADSR\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\"" {  } { { "Block1.vhd" "ADSR_inst" { Text "D:/My_Designs/Diplom/Block1.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664143 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "EN ADSR.vhd(98) " "VHDL Process Statement warning at ADSR.vhd(98): inferring latch(es) for signal or variable \"EN\", which holds its previous value in one or more paths through the process" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "buffer_res ADSR.vhd(119) " "VHDL Process Statement warning at ADSR.vhd(119): signal \"buffer_res\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[0\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[0\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[1\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[1\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[2\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[2\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[3\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[3\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[4\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[4\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[5\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[5\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[6\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[6\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[7\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[7\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[8\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[8\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[9\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[9\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[10\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[10\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[11\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[11\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[12\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[12\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[13\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[13\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[14\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[14\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[15\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[15\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[16\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[16\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[17\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[17\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[18\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[18\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[19\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[19\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[20\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[20\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[21\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[21\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[22\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[22\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[23\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[23\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[24\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[24\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664146 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[25\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[25\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[26\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[26\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[27\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[27\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[28\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[28\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[29\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[29\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[30\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[30\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "buffer_res\[31\] ADSR.vhd(105) " "Inferred latch for \"buffer_res\[31\]\" at ADSR.vhd(105)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EN ADSR.vhd(98) " "Inferred latch for \"EN\" at ADSR.vhd(98)" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664147 "|TB_DAC|TB_BLOCK1:U3|Block1:ub|ADSR:ADSR_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB " "Elaborating entity \"ADDSUB\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\"" {  } { { "ADSR.vhd" "UADDSUB" { Text "D:/My_Designs/Diplom/ADSR.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altfp_add_sub_mal TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component " "Elaborating entity \"ADDSUB_altfp_add_sub_mal\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\"" {  } { { "ADDSUB.vhd" "ADDSUB_altfp_add_sub_mal_component" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_35e TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_35e\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_35e:lbarrel_shift\"" {  } { { "ADDSUB.vhd" "lbarrel_shift" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altbarrel_shift_olb TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift " "Elaborating entity \"ADDSUB_altbarrel_shift_olb\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altbarrel_shift_olb:rbarrel_shift\"" {  } { { "ADDSUB.vhd" "rbarrel_shift" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qb6 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_qb6\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "ADDSUB.vhd" "leading_zeroes_cnt" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_r08 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"ADDSUB_altpriority_encoder_r08\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "ADDSUB.vhd" "altpriority_encoder7" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_be8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"ADDSUB_altpriority_encoder_be8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "ADDSUB.vhd" "altpriority_encoder10" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6e8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"ADDSUB_altpriority_encoder_6e8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "ADDSUB.vhd" "altpriority_encoder11" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3e8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"ADDSUB_altpriority_encoder_3e8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_be8:altpriority_encoder10\|ADDSUB_altpriority_encoder_6e8:altpriority_encoder11\|ADDSUB_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "ADDSUB.vhd" "altpriority_encoder13" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_bv7 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"ADDSUB_altpriority_encoder_bv7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "ADDSUB.vhd" "altpriority_encoder9" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_6v7 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"ADDSUB_altpriority_encoder_6v7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "ADDSUB.vhd" "altpriority_encoder15" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_3v7 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"ADDSUB_altpriority_encoder_3v7\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_r08:altpriority_encoder7\|ADDSUB_altpriority_encoder_bv7:altpriority_encoder9\|ADDSUB_altpriority_encoder_6v7:altpriority_encoder15\|ADDSUB_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "ADDSUB.vhd" "altpriority_encoder17" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_rf8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"ADDSUB_altpriority_encoder_rf8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_qb6:leading_zeroes_cnt\|ADDSUB_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "ADDSUB.vhd" "altpriority_encoder8" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_e48 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"ADDSUB_altpriority_encoder_e48\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "ADDSUB.vhd" "trailing_zeros_cnt" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_fj8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"ADDSUB_altpriority_encoder_fj8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "ADDSUB.vhd" "altpriority_encoder21" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_vh8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"ADDSUB_altpriority_encoder_vh8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "ADDSUB.vhd" "altpriority_encoder23" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_qh8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"ADDSUB_altpriority_encoder_qh8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "ADDSUB.vhd" "altpriority_encoder25" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_nh8 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"ADDSUB_altpriority_encoder_nh8\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_fj8:altpriority_encoder21\|ADDSUB_altpriority_encoder_vh8:altpriority_encoder23\|ADDSUB_altpriority_encoder_qh8:altpriority_encoder25\|ADDSUB_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "ADDSUB.vhd" "altpriority_encoder27" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_f48 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"ADDSUB_altpriority_encoder_f48\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "ADDSUB.vhd" "altpriority_encoder22" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_v28 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"ADDSUB_altpriority_encoder_v28\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "ADDSUB.vhd" "altpriority_encoder30" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_q28 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"ADDSUB_altpriority_encoder_q28\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "ADDSUB.vhd" "altpriority_encoder32" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDSUB_altpriority_encoder_n28 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"ADDSUB_altpriority_encoder_n28\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|ADDSUB_altpriority_encoder_e48:trailing_zeros_cnt\|ADDSUB_altpriority_encoder_f48:altpriority_encoder22\|ADDSUB_altpriority_encoder_v28:altpriority_encoder30\|ADDSUB_altpriority_encoder_q28:altpriority_encoder32\|ADDSUB_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "ADDSUB.vhd" "altpriority_encoder34" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 1331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "add_sub1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664872 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664877 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4598 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444664877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lcg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lcg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lcg " "Found entity 1: add_sub_lcg" {  } { { "db/add_sub_lcg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_lcg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444664943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444664943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lcg TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated " "Elaborating entity \"add_sub_lcg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub1\|add_sub_lcg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "add_sub2" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664958 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4609 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444664958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "add_sub3" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444664975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION SUB " "Parameter \"LPM_DIRECTION\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444664975 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4620 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444664975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_icg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_icg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_icg " "Found entity 1: add_sub_icg" {  } { { "db/add_sub_icg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_icg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_icg TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated " "Elaborating entity \"add_sub_icg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub3\|add_sub_icg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "add_sub4" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665057 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4631 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kbg " "Found entity 1: add_sub_kbg" {  } { { "db/add_sub_kbg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_kbg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kbg TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated " "Elaborating entity \"add_sub_kbg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub4\|add_sub_kbg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "add_sub5" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665134 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665139 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4642 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_adj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_adj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_adj " "Found entity 1: add_sub_adj" {  } { { "db/add_sub_adj.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_adj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_adj TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated " "Elaborating entity \"add_sub_adj\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub5\|add_sub_adj:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "add_sub6" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:add_sub6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665222 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4658 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "man_2comp_res_lower" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665241 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665241 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4679 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdl " "Found entity 1: add_sub_pdl" {  } { { "db/add_sub_pdl.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_pdl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdl TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated " "Elaborating entity \"add_sub_pdl\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_pdl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper0" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665324 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_uuk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_uuk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_uuk " "Found entity 1: add_sub_uuk" {  } { { "db/add_sub_uuk.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_uuk.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_uuk TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated " "Elaborating entity \"add_sub_uuk\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_uuk:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "man_2comp_res_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665407 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4714 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper0" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665437 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665437 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4759 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_add_sub_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665451 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665457 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint USE_WYS=ON " "Parameter \"lpm_hint\" = \"USE_WYS=ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665457 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4776 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_lower" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665476 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665476 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4803 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qrg " "Found entity 1: add_sub_qrg" {  } { { "db/add_sub_qrg.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_qrg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qrg TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated " "Elaborating entity \"add_sub_qrg\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_qrg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "man_res_rounding_add_sub_upper1" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665558 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4815 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_34h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_34h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_34h " "Found entity 1: add_sub_34h" {  } { { "db/add_sub_34h.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_34h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_34h TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated " "Elaborating entity \"add_sub_34h\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_34h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "trailing_zeros_limit_comparator" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665632 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665632 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665632 ""}  } { { "ADDSUB.vhd" "" { Text "D:/My_Designs/Diplom/ADDSUB.vhd" 4827 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7rh " "Found entity 1: cmpr_7rh" {  } { { "db/cmpr_7rh.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_7rh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7rh TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated " "Elaborating entity \"cmpr_7rh\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_7rh:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|Timer:UTIMER " "Elaborating entity \"Timer\" for hierarchy \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|Timer:UTIMER\"" {  } { { "ADSR.vhd" "UTIMER" { Text "D:/My_Designs/Diplom/ADSR.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1 TB_BLOCK1:U3\|ROM1:urom " "Elaborating entity \"ROM1\" for hierarchy \"TB_BLOCK1:U3\|ROM1:urom\"" {  } { { "TB_BLOCK1.vhd" "urom" { Text "D:/My_Designs/Diplom/TB_BLOCK1.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "altsyncram_component" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component\"" {  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component " "Instantiated megafunction \"TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SIN.mif " "Parameter \"init_file\" = \"SIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444665827 ""}  } { { "ROM1.vhd" "" { Text "D:/My_Designs/Diplom/ROM1.vhd" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444665827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_unr3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_unr3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_unr3 " "Found entity 1: altsyncram_unr3" {  } { { "db/altsyncram_unr3.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_unr3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444665906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444665906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_unr3 TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated " "Elaborating entity \"altsyncram_unr3\" for hierarchy \"TB_BLOCK1:U3\|ROM1:urom\|altsyncram:altsyncram_component\|altsyncram_unr3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444665907 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "158 " "Ignored 158 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "158 " "Ignored 158 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1560444666852 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1560444666852 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|exp_or_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|exp_or_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 10 " "Parameter WIDTH set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|below_lower_limit2_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|below_lower_limit2_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 18 " "Parameter WIDTH set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|man_res_is_not_zero_dffe31_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1560444667808 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1560444667808 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1560444667808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444667985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:exp_or_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444667985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444667985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 10 " "Parameter \"WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444667985 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444667985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_j6m " "Found entity 1: shift_taps_j6m" {  } { { "db/shift_taps_j6m.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_j6m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_id81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_id81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_id81 " "Found entity 1: altsyncram_id81" {  } { { "db/altsyncram_id81.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_id81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444668297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|CONV_FLOAT_TO_INT:CONV_FLOAT_TO_INT_inst\|CONV_FLOAT_TO_INT_altfp_convert_j1n:CONV_FLOAT_TO_INT_altfp_convert_j1n_component\|altshift_taps:below_lower_limit2_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668297 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 18 " "Parameter \"WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668297 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444668297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k6m " "Found entity 1: shift_taps_k6m" {  } { { "db/shift_taps_k6m.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_k6m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9l31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9l31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9l31 " "Found entity 1: altsyncram_9l31" {  } { { "db/altsyncram_9l31.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_9l31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/My_Designs/Diplom/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/My_Designs/Diplom/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Elaborated megafunction instantiation \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444668729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0 " "Instantiated megafunction \"TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|ADDSUB:UADDSUB\|ADDSUB_altfp_add_sub_mal:ADDSUB_altfp_add_sub_mal_component\|altshift_taps:man_res_is_not_zero_dffe31_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668729 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1560444668729 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1560444668729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_akm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_akm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_akm " "Found entity 1: shift_taps_akm" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_akm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p861.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p861.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p861 " "Found entity 1: altsyncram_p861" {  } { { "db/altsyncram_p861.tdf" "" { Text "D:/My_Designs/Diplom/db/altsyncram_p861.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "D:/My_Designs/Diplom/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560444668935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444668935 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_akm.tdf" "" { Text "D:/My_Designs/Diplom/db/shift_taps_akm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560444669462 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560444669462 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560444670430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1560444671750 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Debuger 16 " "Ignored 16 assignments for entity \"Debuger\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1560444671827 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1560444671827 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560444673053 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560444673053 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL.vhd" "" { Text "D:/My_Designs/Diplom/PLL.vhd" 149 0 0 } } { "TB_DAC.vhd" "" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 63 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1560444673153 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1913 " "Implemented 1913 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560444673298 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560444673298 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1848 " "Implemented 1848 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560444673298 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1560444673298 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1560444673298 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1560444673298 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560444673298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444673345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:13 2019 " "Processing ended: Thu Jun 13 19:51:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444673345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444673345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444673345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560444673345 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1560444674958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444674964 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:51:14 2019 " "Processing started: Thu Jun 13 19:51:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444674964 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1560444674964 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1560444674964 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1560444675167 ""}
{ "Info" "0" "" "Project  = Generator" {  } {  } 0 0 "Project  = Generator" 0 0 "Fitter" 0 0 1560444675167 ""}
{ "Info" "0" "" "Revision = Generator" {  } {  } 0 0 "Revision = Generator" 0 0 "Fitter" 0 0 1560444675168 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1560444675315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Generator EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Generator\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1560444675338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560444675412 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1560444675412 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560444675476 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1560444675476 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1560444675476 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1560444675569 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1560444675577 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560444675894 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560444675894 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1560444675894 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1560444675894 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560444675900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560444675900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560444675900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560444675900 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1560444675900 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1560444675900 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1560444675902 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1560444675952 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 5 " "No exact pin location assignment(s) for 2 pins of 5 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1560444676333 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1560444676693 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1560444676695 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560444676696 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1560444676709 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1560444676731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1560444676732 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1560444676732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "C~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node C~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560444676911 ""}  } { { "TB_DAC.vhd" "" { Text "D:/My_Designs/Diplom/TB_DAC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 4649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560444676911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560444676911 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560444676911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:UPLL\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560444676911 ""}  } { { "db/pll_altpll.v" "" { Text "D:/My_Designs/Diplom/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 2144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560444676911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "Automatically promoted node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[0\]~3 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[0\]~3" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[1\]~0 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[1\]~0" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[2\]~1 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[2\]~1" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[3\]~2 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[3\]~2" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[4\]~4 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[4\]~4" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[5\]~5 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[5\]~5" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[6\]~6 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[6\]~6" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[7\]~7 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[7\]~7" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[8\]~8 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[8\]~8" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[9\]~9 " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|cnt\[9\]~9" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 89 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 3377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676911 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1560444676911 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560444676911 ""}  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560444676911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|Timer:UTIMER\|CLEARADD  " "Automatically promoted node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|Timer:UTIMER\|CLEARADD " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1560444676912 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " "Destination node TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN" {  } { { "ADSR.vhd" "" { Text "D:/My_Designs/Diplom/ADSR.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 1196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1560444676912 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1560444676912 ""}  } { { "Timer.vhd" "" { Text "D:/My_Designs/Diplom/Timer.vhd" 15 -1 0 } } { "temporary_test_loc" "" { Generic "D:/My_Designs/Diplom/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1560444676912 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1560444677286 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560444677289 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1560444677289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560444677294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1560444677300 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1560444677305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1560444677417 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1560444677420 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1560444677420 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1560444677424 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1560444677424 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1560444677424 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 1 12 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1560444677425 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1560444677425 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1560444677425 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560444677505 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1560444677512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1560444678153 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560444678604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1560444678631 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1560444681666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560444681666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1560444682150 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/My_Designs/Diplom/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1560444683686 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1560444683686 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1560444686536 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1560444686536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560444686542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.07 " "Total time spent on timing analysis during the Fitter is 2.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1560444686704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560444686727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560444687066 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1560444687067 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1560444687505 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1560444688184 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My_Designs/Diplom/output_files/Generator.fit.smsg " "Generated suppressed messages file D:/My_Designs/Diplom/output_files/Generator.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1560444688719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5443 " "Peak virtual memory: 5443 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444689401 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:29 2019 " "Processing ended: Thu Jun 13 19:51:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444689401 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444689401 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444689401 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1560444689401 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1560444690623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444690629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:51:30 2019 " "Processing started: Thu Jun 13 19:51:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444690629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1560444690629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1560444690629 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1560444691531 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1560444691552 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4683 " "Peak virtual memory: 4683 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444691757 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:31 2019 " "Processing ended: Thu Jun 13 19:51:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444691757 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444691757 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444691757 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1560444691757 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1560444692438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1560444693350 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444693356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:51:32 2019 " "Processing started: Thu Jun 13 19:51:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444693356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1560444693356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Generator -c Generator " "Command: quartus_sta Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1560444693356 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1560444693548 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "Debuger 16 " "Ignored 16 assignments for entity \"Debuger\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1560444693714 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altsource_probe_top 19 " "Ignored 19 assignments for entity \"altsource_probe_top\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1560444693714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1560444694010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694082 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694083 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "33 " "The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1560444694306 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Generator.sdc " "Synopsys Design Constraints File file not found: 'Generator.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1560444694359 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694359 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name C C " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name C C" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1560444694374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{UPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1560444694374 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{UPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{UPLL\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1560444694374 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444694374 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694374 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " "create_clock -period 1.000 -name TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1560444694375 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444694375 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1560444694388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444694389 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1560444694390 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1560444694401 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560444694524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560444694524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.501 " "Worst-case setup slack is -9.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.501           -1467.696 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -9.501           -1467.696 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.601            -106.890 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "   -4.601            -106.890 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.503             -98.888 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -3.503             -98.888 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.935               0.000 C  " "   15.935               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.439 " "Worst-case hold slack is 0.439" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.439               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.453               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 C  " "    0.466               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.569               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    1.569               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694538 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.876 " "Worst-case recovery slack is 1.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.876               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.876               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.629 " "Worst-case removal slack is 1.629" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.629               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.629               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.317 " "Worst-case minimum pulse width slack is 0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    0.317               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.799               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.786               0.000 C  " "    9.786               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.689               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.689               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444694550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444694550 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 59 synchronizer chains. " "Report Metastability: Found 59 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444694698 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444694698 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560444694704 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1560444694733 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1560444695222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444695430 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560444695457 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560444695457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.543 " "Worst-case setup slack is -8.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.543           -1250.579 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.543           -1250.579 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.752            -111.338 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "   -4.752            -111.338 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -82.431 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -2.948             -82.431 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.356               0.000 C  " "   16.356               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.400               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.402               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 C  " "    0.417               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.593               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    1.593               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.190 " "Worst-case recovery slack is 2.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.190               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.190               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.475 " "Worst-case removal slack is 1.475" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695490 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.475               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.475               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695490 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695490 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.169 " "Worst-case minimum pulse width slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    0.169               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.799               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.799               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.776               0.000 C  " "    9.776               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.665               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.665               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695495 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 59 synchronizer chains. " "Report Metastability: Found 59 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444695670 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444695670 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1560444695679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444695865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1560444695876 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1560444695876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.180 " "Worst-case setup slack is -4.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.180            -447.301 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.180            -447.301 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.979             -39.563 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "   -1.979             -39.563 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.581             -44.944 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   -1.581             -44.944 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.201               0.000 C  " "   18.201               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695884 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.147               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.186               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 C  " "    0.194               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    0.658               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.552 " "Worst-case recovery slack is 3.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.552               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.552               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.691 " "Worst-case removal slack is 0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.691               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.347 " "Worst-case minimum pulse width slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN  " "    0.347               0.000 TB_BLOCK1:U3\|Block1:ub\|ADSR:ADSR_inst\|EN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.232               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.232               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.435               0.000 C  " "    9.435               0.000 C " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.768               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.768               0.000 UPLL\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1560444695929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1560444695929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 59 synchronizer chains. " "Report Metastability: Found 59 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 59 " "Number of Synchronizer Chains Found: 59" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.130 ns " "Worst Case Available Settling Time: 6.130 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1560444696121 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1560444696121 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560444696503 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1560444696503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444696623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:36 2019 " "Processing ended: Thu Jun 13 19:51:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444696623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444696623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444696623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1560444696623 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1560444697907 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444697914 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:51:37 2019 " "Processing started: Thu Jun 13 19:51:37 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444697914 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560444697914 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1560444697914 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_slow.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_slow.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444699274 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_slow.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_slow.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444699593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_fast.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_fast.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444699915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator.vho D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator.vho in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444700213 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_85c_vhd_slow.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_85c_vhd_slow.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444700448 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_8_1200mv_0c_vhd_slow.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_8_1200mv_0c_vhd_slow.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444700677 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_min_1200mv_0c_vhd_fast.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_min_1200mv_0c_vhd_fast.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444700903 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Generator_vhd.sdo D:/My_Designs/Diplom/simulation/modelsim/ simulation " "Generated file Generator_vhd.sdo in folder \"D:/My_Designs/Diplom/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1560444701134 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444701226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:41 2019 " "Processing ended: Thu Jun 13 19:51:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444701226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444701226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444701226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1560444701226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1560444702548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560444702555 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 19:51:42 2019 " "Processing started: Thu Jun 13 19:51:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560444702555 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1560444702555 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator " "Command: quartus_sh -t c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Generator Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1560444702555 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Generator Generator " "Quartus(args): --block_on_gui Generator Generator" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1560444702555 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1560444702724 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1560444702899 ""}
{ "Warning" "0" "" "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Generator_run_msim_gate_vhdl.do already exists - backing up current file as Generator_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1560444702985 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" {  } { { "D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" "0" { Text "D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/My_Designs/Diplom/simulation/modelsim/Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1560444702991 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do Generator_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1560444710465 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Generator.vho\}" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 19:51:48 on Jun 13,2019" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 19:51:48 on Jun 13,2019" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work Generator.vho " 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneive_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneive_components" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity TB_DAC" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity TB_DAC" 0 0 "Shell" 0 0 1560444710466 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of TB_DAC" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of TB_DAC" 0 0 "Shell" 0 0 1560444710467 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 19:51:49 on Jun 13,2019, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 19:51:49 on Jun 13,2019, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1560444710467 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1560444710467 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1560444710567 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" {  } { { "D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" "0" { Text "D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/My_Designs/Diplom/Generator_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1560444710567 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1560444710568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560444710572 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 19:51:50 2019 " "Processing ended: Thu Jun 13 19:51:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560444710572 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560444710572 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560444710572 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560444710572 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Quartus Prime Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1560444711168 ""}
