Running: D:\xlink\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Maga/vhdl1/ram_test_isim_beh.exe -prj D:/Maga/vhdl1/ram_test_beh.prj work.ram_test 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "D:/Maga/vhdl1/ram.vhd" into library work
Parsing VHDL file "D:/Maga/vhdl1/ram_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity RAM [ram_default]
Compiling architecture behavior of entity ram_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 6 VHDL Units
Built simulation executable D:/Maga/vhdl1/ram_test_isim_beh.exe
Fuse Memory Usage: 34308 KB
Fuse CPU Usage: 935 ms
