{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433628732575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433628732575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 23:12:12 2015 " "Processing started: Sat Jun 06 23:12:12 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433628732575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433628732575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433628732576 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433628733151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/de4_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/de4_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS " "Found entity 1: DE4_QSYS" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_irq_mapper " "Found entity 1: DE4_QSYS_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733385 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_005 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_005" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_002 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux_001 " "Found entity 1: DE4_QSYS_rsp_xbar_mux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_mux " "Found entity 1: DE4_QSYS_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux_002 " "Found entity 1: DE4_QSYS_rsp_xbar_demux_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_rsp_xbar_demux " "Found entity 1: DE4_QSYS_rsp_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_mux " "Found entity 1: DE4_QSYS_cmd_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_cmd_xbar_demux " "Found entity 1: DE4_QSYS_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_005_default_decode " "Found entity 1: DE4_QSYS_id_router_005_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733420 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_005 " "Found entity 2: DE4_QSYS_id_router_005" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_002_default_decode " "Found entity 1: DE4_QSYS_addr_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733422 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_002 " "Found entity 2: DE4_QSYS_addr_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_003_default_decode " "Found entity 1: DE4_QSYS_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733424 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_003 " "Found entity 2: DE4_QSYS_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_002_default_decode " "Found entity 1: DE4_QSYS_id_router_002_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733426 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router_002 " "Found entity 2: DE4_QSYS_id_router_002" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_id_router_default_decode " "Found entity 1: DE4_QSYS_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733428 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_id_router " "Found entity 2: DE4_QSYS_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733431 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router_001 " "Found entity 2: DE4_QSYS_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_addr_router_default_decode " "Found entity 1: DE4_QSYS_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733433 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_addr_router " "Found entity 2: DE4_QSYS_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_ddr2_i2c_sda " "Found entity 1: DE4_QSYS_ddr2_i2c_sda" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_sda.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_ddr2_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_ddr2_i2c_scl " "Found entity 1: DE4_QSYS_ddr2_i2c_scl" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_scl.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_ddr2_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_button.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_button " "Found entity 1: DE4_QSYS_button" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_led " "Found entity 1: DE4_QSYS_led" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_timer " "Found entity 1: DE4_QSYS_timer" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_sysid " "Found entity 1: DE4_QSYS_sysid" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v 7 7 " "Found 7 design units, including 7 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_jtag_uart_log_module " "Found entity 1: DE4_QSYS_jtag_uart_log_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_jtag_uart_sim_scfifo_w " "Found entity 2: DE4_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_jtag_uart_scfifo_w " "Found entity 3: DE4_QSYS_jtag_uart_scfifo_w" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_jtag_uart_drom_module " "Found entity 4: DE4_QSYS_jtag_uart_drom_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_jtag_uart_sim_scfifo_r " "Found entity 5: DE4_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_jtag_uart_scfifo_r " "Found entity 6: DE4_QSYS_jtag_uart_scfifo_r" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_jtag_uart " "Found entity 7: DE4_QSYS_jtag_uart" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628733469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v 28 28 " "Found 28 design units, including 28 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_ic_data_module " "Found entity 1: DE4_QSYS_nios2_qsys_ic_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_nios2_qsys_ic_tag_module " "Found entity 2: DE4_QSYS_nios2_qsys_ic_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE4_QSYS_nios2_qsys_bht_module " "Found entity 3: DE4_QSYS_nios2_qsys_bht_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE4_QSYS_nios2_qsys_register_bank_a_module " "Found entity 4: DE4_QSYS_nios2_qsys_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE4_QSYS_nios2_qsys_register_bank_b_module " "Found entity 5: DE4_QSYS_nios2_qsys_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE4_QSYS_nios2_qsys_dc_tag_module " "Found entity 6: DE4_QSYS_nios2_qsys_dc_tag_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE4_QSYS_nios2_qsys_dc_data_module " "Found entity 7: DE4_QSYS_nios2_qsys_dc_data_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE4_QSYS_nios2_qsys_dc_victim_module " "Found entity 8: DE4_QSYS_nios2_qsys_dc_victim_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE4_QSYS_nios2_qsys_nios2_oci_debug " "Found entity 9: DE4_QSYS_nios2_qsys_nios2_oci_debug" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module " "Found entity 10: DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE4_QSYS_nios2_qsys_nios2_ocimem " "Found entity 11: DE4_QSYS_nios2_qsys_nios2_ocimem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Found entity 12: DE4_QSYS_nios2_qsys_nios2_avalon_reg" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE4_QSYS_nios2_qsys_nios2_oci_break " "Found entity 13: DE4_QSYS_nios2_qsys_nios2_oci_break" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Found entity 14: DE4_QSYS_nios2_qsys_nios2_oci_xbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Found entity 15: DE4_QSYS_nios2_qsys_nios2_oci_dbrk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Found entity 16: DE4_QSYS_nios2_qsys_nios2_oci_itrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE4_QSYS_nios2_qsys_nios2_oci_td_mode " "Found entity 17: DE4_QSYS_nios2_qsys_nios2_oci_td_mode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Found entity 18: DE4_QSYS_nios2_qsys_nios2_oci_dtrace" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count " "Found entity 19: DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc " "Found entity 20: DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc " "Found entity 21: DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "22 DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Found entity 22: DE4_QSYS_nios2_qsys_nios2_oci_fifo" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "23 DE4_QSYS_nios2_qsys_nios2_oci_pib " "Found entity 23: DE4_QSYS_nios2_qsys_nios2_oci_pib" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "24 DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module " "Found entity 24: DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "25 DE4_QSYS_nios2_qsys_nios2_oci_im " "Found entity 25: DE4_QSYS_nios2_qsys_nios2_oci_im" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "26 DE4_QSYS_nios2_qsys_nios2_performance_monitors " "Found entity 26: DE4_QSYS_nios2_qsys_nios2_performance_monitors" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "27 DE4_QSYS_nios2_qsys_nios2_oci " "Found entity 27: DE4_QSYS_nios2_qsys_nios2_oci" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""} { "Info" "ISGN_ENTITY_NAME" "28 DE4_QSYS_nios2_qsys " "Found entity 28: DE4_QSYS_nios2_qsys" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_tck" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_mult_cell " "Found entity 1: DE4_QSYS_nios2_qsys_mult_cell" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_oci_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_oci_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_nios2_qsys_test_bench " "Found entity 1: DE4_QSYS_nios2_qsys_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_c0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_c0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(105) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(105): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 105 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734899 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(60) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(60): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 60 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(78) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(78): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 78 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734903 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_list.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734935 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734935 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734942 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734942 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734947 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734950 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(157): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734967 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_mem_ddrx_sideband.v(713) " "Verilog HDL information at alt_mem_ddrx_sideband.v(713): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 713 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433628734971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(40) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(40): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628734994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628734995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628734995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(139) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(139): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(141) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(141): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 141 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(146) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(146): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 146 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(245) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(245): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 245 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(246) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(246): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 246 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(171) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(171): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 171 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(143) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(143): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 143 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735001 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(192) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(192): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 192 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(248) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(248): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 248 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(229) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(229): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(230) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(230): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(231) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(231): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 231 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(232) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(232): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 232 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(233) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(233): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 233 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(234) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(234): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 234 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(235) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(235): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 235 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(236) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(236): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 236 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(237) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(237): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 237 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(238) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(238): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 238 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(239) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(239): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 239 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(240) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(240): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 240 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(241) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(241): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 241 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(242) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(242): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 242 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(243) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(243): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(163) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(163): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 163 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(164) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(164): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 164 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(165) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(165): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 165 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(166) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(166): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 166 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(244) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(244): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 244 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(225) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(225): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 225 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(226) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(226): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 226 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(227) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(227): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 227 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(228) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(228): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 228 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(173) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(173): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 173 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(249) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(249): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 249 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(250) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(250): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 250 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(273) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(273): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 273 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735004 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(145) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(145): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 145 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(140) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(140): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 140 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(142) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(142): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 142 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(161) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(161): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 161 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735025 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735025 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735032 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735035 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735044 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735046 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 " "Found entity 2: DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ac_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735061 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "rw_manager_core.sv(604) " "Verilog HDL Event Control warning at rw_manager_core.sv(604): Event Control contains a complex event expression" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 604 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1433628735064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(67) " "Verilog HDL Declaration information at rw_manager_core.sv(67): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1433628735064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_inst_rom_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_data_mgr.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(404) " "Verilog HDL information at sequencer_phy_mgr.sv(404): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 404 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433628735109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735109 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_reg_file.sv(165) " "Verilog HDL information at sequencer_reg_file.sv(165): always construct contains both blocking and non-blocking assignments" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1433628735111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_acv_ldc.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pads.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_ldc_pad.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/addr_cmd_non_ldc_pad.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/addr_cmd_non_ldc_pad.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_cmd_non_ldc_pad " "Found entity 1: addr_cmd_non_ldc_pad" {  } { { "DE4_QSYS/synthesis/submodules/addr_cmd_non_ldc_pad.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/addr_cmd_non_ldc_pad.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_memphy " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_memphy" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_hr_to_fr.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_hr_to_fr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_hr_to_fr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_simple_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_simple_ddio_out.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_mux_bridge.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_phy_csr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_iss_probe.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_mem_if_ddr2_emif_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_mem_if_ddr2_emif_pll0 " "Found entity 1: DE4_QSYS_mem_if_ddr2_emif_pll0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file de4_qsys/synthesis/submodules/de4_qsys_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_QSYS_onchip_memory " "Found entity 1: DE4_QSYS_onchip_memory" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628735250 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2008) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2008): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2008 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433628735494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2010) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2010): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2010 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433628735494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(2166) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(2166): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433628735494 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE4_QSYS_nios2_qsys.v(3085) " "Verilog HDL or VHDL warning at DE4_QSYS_nios2_qsys.v(3085): conditional expression evaluates to a constant" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3085 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1433628735497 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "DE4_DDR2 de4_ddr2.v(118) " "Verilog Module Declaration warning at de4_ddr2.v(118): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"DE4_DDR2\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 118 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628735619 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de4_ddr2.v 1 1 " "Using design file de4_ddr2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE4_DDR2 " "Found entity 1: DE4_DDR2" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628735620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1433628735620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE4_DDR2 " "Elaborating entity \"DE4_DDR2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1433628735634 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "MAX_PLL_D de4_ddr2.v(133) " "Output port \"MAX_PLL_D\" at de4_ddr2.v(133) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628735635 "|DE4_DDR2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "M1_DDR2_SA de4_ddr2.v(165) " "Output port \"M1_DDR2_SA\" at de4_ddr2.v(165) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628735635 "|DE4_DDR2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GCLKOUT_FPGA de4_ddr2.v(131) " "Output port \"GCLKOUT_FPGA\" at de4_ddr2.v(131) has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 131 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628735635 "|DE4_DDR2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS DE4_QSYS:u0 " "Elaborating entity \"DE4_QSYS\" for hierarchy \"DE4_QSYS:u0\"" {  } { { "de4_ddr2.v" "u0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628735672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_onchip_memory DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory " "Elaborating entity \"DE4_QSYS_onchip_memory\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_onchip_memory.hex " "Parameter \"init_file\" = \"DE4_QSYS_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736908 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_onchip_memory.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628736908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_41n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_41n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_41n1 " "Found entity 1: altsyncram_41n1" {  } { { "db/altsyncram_41n1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628736991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628736991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_41n1 DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated " "Elaborating entity \"altsyncram_41n1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628736994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_gpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_gpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_gpa " "Found entity 1: decode_gpa" {  } { { "db/decode_gpa.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_gpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628738210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628738210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_gpa DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3 " "Elaborating entity \"decode_gpa\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|decode_gpa:decode3\"" {  } { { "db/altsyncram_41n1.tdf" "decode3" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_dlb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_dlb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_dlb " "Found entity 1: mux_dlb" {  } { { "db/mux_dlb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_dlb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628738279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628738279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_dlb DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2 " "Elaborating entity \"mux_dlb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_41n1:auto_generated\|mux_dlb:mux2\"" {  } { { "db/altsyncram_41n1.tdf" "mux2" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_41n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_pll0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_pll0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "pll0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dqs_ena_clk DE4_QSYS_mem_if_ddr2_emif_pll0.sv(174) " "Verilog HDL or VHDL warning at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(174): object \"pll_dqs_ena_clk\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628738489 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_clk DE4_QSYS_mem_if_ddr2_emif_pll0.sv(175) " "Verilog HDL or VHDL warning at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(175): object \"seq_clk\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628738489 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models DE4_QSYS_mem_if_ddr2_emif_pll0.sv(183) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(183): Using Regular pll emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 183 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433628738489 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reset_request_n DE4_QSYS_mem_if_ddr2_emif_pll0.sv(162) " "Output port \"reset_request_n\" at DE4_QSYS_mem_if_ddr2_emif_pll0.sv(162) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628738490 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborating entity \"altpll\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "upll_memphy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628738810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 8 " "Parameter \"clk1_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 625 " "Parameter \"clk2_phase_shift\" = \"625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 1 " "Parameter \"clk3_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 4 " "Parameter \"clk3_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 3750 " "Parameter \"clk3_phase_shift\" = \"3750\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 2 " "Parameter \"clk4_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_divide_by 1 " "Parameter \"clk5_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_duty_cycle 50 " "Parameter \"clk5_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_multiply_by 2 " "Parameter \"clk5_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk5_phase_shift 0 " "Parameter \"clk5_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_divide_by 2 " "Parameter \"clk6_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_duty_cycle 50 " "Parameter \"clk6_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_multiply_by 1 " "Parameter \"clk6_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk6_phase_shift 0 " "Parameter \"clk6_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_USED " "Parameter \"port_clk5\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_USED " "Parameter \"port_clk6\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738811 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_pll0.sv" 373 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628738811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_blj3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_blj3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_blj3 " "Found entity 1: altpll_blj3" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628738882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628738882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_blj3 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated " "Elaborating entity \"altpll_blj3\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "p0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738914 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models DE4_QSYS_mem_if_ddr2_emif_p0.sv(344) " "Verilog HDL Display System Task info at DE4_QSYS_mem_if_ddr2_emif_p0.sv(344): Using Regular core emif simulation models" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 344 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1433628738916 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_memphy DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_memphy\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" "umemphy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sv" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628738975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "ureset" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_afi_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_afi_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_ctl_reset_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_reset:ureset\|DE4_QSYS_mem_if_ddr2_emif_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" "ureset_addr_cmd_clk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_reset.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uaddr_cmd_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_address\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_address" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_bank\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_bank" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cke\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cke" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath:uaddr_cmd_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" "uaddr_cmd_shift_cs_n" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_datapath.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uwrite_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].dq_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].dq_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_mask_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_mask_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath:uwrite_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_fr_cycle_shifter:bs_wr_grp\[0\].wrdata_en_shifter\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" "bs_wr_grp\[0\].wrdata_en_shifter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_write_datapath.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uread_datapath" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 609 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "read_buffering\[0\].uread_valid_selector" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborating entity \"lpm_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "uvalid_select" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628739760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739760 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628739760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_0af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_0af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_0af " "Found entity 1: decode_0af" {  } { { "db/decode_0af.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_0af.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628739821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628739821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_0af DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_0af:auto_generated " "Elaborating entity \"decode_0af\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_read_valid_selector:read_buffering\[0\].uread_valid_selector\|lpm_decode:uvalid_select\|decode_0af:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" "read_buffering\[0\].read_subgroup\[0\].uread_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "uread_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628739944 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628739944 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628739944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tpc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tpc " "Found entity 1: mux_tpc" {  } { { "db/mux_tpc.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_tpc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628740000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628740000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tpc DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated " "Elaborating entity \"mux_tpc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_read_datapath:uread_datapath\|DE4_QSYS_mem_if_ddr2_emif_p0_flop_mem:read_buffering\[0\].read_subgroup\[0\].uread_fifo\|lpm_mux:uread_mux\|mux_tpc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" "uio_pads" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_memphy.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740459 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "capture_strobe_tracking DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v(173) " "Output port \"capture_strobe_tracking\" at DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v(173) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628740477 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "uaddr_cmd_pads" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 14 " "Parameter \"width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740645 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 171 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628740645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_vef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_vef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_vef " "Found entity 1: ddio_out_vef" {  } { { "db/ddio_out_vef.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_vef.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628740708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628740708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_vef DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated " "Elaborating entity \"ddio_out_vef\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:uaddress_pad\|ddio_out_vef:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ubank_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 3 " "Parameter \"width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740746 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 196 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628740746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_ddf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_ddf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_ddf " "Found entity 1: ddio_out_ddf" {  } { { "db/ddio_out_ddf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_ddf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628740805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628740805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_ddf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated " "Elaborating entity \"ddio_out_ddf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ubank_pad\|ddio_out_ddf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucs_n_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740820 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740828 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628740828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_mdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_mdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_mdf " "Found entity 1: ddio_out_mdf" {  } { { "db/ddio_out_mdf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_mdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628740884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628740884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_mdf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated " "Elaborating entity \"ddio_out_mdf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucs_n_pad\|ddio_out_mdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "ucke_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740907 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 244 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628740907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_bdf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_bdf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_bdf " "Found entity 1: ddio_out_bdf" {  } { { "db/ddio_out_bdf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_bdf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628740965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628740965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_bdf DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated " "Elaborating entity \"ddio_out_bdf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:ucke_pad\|ddio_out_bdf:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628740968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628741028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741029 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 368 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628741029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_t6f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_t6f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_t6f " "Found entity 1: ddio_out_t6f" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628741086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628741086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_t6f DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated " "Elaborating entity \"ddio_out_t6f\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_ddio_3reg_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_ddio_3reg_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741152 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oct_source altdq_dqs2_ddio_3reg_stratixiv.sv(262) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(262): object \"oct_source\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 262 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741167 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_zero_phase_clock altdq_dqs2_ddio_3reg_stratixiv.sv(418) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(418): object \"dq_zero_phase_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 418 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741168 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dqs_zero_phase_clock altdq_dqs2_ddio_3reg_stratixiv.sv(419) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(419): object \"dqs_zero_phase_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 419 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741168 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_shifted_clock altdq_dqs2_ddio_3reg_stratixiv.sv(422) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(422): object \"dq_shifted_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 422 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741168 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dqs_shifted_clock altdq_dqs2_ddio_3reg_stratixiv.sv(423) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(423): object \"dqs_shifted_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 423 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741168 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_strobe_clock altdq_dqs2_ddio_3reg_stratixiv.sv(424) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(424): object \"write_strobe_clock\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 424 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741168 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dq_inputdelaysetting_dlc altdq_dqs2_ddio_3reg_stratixiv.sv(2130) " "Verilog HDL or VHDL warning at altdq_dqs2_ddio_3reg_stratixiv.sv(2130): object \"dq_inputdelaysetting_dlc\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 2130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628741173 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "capture_strobe_tracking altdq_dqs2_ddio_3reg_stratixiv.sv(179) " "Output port \"capture_strobe_tracking\" at altdq_dqs2_ddio_3reg_stratixiv.sv(179) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628741196 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "afi_mux_ddrx DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0 " "Elaborating entity \"afi_mux_ddrx\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|afi_mux_ddrx:m0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "m0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741465 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "phy_mux_cal_req afi_mux_ddrx.v(188) " "Output port \"phy_mux_cal_req\" at afi_mux_ddrx.v(188) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/afi_mux_ddrx.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628741474 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|afi_mux_ddrx:m0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "s0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741909 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628741909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulm1 " "Found entity 1: altsyncram_ulm1" {  } { { "db/altsyncram_ulm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_ulm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628741976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628741976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ulm1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulm1:auto_generated " "Elaborating entity \"altsyncram_ulm1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ulm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628741979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742050 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "avl_cmd_do_sample sequencer_scc_mgr.sv(236) " "Verilog HDL or VHDL warning at sequencer_scc_mgr.sv(236): object \"avl_cmd_do_sample\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628742055 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.data_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.data_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628742102 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.waddr_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.waddr_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628742102 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setting_offsets\[10..12\] 0 sequencer_scc_mgr.sv(318) " "Net \"setting_offsets\[10..12\]\" at sequencer_scc_mgr.sv(318) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 318 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628742102 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "setting_masks\[10..12\] 0 sequencer_scc_mgr.sv(319) " "Net \"setting_masks\[10..12\]\" at sequencer_scc_mgr.sv(319) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 319 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628742102 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scan_offsets.we_a 0 sequencer_scc_mgr.sv(264) " "Net \"scan_offsets.we_a\" at sequencer_scc_mgr.sv(264) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628742102 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 5 " "Parameter \"widthad\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742291 ""}  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628742291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_u3t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_u3t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_u3t1 " "Found entity 1: dpram_u3t1" {  } { { "db/dpram_u3t1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_u3t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628742363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628742363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_u3t1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_u3t1:auto_generated " "Elaborating entity \"dpram_u3t1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_u3t1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742366 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "outclock " "Variable or input pin \"outclock\" is defined but never used." {  } { { "db/dpram_u3t1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_u3t1.tdf" 31 2 0 } } { "altdpram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf" 199 3 0 } } { "DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } } { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 381 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 512 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433628742367 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_u3t1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_wrapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_siii_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(98) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(98): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742394 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(99) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(99): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742394 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(100) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(100): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742394 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(101) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(101): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742394 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(114) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(114): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742395 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 3 sequencer_scc_siii_wrapper.sv(115) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(115): truncated value with size 24 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742395 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 4 sequencer_scc_siii_wrapper.sv(116) " "Verilog HDL assignment warning at sequencer_scc_siii_wrapper.sv(116): truncated value with size 24 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742395 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_siii_phase_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_siii_phase_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_siii_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_siii_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_reg_file_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_phy_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst " "Elaborating entity \"sequencer_phy_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sequencer_phy_mgr.sv(459) " "Verilog HDL assignment warning at sequencer_phy_mgr.sv(459): truncated value with size 32 to match size of target (2)" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742520 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_data_mgr DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst " "Elaborating entity \"sequencer_data_mgr\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_data_mgr:sequencer_data_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_data_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ddr2 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst " "Elaborating entity \"rw_manager_ddr2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_rw_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742583 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "afi_rdata_en\[1\] rw_manager_ddr2.v(108) " "Output port \"afi_rdata_en\[1\]\" at rw_manager_ddr2.v(108) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 108 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628742587 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "afi_rdata_en_full\[1\] rw_manager_ddr2.v(109) " "Output port \"afi_rdata_en_full\[1\]\" at rw_manager_ddr2.v(109) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 109 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628742587 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_generic DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst " "Elaborating entity \"rw_manager_generic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "rw_mgr_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_core DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst " "Elaborating entity \"rw_manager_core\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "rw_mgr_core_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 rw_manager_core.sv(315) " "Verilog HDL assignment warning at rw_manager_core.sv(315): truncated value with size 8 to match size of target (7)" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742644 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 rw_manager_core.sv(426) " "Verilog HDL assignment warning at rw_manager_core.sv(426): truncated value with size 32 to match size of target (2)" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628742646 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "csr_dout rw_manager_core.sv(124) " "Output port \"csr_dout\" at rw_manager_core.sv(124) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628742652 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_inst_ROM_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i " "Elaborating entity \"rw_manager_inst_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "inst_ROM_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742715 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_inst_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742730 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628742730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lq22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lq22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lq22 " "Found entity 1: altsyncram_lq22" {  } { { "db/altsyncram_lq22.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628742794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628742794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lq22 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated " "Elaborating entity \"altsyncram_lq22\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742797 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "address_b " "Variable or input pin \"address_b\" is defined but never used." {  } { { "db/altsyncram_lq22.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 74 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 389 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433628742798 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_lq22:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_goa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_goa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_goa " "Found entity 1: decode_goa" {  } { { "db/decode_goa.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/decode_goa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628742926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628742926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_goa DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|decode_goa:wr_decode " "Elaborating entity \"decode_goa\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|decode_goa:wr_decode\"" {  } { { "db/altsyncram_lq22.tdf" "wr_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_akb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_akb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_akb " "Found entity 1: mux_akb" {  } { { "db/mux_akb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mux_akb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628742989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628742989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_akb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|mux_akb:rd_mux " "Elaborating entity \"mux_akb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i\|altsyncram:altsyncram_component\|altsyncram_lq22:auto_generated\|mux_akb:rd_mux\"" {  } { { "db/altsyncram_lq22.tdf" "rd_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_lq22.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628742993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_ac_ROM_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i " "Elaborating entity \"rw_manager_ac_ROM_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "ac_ROM_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_AC_ROM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 40 " "Parameter \"numwords_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 40 " "Parameter \"numwords_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743091 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628743091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o942.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o942.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o942 " "Found entity 1: altsyncram_o942" {  } { { "db/altsyncram_o942.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o942.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628743154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628743154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o942 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_o942:auto_generated " "Elaborating entity \"altsyncram_o942\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i\|altsyncram:altsyncram_component\|altsyncram_o942:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743157 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "rden_a " "Variable or input pin \"rden_a\" is defined but never used." {  } { { "db/altsyncram_o942.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o942.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 74 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 419 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 209 0 0 } } { "DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_ddr2.v" 145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 662 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 366 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1433628743158 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_o942:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer_wrap DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i " "Elaborating entity \"rw_manager_di_buffer_wrap\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "di_buffer_wrap_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_di_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i " "Elaborating entity \"rw_manager_di_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" "rw_manager_di_buffer_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer_wrap.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743295 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4 " "Parameter \"numwords_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 2 " "Parameter \"widthad_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743310 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_di_buffer.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628743310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0ev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0ev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0ev1 " "Found entity 1: altsyncram_0ev1" {  } { { "db/altsyncram_0ev1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0ev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628743373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628743373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0ev1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated " "Elaborating entity \"altsyncram_0ev1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_di_buffer_wrap:di_buffer_wrap_i\|rw_manager_di_buffer:rw_manager_di_buffer_i\|altsyncram:altsyncram_component\|altsyncram_0ev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_write_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i " "Elaborating entity \"rw_manager_write_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "write_decoder_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder " "Elaborating entity \"rw_manager_data_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_data_decoder:DO_decoder\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DO_decoder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_dm_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i " "Elaborating entity \"rw_manager_dm_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_dm_decoder:DM_decoder_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "DM_decoder_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr36 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i " "Elaborating entity \"rw_manager_lfsr36\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr36:do_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "do_lfsr_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_lfsr12 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i " "Elaborating entity \"rw_manager_lfsr12\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_write_decoder:write_decoder_i\|rw_manager_lfsr12:dm_lfsr_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" "dm_lfsr_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_write_decoder.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_read_datapath DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i " "Elaborating entity \"rw_manager_read_datapath\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "read_datapath_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_bitcheck DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i " "Elaborating entity \"rw_manager_bitcheck\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_bitcheck:bitcheck_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "bitcheck_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_pattern_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i " "Elaborating entity \"rw_manager_pattern_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" "pattern_fifo_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_read_datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743547 ""}  } { { "DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_pattern_fifo.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628743547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gev1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gev1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gev1 " "Found entity 1: altsyncram_gev1" {  } { { "db/altsyncram_gev1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_gev1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628743607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628743607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gev1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated " "Elaborating entity \"altsyncram_gev1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_read_datapath:read_datapath_i\|rw_manager_pattern_fifo:pattern_fifo_i\|altsyncram:altsyncram_component\|altsyncram_gev1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_data_broadcast DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i " "Elaborating entity \"rw_manager_data_broadcast\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_data_broadcast:data_broadcast_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "data_broadcast_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_jumplogic DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i " "Elaborating entity \"rw_manager_jumplogic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_jumplogic:jumplogic_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "jumplogic_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rw_manager_datamux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i " "Elaborating entity \"rw_manager_datamux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|rw_manager_core:rw_mgr_core_inst\|rw_manager_datamux:mux_iter\[0\].datamux_i\"" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_core.sv" "mux_iter\[0\].datamux_i" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_core.sv" 520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743742 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2816 " "Parameter \"maximum_depth\" = \"2816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2816 " "Parameter \"numwords_a\" = \"2816\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"DE4_QSYS_mem_if_ddr2_emif_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743755 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628743755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2ro1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2ro1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2ro1 " "Found entity 1: altsyncram_2ro1" {  } { { "db/altsyncram_2ro1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_2ro1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628743821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628743821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2ro1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_2ro1:auto_generated " "Elaborating entity \"altsyncram_2ro1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_2ro1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628743824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_phy_mgr_inst_avl_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_mem_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cpu_inst_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router:addr_router\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "addr_router_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001:addr_router_001\|DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_addr_router_001.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 1976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router:id_router\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "id_router_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003:id_router_003\|DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rst_controller" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_demux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "cmd_xbar_mux_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_mux_003:cmd_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_demux_003:rsp_xbar_demux_003\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_demux_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "rsp_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" "irq_mapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_mem_if_ddr2_emif_c0 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0 " "Elaborating entity \"DE4_QSYS_mem_if_ddr2_emif_c0\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "c0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_if_nextgen_ddr2_controller_core DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0 " "Elaborating entity \"alt_mem_if_nextgen_ddr2_controller_core\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "ng0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller_st_top DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst " "Elaborating entity \"alt_mem_ddrx_controller_st_top\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "alt_mem_ddrx_controller_top_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_controller DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst " "Elaborating entity \"alt_mem_ddrx_controller\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "controller_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744687 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 alt_mem_ddrx_controller.v(1808) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1808): truncated value with size 4 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628744727 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 alt_mem_ddrx_controller.v(1809) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1809): truncated value with size 16 to match size of target (8)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628744727 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 alt_mem_ddrx_controller.v(1810) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1810): truncated value with size 4 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628744727 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 alt_mem_ddrx_controller.v(1811) " "Verilog HDL assignment warning at alt_mem_ddrx_controller.v(1811): truncated value with size 16 to match size of target (8)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1811 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628744727 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_input_if DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst " "Elaborating entity \"alt_mem_ddrx_input_if\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_input_if:input_if_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "input_if_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_cmd_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst " "Elaborating entity \"alt_mem_ddrx_cmd_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_cmd_gen:cmd_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "cmd_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628744955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "one alt_mem_ddrx_cmd_gen.v(510) " "Verilog HDL or VHDL warning at alt_mem_ddrx_cmd_gen.v(510): object \"one\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 510 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628744963 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_mem_ddrx_cmd_gen.v(511) " "Verilog HDL or VHDL warning at alt_mem_ddrx_cmd_gen.v(511): object \"zero\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628744963 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_tbp DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst " "Elaborating entity \"alt_mem_ddrx_tbp\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_tbp:tbp_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "tbp_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_arbiter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst " "Elaborating entity \"alt_mem_ddrx_arbiter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_arbiter:arbiter_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "arbiter_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst " "Elaborating entity \"alt_mem_ddrx_burst_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_burst_gen:burst_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "burst_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd_wrap DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd_wrap\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "addr_cmd_wrap_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 14 alt_mem_ddrx_addr_cmd_wrap.v(328) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(328): truncated value with size 15 to match size of target (14)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745462 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(452) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(452): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 452 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745464 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(453) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(453): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745464 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(454) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(454): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745464 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alt_mem_ddrx_addr_cmd_wrap.v(455) " "Verilog HDL assignment warning at alt_mem_ddrx_addr_cmd_wrap.v(455): truncated value with size 32 to match size of target (1)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745464 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_addr_cmd DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst " "Elaborating entity \"alt_mem_ddrx_addr_cmd\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].alt_mem_ddrx_addr_cmd_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "gen_bg_afi_signal_decode\[0\].odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr2_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr2_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr2_odt_gen:ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr2_odt_gen\[0\].alt_mem_ddrx_ddr2_odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ddr3_odt_gen DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst " "Elaborating entity \"alt_mem_ddrx_ddr3_odt_gen\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst\|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode\[0\].odt_gen_inst\|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "ddr3_odt_gen\[0\].alt_mem_ddrx_ddr3_odt_gen_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(126) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(126): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745537 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(127) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(127): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745537 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(143) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(143): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745538 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(210) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(210): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745539 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_mem_ddrx_ddr3_odt_gen.v(267) " "Verilog HDL assignment warning at alt_mem_ddrx_ddr3_odt_gen.v(267): truncated value with size 32 to match size of target (4)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745539 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_odt_gen:gen_bg_afi_signal_decode[0].odt_gen_inst|alt_mem_ddrx_ddr3_odt_gen:ddr3_odt_gen[0].alt_mem_ddrx_ddr3_odt_gen_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdwr_data_tmg DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst " "Elaborating entity \"alt_mem_ddrx_rdwr_data_tmg\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdwr_data_tmg_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745592 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(575) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(575): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745634 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(576) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(576): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 576 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745634 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 alt_mem_ddrx_rdwr_data_tmg.v(577) " "Verilog HDL assignment warning at alt_mem_ddrx_rdwr_data_tmg.v(577): truncated value with size 32 to match size of target (6)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 577 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628745635 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdwr_data_tmg:rdwr_data_tmg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_wdata_path DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst " "Elaborating entity \"alt_mem_ddrx_wdata_path\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "wdata_path_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_freeid_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_list:wdatap_list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_list_allocated_id_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_burst_tracking DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst " "Elaborating entity \"alt_mem_ddrx_burst_tracking\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_burst_tracking:wdatap_burst_tracking_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_burst_tracking_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_dataid_manager DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst " "Elaborating entity \"alt_mem_ddrx_dataid_manager\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_dataid_manager:wdatap_dataid_manager_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdatap_dataid_manager_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628745980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746071 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628746071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tlv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tlv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tlv1 " "Found entity 1: altsyncram_tlv1" {  } { { "db/altsyncram_tlv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_tlv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628746144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628746144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tlv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated " "Elaborating entity \"altsyncram_tlv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_data_inst\|altsyncram:altsyncram_component\|altsyncram_tlv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746281 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628746281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_piv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_piv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_piv1 " "Found entity 1: altsyncram_piv1" {  } { { "db/altsyncram_piv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_piv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628746344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628746344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_piv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated " "Elaborating entity \"altsyncram_piv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio\[0\].wdata_buffer_per_dqs_group\[0\].wdatap_buffer_be_inst\|altsyncram:altsyncram_component\|altsyncram_piv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "rmw_data_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628746993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 292 " "Parameter \"lpm_width\" = \"292\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747002 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628747002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jka1 " "Found entity 1: scfifo_jka1" {  } { { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated " "Elaborating entity \"scfifo_jka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_sv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_sv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_sv91 " "Found entity 1: a_dpfifo_sv91" {  } { { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_sv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo " "Elaborating entity \"a_dpfifo_sv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\"" {  } { { "db/scfifo_jka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9k1 " "Found entity 1: altsyncram_k9k1" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram " "Elaborating entity \"altsyncram_k9k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\"" {  } { { "db/a_dpfifo_sv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cp8 " "Found entity 1: cmpr_cp8" {  } { { "db/cmpr_cp8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_cp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_sv91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_cp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison " "Elaborating entity \"cmpr_cp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cmpr_cp8:three_comparison\"" {  } { { "db/a_dpfifo_sv91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pkb " "Found entity 1: cntr_pkb" {  } { { "db/cntr_pkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_pkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb " "Elaborating entity \"cntr_pkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_pkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_sv91.tdf" "rd_ptr_msb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6l7 " "Found entity 1: cntr_6l7" {  } { { "db/cntr_6l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_6l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter " "Elaborating entity \"cntr_6l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_6l7:usedw_counter\"" {  } { { "db/a_dpfifo_sv91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qkb " "Found entity 1: cntr_qkb" {  } { { "db/cntr_qkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_qkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628747925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628747925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr " "Elaborating entity \"cntr_qkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|cntr_qkb:wr_ptr\"" {  } { { "db/a_dpfifo_sv91.tdf" "wr_ptr" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rdata_path DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst " "Elaborating entity \"alt_mem_ddrx_rdata_path\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rdata_path_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628747946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "pending_rd_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628748163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 45 " "Parameter \"lpm_width\" = \"45\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748164 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628748164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kka1 " "Found entity 1: scfifo_kka1" {  } { { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated " "Elaborating entity \"scfifo_kka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tv91 " "Found entity 1: a_dpfifo_tv91" {  } { { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo " "Elaborating entity \"a_dpfifo_tv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\"" {  } { { "db/scfifo_kka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m9k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m9k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m9k1 " "Found entity 1: altsyncram_m9k1" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m9k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram " "Elaborating entity \"altsyncram_m9k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\"" {  } { { "db/a_dpfifo_tv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ep8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ep8 " "Found entity 1: cmpr_ep8" {  } { { "db/cmpr_ep8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_ep8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tv91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ep8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison " "Elaborating entity \"cmpr_ep8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cmpr_ep8:three_comparison\"" {  } { { "db/a_dpfifo_tv91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rkb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rkb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rkb " "Found entity 1: cntr_rkb" {  } { { "db/cntr_rkb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_rkb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rkb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb " "Elaborating entity \"cntr_rkb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_rkb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tv91.tdf" "rd_ptr_msb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8l7 " "Found entity 1: cntr_8l7" {  } { { "db/cntr_8l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_8l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter " "Elaborating entity \"cntr_8l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_8l7:usedw_counter\"" {  } { { "db/a_dpfifo_tv91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_skb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_skb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_skb " "Found entity 1: cntr_skb" {  } { { "db/cntr_skb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_skb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_skb DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr " "Elaborating entity \"cntr_skb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|cntr_skb:wr_ptr\"" {  } { { "db/a_dpfifo_tv91.tdf" "wr_ptr" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "errcmd_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 39 " "Parameter \"lpm_width\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748762 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628748762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_7ja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_7ja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_7ja1 " "Found entity 1: scfifo_7ja1" {  } { { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_7ja1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated " "Elaborating entity \"scfifo_7ja1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gu91 " "Found entity 1: a_dpfifo_gu91" {  } { { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gu91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo " "Elaborating entity \"a_dpfifo_gu91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\"" {  } { { "db/scfifo_7ja1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6k1 " "Found entity 1: altsyncram_s6k1" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628748915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628748915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s6k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram " "Elaborating entity \"altsyncram_s6k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\"" {  } { { "db/a_dpfifo_gu91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628748919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dp8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dp8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dp8 " "Found entity 1: cmpr_dp8" {  } { { "db/cmpr_dp8.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cmpr_dp8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:almost_full_comparer\"" {  } { { "db/a_dpfifo_gu91.tdf" "almost_full_comparer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_dp8 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison " "Elaborating entity \"cmpr_dp8\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cmpr_dp8:three_comparison\"" {  } { { "db/a_dpfifo_gu91.tdf" "three_comparison" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7l7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7l7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7l7 " "Found entity 1: cntr_7l7" {  } { { "db/cntr_7l7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_7l7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7l7 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter " "Elaborating entity \"cntr_7l7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|cntr_7l7:usedw_counter\"" {  } { { "db/a_dpfifo_gu91.tdf" "usedw_counter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_freeid_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_list DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst " "Elaborating entity \"alt_mem_ddrx_list\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.list_allocated_id_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_fifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst " "Elaborating entity \"alt_mem_ddrx_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.inordr_info_fifo_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "gen_fifo_instance.scfifo_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749273 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749280 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628749280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dka1 " "Found entity 1: scfifo_dka1" {  } { { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dka1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated " "Elaborating entity \"scfifo_dka1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_mv91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_mv91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_mv91 " "Found entity 1: a_dpfifo_mv91" {  } { { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_mv91 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo " "Elaborating entity \"a_dpfifo_mv91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\"" {  } { { "db/scfifo_dka1.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_89k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_89k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_89k1 " "Found entity 1: altsyncram_89k1" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_89k1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram " "Elaborating entity \"altsyncram_89k1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\"" {  } { { "db/a_dpfifo_mv91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_buffer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst " "Elaborating entity \"alt_mem_ddrx_buffer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "gen_rdata_return_inorder.in_order_buffer_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "altsyncram_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749755 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix " "Parameter \"intended_device_family\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 257 " "Parameter \"width_a\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 257 " "Parameter \"width_b\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749773 ""}  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628749773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9sv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9sv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9sv1 " "Found entity 1: altsyncram_9sv1" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_9sv1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628749892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628749892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9sv1 DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated " "Elaborating entity \"altsyncram_9sv1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628749895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder_decoder_wrapper DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder_decoder_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "ecc_encoder_decoder_wrapper_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_encoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_encoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate\[0\].encoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "encoder_inst_per_drate\[0\].encoder_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750355 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "encoder_input alt_mem_ddrx_ecc_encoder.v(68) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_encoder.v(68): object \"encoder_input\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628750358 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "encoder_output alt_mem_ddrx_ecc_encoder.v(69) " "Verilog HDL warning at alt_mem_ddrx_ecc_encoder.v(69): object encoder_output used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750358 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "encoder_output 0 alt_mem_ddrx_ecc_encoder.v(69) " "Net \"encoder_output\" at alt_mem_ddrx_ecc_encoder.v(69) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750366 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_ecc_decoder DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst " "Elaborating entity \"alt_mem_ddrx_ecc_decoder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst\|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate\[0\].decoder_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "decoder_inst_per_drate\[0\].decoder_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750441 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_corrected alt_mem_ddrx_ecc_decoder.v(88) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(88): object int_err_corrected used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 88 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750444 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_detected alt_mem_ddrx_ecc_decoder.v(89) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(89): object int_err_detected used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 89 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750444 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_fatal alt_mem_ddrx_ecc_decoder.v(90) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(90): object int_err_fatal used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 90 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750445 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "int_err_sbe alt_mem_ddrx_ecc_decoder.v(91) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(91): object int_err_sbe used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 91 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750445 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "decoder_input alt_mem_ddrx_ecc_decoder.v(94) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_decoder.v(94): object \"decoder_input\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 94 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628750445 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "decoder_output alt_mem_ddrx_ecc_decoder.v(95) " "Verilog HDL warning at alt_mem_ddrx_ecc_decoder.v(95): object decoder_output used but never assigned" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 95 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1433628750445 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero alt_mem_ddrx_ecc_decoder.v(106) " "Verilog HDL or VHDL warning at alt_mem_ddrx_ecc_decoder.v(106): object \"zero\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628750445 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "decoder_output 0 alt_mem_ddrx_ecc_decoder.v(95) " "Net \"decoder_output\" at alt_mem_ddrx_ecc_decoder.v(95) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750453 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_corrected 0 alt_mem_ddrx_ecc_decoder.v(88) " "Net \"int_err_corrected\" at alt_mem_ddrx_ecc_decoder.v(88) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 88 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750453 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_detected 0 alt_mem_ddrx_ecc_decoder.v(89) " "Net \"int_err_detected\" at alt_mem_ddrx_ecc_decoder.v(89) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 89 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750453 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_fatal 0 alt_mem_ddrx_ecc_decoder.v(90) " "Net \"int_err_fatal\" at alt_mem_ddrx_ecc_decoder.v(90) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750453 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "int_err_sbe 0 alt_mem_ddrx_ecc_decoder.v(91) " "Net \"int_err_sbe\" at alt_mem_ddrx_ecc_decoder.v(91) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750453 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_decoder:decoder_inst_per_drate[0].decoder_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_sideband DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst " "Elaborating entity \"alt_mem_ddrx_sideband\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_sideband:sideband_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "sideband_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750484 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_do_power_down_r2 alt_mem_ddrx_sideband.v(646) " "Verilog HDL or VHDL warning at alt_mem_ddrx_sideband.v(646): object \"int_do_power_down_r2\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 646 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628750493 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_do_self_refresh_r3 alt_mem_ddrx_sideband.v(650) " "Verilog HDL or VHDL warning at alt_mem_ddrx_sideband.v(650): object \"int_do_self_refresh_r3\" assigned a value but never read" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 650 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1433628750493 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_sideband.v(826) " "Verilog HDL Case Statement warning at alt_mem_ddrx_sideband.v(826): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 826 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433628750506 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_sideband.v(1090) " "Verilog HDL Case Statement warning at alt_mem_ddrx_sideband.v(1090): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 1090 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433628750508 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_init_req alt_mem_ddrx_sideband.v(164) " "Output port \"ctl_init_req\" at alt_mem_ddrx_sideband.v(164) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_sideband.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628750514 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_rank_timer DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst " "Elaborating entity \"alt_mem_ddrx_rank_timer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rank_timer:rank_timer_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "rank_timer_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750576 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "alt_mem_ddrx_rank_timer.v(2397) " "Verilog HDL Case Statement warning at alt_mem_ddrx_rank_timer.v(2397): can't check case statement for completeness because the case expression has too many possible states" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 2397 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1433628750621 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "act_monitor_per_chip\[0\].act_tfaw_shift_reg\[2..0\] 0 alt_mem_ddrx_rank_timer.v(1660) " "Net \"act_monitor_per_chip\[0\].act_tfaw_shift_reg\[2..0\]\" at alt_mem_ddrx_rank_timer.v(1660) has no driver or initial value, using a default initial value '0'" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 1660 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1433628750627 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_timing_param DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst " "Elaborating entity \"alt_mem_ddrx_timing_param\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_timing_param:timing_param_inst\"" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "timing_param_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_mem_ddrx_mm_st_converter DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0 " "Elaborating entity \"alt_mem_ddrx_mm_st_converter\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_ddrx_mm_st_converter:a0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "a0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_mem_ddrx_mm_st_converter.v(187) " "Verilog HDL assignment warning at alt_mem_ddrx_mm_st_converter.v(187): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628750753 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 alt_mem_ddrx_mm_st_converter.v(189) " "Verilog HDL assignment warning at alt_mem_ddrx_mm_st_converter.v(189): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628750753 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_cmd_id alt_mem_ddrx_mm_st_converter.v(115) " "Output port \"itf_cmd_id\" at alt_mem_ddrx_mm_st_converter.v(115) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628750755 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_id alt_mem_ddrx_mm_st_converter.v(126) " "Output port \"itf_wr_data_id\" at alt_mem_ddrx_mm_st_converter.v(126) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 126 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628750755 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_begin alt_mem_ddrx_mm_st_converter.v(124) " "Output port \"itf_wr_data_begin\" at alt_mem_ddrx_mm_st_converter.v(124) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 124 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628750755 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "itf_wr_data_last alt_mem_ddrx_mm_st_converter.v(125) " "Output port \"itf_wr_data_last\" at alt_mem_ddrx_mm_st_converter.v(125) has no driver" {  } { { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 125 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1433628750755 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_ddrx_mm_st_converter:a0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0 " "Elaborating entity \"altera_mem_if_oct_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "oct0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 417 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_stratixiv DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0 " "Elaborating entity \"altera_mem_if_dll_stratixiv\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "dll0" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"DE4_QSYS_nios2_qsys\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628750807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_test_bench DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_test_bench:the_DE4_QSYS_nios2_qsys_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 5944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_data_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_data_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_data" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 6969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751258 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628751258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4jn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4jn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4jn1 " "Found entity 1: altsyncram_4jn1" {  } { { "db/altsyncram_4jn1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4jn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628751326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628751326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4jn1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated " "Elaborating entity \"altsyncram_4jn1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_data_module:DE4_QSYS_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_4jn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ic_tag_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_ic_tag_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ic_tag" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ic_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 27 " "Parameter \"width_a\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 27 " "Parameter \"width_b\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751429 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 123 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628751429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hor1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hor1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hor1 " "Found entity 1: altsyncram_hor1" {  } { { "db/altsyncram_hor1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_hor1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628751495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628751495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hor1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hor1:auto_generated " "Elaborating entity \"altsyncram_hor1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_ic_tag_module:DE4_QSYS_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_hor1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_bht_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht " "Elaborating entity \"DE4_QSYS_nios2_qsys_bht_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_bht" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_bht_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_bht_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751626 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 189 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628751626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0cr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0cr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0cr1 " "Found entity 1: altsyncram_0cr1" {  } { { "db/altsyncram_0cr1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0cr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628751688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628751688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0cr1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated " "Elaborating entity \"altsyncram_0cr1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_bht_module:DE4_QSYS_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_0cr1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_a_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_a_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_a" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_a.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751767 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628751767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qq1 " "Found entity 1: altsyncram_0qq1" {  } { { "db/altsyncram_0qq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_0qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628751835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628751835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qq1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated " "Elaborating entity \"altsyncram_0qq1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_a_module:DE4_QSYS_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_0qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_register_bank_b_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b " "Elaborating entity \"DE4_QSYS_nios2_qsys_register_bank_b_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_register_bank_b" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628751954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_rf_ram_b.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752013 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 315 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628752013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qq1 " "Found entity 1: altsyncram_1qq1" {  } { { "db/altsyncram_1qq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_1qq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628752080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628752080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qq1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated " "Elaborating entity \"altsyncram_1qq1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_register_bank_b_module:DE4_QSYS_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_1qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_tag_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_tag_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_tag" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752260 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_dc_tag_ram.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_dc_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 22 " "Parameter \"width_a\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 22 " "Parameter \"width_b\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752295 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 378 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628752295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k0r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k0r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k0r1 " "Found entity 1: altsyncram_k0r1" {  } { { "db/altsyncram_k0r1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k0r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628752360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628752360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k0r1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated " "Elaborating entity \"altsyncram_k0r1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_tag_module:DE4_QSYS_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_k0r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_data_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_data_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_data" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752502 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 444 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628752502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdp1 " "Found entity 1: altsyncram_cdp1" {  } { { "db/altsyncram_cdp1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_cdp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628752583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628752583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cdp1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated " "Elaborating entity \"altsyncram_cdp1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_data_module:DE4_QSYS_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_cdp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_dc_victim_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim " "Elaborating entity \"DE4_QSYS_nios2_qsys_dc_victim_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_dc_victim" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 7591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628752689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752690 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 510 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628752690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3n1 " "Found entity 1: altsyncram_j3n1" {  } { { "db/altsyncram_j3n1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_j3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628752756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628752756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3n1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated " "Elaborating entity \"altsyncram_j3n1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_dc_victim_module:DE4_QSYS_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_j3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_mult_cell DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell " "Elaborating entity \"DE4_QSYS_nios2_qsys_mult_cell\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_mult_cell" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628752804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborating entity \"altmult_add\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "the_altmult_add" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 ACLR0 " "Parameter \"input_aclr_a0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 ACLR0 " "Parameter \"input_aclr_b0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 UNREGISTERED " "Parameter \"multiplier_register0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr ACLR1 " "Parameter \"output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK1 " "Parameter \"output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr ACLR1 " "Parameter \"rotate_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register CLOCK1 " "Parameter \"rotate_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode VARIABLE " "Parameter \"shift_mode\" = \"VARIABLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr ACLR1 " "Parameter \"shift_right_output_aclr\" = \"ACLR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register CLOCK1 " "Parameter \"shift_right_output_register\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a ACLR0 " "Parameter \"signed_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b ACLR0 " "Parameter \"signed_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a UNREGISTERED " "Parameter \"signed_pipeline_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b UNREGISTERED " "Parameter \"signed_pipeline_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753341 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628753341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_kd73.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_kd73.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_kd73 " "Found entity 1: mult_add_kd73" {  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628753415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628753415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_kd73 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated " "Elaborating entity \"mult_add_kd73\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_debug DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_debug\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_debug" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_ocimem DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_ocimem\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_ocimem" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DE4_QSYS_nios2_qsys_ociram_default_contents.mif " "Parameter \"init_file\" = \"DE4_QSYS_nios2_qsys_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753555 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628753555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oi2 " "Found entity 1: altsyncram_4oi2" {  } { { "db/altsyncram_4oi2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4oi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628753625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628753625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oi2 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated " "Elaborating entity \"altsyncram_4oi2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_ocimem:the_DE4_QSYS_nios2_qsys_nios2_ocimem\|DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_ociram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_4oi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_avalon_reg DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_avalon_reg\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_avalon_reg:the_DE4_QSYS_nios2_qsys_nios2_avalon_reg\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_avalon_reg" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_break DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_break\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_break:the_DE4_QSYS_nios2_qsys_nios2_oci_break\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_break" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_xbrk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_xbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_xbrk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dbrk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dbrk:the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dbrk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_itrace DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_itrace\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_dtrace DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_td_mode DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_dtrace:the_DE4_QSYS_nios2_qsys_nios2_oci_dtrace\|DE4_QSYS_nios2_qsys_nios2_oci_td_mode:DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifo DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count:DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_compute_tm_count_tm_count" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifowp_inc_fifowp" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc:DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_nios2_oci_fifocount_inc_fifocount" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_oci_test_bench DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench " "Elaborating entity \"DE4_QSYS_nios2_qsys_oci_test_bench\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_fifo:the_DE4_QSYS_nios2_qsys_nios2_oci_fifo\|DE4_QSYS_nios2_qsys_oci_test_bench:the_DE4_QSYS_nios2_qsys_oci_test_bench\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_oci_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753903 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "DE4_QSYS_nios2_qsys_oci_test_bench " "Entity \"DE4_QSYS_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_oci_test_bench" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2516 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1433628753904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_pib DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_pib\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_pib:the_DE4_QSYS_nios2_qsys_nios2_oci_pib\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_pib" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_nios2_oci_im DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im " "Elaborating entity \"DE4_QSYS_nios2_qsys_nios2_oci_im\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_im" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component " "Elaborating entity \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_altsyncram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628753993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628754007 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a NONE " "Parameter \"indata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family STRATIXIV " "Parameter \"intended_device_family\" = \"STRATIXIV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a NONE " "Parameter \"wrcontrol_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754008 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628754008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o9a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o9a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o9a2 " "Found entity 1: altsyncram_o9a2" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o9a2 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated " "Elaborating entity \"altsyncram_o9a2\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_tck DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "the_altera_std_synchronizer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754188 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628754193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_tck:the_DE4_QSYS_nios2_qsys_jtag_debug_module_tck\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754193 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_tck.v" 202 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628754193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk:the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "the_DE4_QSYS_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "DE4_QSYS_nios2_qsys_jtag_debug_module_phy" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754250 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754255 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628754255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754258 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper:the_DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:DE4_QSYS_nios2_qsys_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE4_QSYS_jtag_uart\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_w DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_w" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "wfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754347 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754353 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 186 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628754353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_e691.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_e691.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_e691 " "Found entity 1: scfifo_e691" {  } { { "db/scfifo_e691.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_e691.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_e691 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated " "Elaborating entity \"scfifo_e691\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lc91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lc91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lc91 " "Found entity 1: a_dpfifo_lc91" {  } { { "db/a_dpfifo_lc91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lc91 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo " "Elaborating entity \"a_dpfifo_lc91\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\"" {  } { { "db/scfifo_e691.tdf" "dpfifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_e691.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_lc91.tdf" "fifo_state" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_al7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_al7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_al7 " "Found entity 1: cntr_al7" {  } { { "db/cntr_al7.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_al7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_al7 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw " "Elaborating entity \"cntr_al7\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_al7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_i091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_i091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_i091 " "Found entity 1: dpram_i091" {  } { { "db/dpram_i091.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_i091.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_i091 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram " "Elaborating entity \"dpram_i091\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\"" {  } { { "db/a_dpfifo_lc91.tdf" "FIFOram" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcs1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcs1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcs1 " "Found entity 1: altsyncram_mcs1" {  } { { "db/altsyncram_mcs1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_mcs1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mcs1 DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1 " "Elaborating entity \"altsyncram_mcs1\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|dpram_i091:FIFOram\|altsyncram_mcs1:altsyncram1\"" {  } { { "db/dpram_i091.tdf" "altsyncram1" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/dpram_i091.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ukb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ukb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ukb " "Found entity 1: cntr_ukb" {  } { { "db/cntr_ukb.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/cntr_ukb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628754723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628754723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ukb DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count " "Elaborating entity \"cntr_ukb\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_w:the_DE4_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_e691:auto_generated\|a_dpfifo_lc91:dpfifo\|cntr_ukb:rd_ptr_count\"" {  } { { "db/a_dpfifo_lc91.tdf" "rd_ptr_count" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_lc91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_jtag_uart_scfifo_r DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE4_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|DE4_QSYS_jtag_uart_scfifo_r:the_DE4_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "the_DE4_QSYS_jtag_uart_scfifo_r" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "DE4_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628754895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE4_QSYS:u0\|DE4_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE4_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754895 ""}  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_jtag_uart.v" 777 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628754895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_sysid DE4_QSYS:u0\|DE4_QSYS_sysid:sysid " "Elaborating entity \"DE4_QSYS_sysid\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_sysid:sysid\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_timer DE4_QSYS:u0\|DE4_QSYS_timer:timer " "Elaborating entity \"DE4_QSYS_timer\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_timer:timer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1064 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_led DE4_QSYS:u0\|DE4_QSYS_led:led " "Elaborating entity \"DE4_QSYS_led\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_led:led\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_button DE4_QSYS:u0\|DE4_QSYS_button:button " "Elaborating entity \"DE4_QSYS_button\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_button:button\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628754992 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(175) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(175): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628754995 "|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_mm_clock_crossing_bridge.v(177) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(177): truncated value with size 32 to match size of target (3)" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1433628754995 "|DE4_DDR2|DE4_QSYS:u0|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_dc_fifo.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_ddr2_i2c_scl DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_scl:ddr2_i2c_scl " "Elaborating entity \"DE4_QSYS_ddr2_i2c_scl\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_scl:ddr2_i2c_scl\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "ddr2_i2c_scl" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_ddr2_i2c_sda DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_sda:ddr2_i2c_sda " "Elaborating entity \"DE4_QSYS_ddr2_i2c_sda\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_ddr2_i2c_sda:ddr2_i2c_sda\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "ddr2_i2c_sda" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:mem_if_ddr2_emif_avl_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:mm_clock_crossing_bridge_io_s0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE4_QSYS:u0\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_translator:mm_clock_crossing_bridge_io_m0_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:button_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:button_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "button_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "timer_s1_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE4_QSYS:u0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "sysid_control_slave_translator" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2013 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628755698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_data_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "nios2_qsys_instruction_master_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_slave_agent:led_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_sc_fifo:led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "led_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE4_QSYS:u0\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_master_agent:mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "mm_clock_crossing_bridge_io_m0_translator_avalon_universal_master_0_agent" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 2910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router " "Elaborating entity \"DE4_QSYS_addr_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router:addr_router\|DE4_QSYS_addr_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001 DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001 " "Elaborating entity \"DE4_QSYS_addr_router_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_001_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_001_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_001:addr_router_001\|DE4_QSYS_addr_router_001_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_001.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router DE4_QSYS:u0\|DE4_QSYS_id_router:id_router " "Elaborating entity \"DE4_QSYS_id_router\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router:id_router\|DE4_QSYS_id_router_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002 DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002 " "Elaborating entity \"DE4_QSYS_id_router_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_002_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_002_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_002:id_router_002\|DE4_QSYS_id_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_002.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_003 DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003 " "Elaborating entity \"DE4_QSYS_id_router_003\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_003" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_003_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\|DE4_QSYS_id_router_003_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_003_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_003:id_router_003\|DE4_QSYS_id_router_003_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_003.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002 DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002 " "Elaborating entity \"DE4_QSYS_addr_router_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "addr_router_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_addr_router_002_default_decode DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_addr_router_002_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_addr_router_002:addr_router_002\|DE4_QSYS_addr_router_002_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_addr_router_002.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_005 DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005 " "Elaborating entity \"DE4_QSYS_id_router_005\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "id_router_005" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_id_router_005_default_decode DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\|DE4_QSYS_id_router_005_default_decode:the_default_decode " "Elaborating entity \"DE4_QSYS_id_router_005_default_decode\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_id_router_005:id_router_005\|DE4_QSYS_id_router_005_default_decode:the_default_decode\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" "the_default_decode" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_id_router_005.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_001 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 3990 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "limiter_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628757960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "burst_adapter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_001 DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_mux DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"DE4_QSYS_cmd_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_cmd_xbar_mux.sv" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux_002 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002 " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_002:rsp_xbar_demux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_001 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_001\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" "arb" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_rsp_xbar_mux_001.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_cmd_xbar_demux_002 DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"DE4_QSYS_cmd_xbar_demux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "cmd_xbar_demux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_demux_005 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"DE4_QSYS_rsp_xbar_demux_005\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_demux_005" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_rsp_xbar_mux_002 DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002 " "Elaborating entity \"DE4_QSYS_rsp_xbar_mux_002\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_rsp_xbar_mux_002:rsp_xbar_mux_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "rsp_xbar_mux_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE4_QSYS:u0\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "width_adapter_001" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "crosser" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002 " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "crosser_002" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 4909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_avalon_st_handshake_clock_crosser:crosser_002\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE4_QSYS_irq_mapper DE4_QSYS:u0\|DE4_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE4_QSYS_irq_mapper\" for hierarchy \"DE4_QSYS:u0\|DE4_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_mapper" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 5291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "DE4_QSYS/synthesis/DE4_QSYS.v" "irq_synchronizer" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 5302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628758903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758903 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628758903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758905 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"DE4_QSYS:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628758910 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address_b DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component 17 7 " "Port \"address_b\" on the entity instantiation of \"DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1433628764371 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_DE4_QSYS_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_DE4_QSYS_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "the_DE4_QSYS_nios2_qsys_nios2_oci_itrace" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3548 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1433628764377 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_itrace:the_DE4_QSYS_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765047 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765051 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765055 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765060 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765064 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765069 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "read_data_out altdq_dqs2_inst 32 16 " "Port \"read_data_out\" on the entity instantiation of \"altdq_dqs2_inst\" is connected to a signal of width 32. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs.v" 118 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1433628765073 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_p0:p0|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 43 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 77 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 145 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 213 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 247 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 281 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 417 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 451 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 485 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 553 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 621 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 655 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 723 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 893 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 927 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 961 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1029 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1063 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1097 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[32\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1131 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[33\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[34\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1199 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im\|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component\|altsyncram:the_altsyncram\|altsyncram_o9a2:auto_generated\|q_a\[35\]\"" {  } { { "db/altsyncram_o9a2.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_o9a2.tdf" 1233 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 2984 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3145 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 3613 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9660 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_im:the_DE4_QSYS_nios2_qsys_nios2_oci_im|DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component_module:DE4_QSYS_nios2_qsys_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_o9a2:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\|q_b\[256\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst\|altsyncram:altsyncram_component\|altsyncram_9sv1:auto_generated\|q_b\[256\]\"" {  } { { "db/altsyncram_9sv1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_9sv1.tdf" 7973 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_buffer.v" 107 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1143 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_9sv1:auto_generated|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 135 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 167 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 199 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 231 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 263 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 295 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 327 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_dka1:auto_generated\|a_dpfifo_mv91:dpfifo\|altsyncram_89k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_89k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_89k1.tdf" 359 2 0 } } { "db/a_dpfifo_mv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_mv91.tdf" 45 2 0 } } { "db/scfifo_dka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_dka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 1071 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_dka1:auto_generated|a_dpfifo_mv91:dpfifo|altsyncram_89k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 167 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 199 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 39 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 71 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1383 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1415 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1447 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[45\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1479 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[46\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1511 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[47\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1543 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[48\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1575 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[49\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1607 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[50\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1639 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[51\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1671 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[52\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1703 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[53\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1735 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[54\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1767 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[55\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1799 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[56\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1831 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[57\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1863 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[58\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1895 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[59\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1927 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[60\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1959 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[61\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 1991 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[62\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2023 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[63\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2055 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[64\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[64\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2087 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[65\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[65\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2119 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[66\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[66\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2151 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[67\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[67\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2183 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[68\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[68\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2215 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[69\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[69\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2247 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[70\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[70\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2279 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[71\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[71\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2311 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[72\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[72\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2343 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[73\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[73\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2375 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[74\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2407 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[75\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2439 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[76\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2471 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[77\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2503 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[78\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2535 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[79\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2567 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[80\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2599 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[81\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2631 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[82\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2663 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[83\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2695 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[84\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2727 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[85\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2759 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[86\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2791 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[87\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2823 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[88\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2855 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[89\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2887 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[90\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2919 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[91\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2951 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[92\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 2983 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[93\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3015 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[94\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3047 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[95\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3079 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[96\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3111 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[97\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3143 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[98\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[98\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3175 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[99\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3207 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[100\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3239 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[101\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3271 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[102\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3303 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[103\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3335 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[104\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[104\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3367 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[105\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[105\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3399 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[106\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[106\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3431 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[107\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[107\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3463 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[108\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[108\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3495 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[109\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[109\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3527 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[110\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[110\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3559 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[111\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[111\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3591 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[112\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[112\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3623 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[113\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[113\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3655 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[114\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[114\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3687 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[115\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[115\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3719 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[116\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[116\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3751 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[117\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[117\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3783 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[118\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[118\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3815 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[119\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[119\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3847 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[120\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[120\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3879 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[121\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[121\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3911 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[122\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[122\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3943 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[123\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[123\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 3975 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[124\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[124\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4007 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[125\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[125\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4039 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[126\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[126\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4071 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[127\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[127\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[128\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[128\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a128"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[129\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[129\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a129"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[130\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[130\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a130"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[131\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[131\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a131"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[132\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[132\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a132"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[133\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[133\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a133"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[134\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[134\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a134"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[135\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[135\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a135"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[136\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[136\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a136"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[137\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[137\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a137"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[138\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[138\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a138"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[139\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[139\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a139"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[140\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[140\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a140"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[141\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[141\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a141"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[142\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[142\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a142"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[143\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[143\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a143"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[144\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[144\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a144"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[145\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[145\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a145"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[146\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[146\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a146"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[147\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[147\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a147"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[148\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[148\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a148"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[149\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[149\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a149"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[150\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[150\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a150"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[151\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[151\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a151"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[152\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[152\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a152"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[153\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[153\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a153"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[154\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[154\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a154"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[155\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[155\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 4999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a155"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[156\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[156\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a156"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[157\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[157\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a157"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[158\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[158\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a158"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[159\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[159\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a159"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[160\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[160\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a160"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[161\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[161\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a161"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[162\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[162\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a162"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[163\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[163\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a163"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[164\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[164\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a164"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[165\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[165\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a165"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[166\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[166\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a166"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[167\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[167\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5383 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a167"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[168\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[168\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5415 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a168"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[169\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[169\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5447 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a169"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[170\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[170\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5479 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a170"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[171\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[171\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5511 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a171"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[172\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[172\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5543 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a172"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[173\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[173\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5575 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a173"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[174\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[174\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5607 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a174"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[175\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[175\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5639 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a175"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[176\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[176\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5671 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a176"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[177\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[177\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5703 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a177"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[178\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[178\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5735 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a178"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[179\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[179\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5767 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a179"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[180\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[180\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5799 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a180"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[181\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[181\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5831 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a181"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[182\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[182\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5863 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a182"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[183\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[183\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5895 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a183"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[184\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[184\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5927 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a184"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[185\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[185\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5959 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a185"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[186\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[186\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 5991 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a186"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[187\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[187\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6023 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a187"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[188\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[188\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6055 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a188"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[189\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[189\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6087 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a189"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[190\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[190\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6119 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a190"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[191\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[191\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6151 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a191"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[192\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[192\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6183 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a192"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[193\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[193\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6215 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a193"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[194\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[194\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6247 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a194"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[195\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[195\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6279 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a195"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[196\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[196\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6311 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a196"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[197\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[197\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6343 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a197"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[198\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[198\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6375 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a198"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[199\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[199\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6407 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a199"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[200\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[200\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6439 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a200"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[201\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[201\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6471 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a201"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[202\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[202\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6503 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a202"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[203\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[203\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6535 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a203"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[204\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[204\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6567 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a204"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[205\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[205\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6599 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a205"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[206\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[206\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6631 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a206"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[207\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[207\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6663 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a207"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[208\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[208\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6695 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a208"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[209\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[209\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6727 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a209"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[210\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[210\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6759 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a210"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[211\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[211\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6791 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a211"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[212\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[212\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6823 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a212"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[213\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[213\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6855 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a213"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[214\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[214\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6887 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a214"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[215\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[215\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6919 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a215"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[216\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[216\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6951 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a216"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[217\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[217\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 6983 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a217"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[218\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[218\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7015 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a218"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[219\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[219\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7047 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a219"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[220\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[220\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7079 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a220"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[221\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[221\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7111 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a221"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[222\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[222\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7143 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a222"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[223\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[223\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7175 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a223"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[224\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[224\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7207 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a224"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[225\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[225\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7239 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a225"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[226\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[226\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7271 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a226"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[227\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[227\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7303 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a227"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[228\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[228\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7335 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a228"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[229\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[229\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7367 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a229"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[230\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[230\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7399 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a230"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[231\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[231\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7431 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a231"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[232\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[232\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7463 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a232"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[233\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[233\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7495 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a233"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[234\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[234\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7527 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a234"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[235\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[235\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7559 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a235"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[236\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[236\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7591 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a236"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[237\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[237\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7623 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a237"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[238\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[238\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7655 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a238"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[239\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[239\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7687 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a239"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[240\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[240\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7719 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a240"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[241\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[241\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7751 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a241"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[242\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[242\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7783 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a242"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[243\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[243\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7815 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a243"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[244\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[244\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7847 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a244"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[245\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[245\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7879 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a245"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[246\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[246\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7911 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a246"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[247\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[247\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7943 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a247"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[248\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[248\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 7975 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a248"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[249\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[249\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8007 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a249"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[250\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[250\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8039 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a250"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[251\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[251\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8071 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a251"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[252\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[252\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8103 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a252"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[253\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[253\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8135 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a253"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[254\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[254\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8167 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a254"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[255\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[255\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8199 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a255"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[256\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[256\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8231 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a256"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[257\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[257\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8263 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a257"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[258\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[258\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8295 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a258"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[259\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[259\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8327 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a259"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[260\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[260\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8359 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a260"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[261\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[261\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8391 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a261"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[262\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[262\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8423 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a262"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[263\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[263\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8455 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a263"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[264\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[264\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8487 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a264"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[265\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[265\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8519 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a265"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[266\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[266\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8551 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a266"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[267\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[267\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8583 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a267"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[268\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[268\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8615 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a268"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[269\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[269\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8647 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a269"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[270\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[270\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8679 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a270"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[271\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[271\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8711 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a271"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[272\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[272\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8743 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a272"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[273\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[273\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8775 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a273"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[274\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[274\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8807 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a274"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[275\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[275\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8839 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a275"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[276\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[276\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8871 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a276"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[277\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[277\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8903 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a277"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[278\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[278\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8935 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a278"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[279\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[279\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8967 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a279"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[280\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[280\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 8999 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a280"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[281\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[281\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9031 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a281"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[282\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[282\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9063 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a282"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[283\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[283\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9095 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a283"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[284\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[284\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9127 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a284"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[285\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[285\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9159 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a285"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[286\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[286\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9191 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a286"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[287\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[287\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9223 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a287"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[288\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[288\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9255 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a288"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[289\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[289\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9287 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a289"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[290\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[290\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9319 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a290"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[291\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_wdata_path:wdata_path_inst\|alt_mem_ddrx_fifo:rmw_data_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_jka1:auto_generated\|a_dpfifo_sv91:dpfifo\|altsyncram_k9k1:FIFOram\|q_b\[291\]\"" {  } { { "db/altsyncram_k9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_k9k1.tdf" 9351 2 0 } } { "db/a_dpfifo_sv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_sv91.tdf" 45 2 0 } } { "db/scfifo_jka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_jka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 797 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 1916 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_fifo:rmw_data_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_jka1:auto_generated|a_dpfifo_sv91:dpfifo|altsyncram_k9k1:FIFOram|ram_block1a291"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[0\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 39 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[1\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 71 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[2\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 103 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[3\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 135 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[4\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 167 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[5\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 199 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[6\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 231 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[7\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 263 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[8\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 295 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 327 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 359 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 391 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 423 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 455 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 487 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 519 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 551 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 583 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 615 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 647 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 679 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 711 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 743 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 775 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 807 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 839 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 871 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 903 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 935 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 967 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 999 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1031 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1063 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1095 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1127 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1159 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1191 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1223 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:errcmd_fifo_inst\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_7ja1:auto_generated\|a_dpfifo_gu91:dpfifo\|altsyncram_s6k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_s6k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_s6k1.tdf" 1255 2 0 } } { "db/a_dpfifo_gu91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_gu91.tdf" 45 2 0 } } { "db/scfifo_7ja1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_7ja1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 796 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:errcmd_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_7ja1:auto_generated|a_dpfifo_gu91:dpfifo|altsyncram_s6k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[9\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 327 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[10\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 359 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[11\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 391 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[12\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 423 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[13\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 455 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[14\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 487 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[15\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 519 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[16\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 551 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[17\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 583 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[18\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 615 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[19\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 647 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[20\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 679 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[21\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 711 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[22\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 743 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[23\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 775 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[24\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 807 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[25\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 839 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[26\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 871 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[27\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 903 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[28\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 935 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[29\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 967 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[30\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 999 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[31\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1031 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[32\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1063 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[33\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1095 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[34\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1127 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[35\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1159 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[36\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1191 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[37\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1223 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[38\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1255 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[39\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1287 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[40\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1319 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[41\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1351 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[42\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1383 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[43\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1415 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[44\] " "Synthesized away node \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_c0:c0\|alt_mem_if_nextgen_ddr2_controller_core:ng0\|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst\|alt_mem_ddrx_controller:controller_inst\|alt_mem_ddrx_rdata_path:rdata_path_inst\|alt_mem_ddrx_fifo:pending_rd_fifo\|scfifo:gen_fifo_instance.scfifo_component\|scfifo_kka1:auto_generated\|a_dpfifo_tv91:dpfifo\|altsyncram_m9k1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_m9k1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_m9k1.tdf" 1447 2 0 } } { "db/a_dpfifo_tv91.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/a_dpfifo_tv91.tdf" 45 2 0 } } { "db/scfifo_kka1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/scfifo_kka1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_fifo.v" 135 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 593 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller.v" 2014 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 1142 0 0 } } { "DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 460 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_c0.v" 231 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif.v" 408 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1000 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628769884 "|DE4_DDR2|DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_c0:c0|alt_mem_if_nextgen_ddr2_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_kka1:auto_generated|a_dpfifo_tv91:dpfifo|altsyncram_m9k1:FIFOram|ram_block1a44"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1433628769884 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1433628769884 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[1\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\] " "Converted tri-state buffer \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[1\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\]\" feeding internal logic into a wire" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 45 11 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433628773044 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\] " "Converted tri-state buffer \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_t6f:auto_generated\|tri_buf1a\[0\]\" feeding internal logic into a wire" {  } { { "db/ddio_out_t6f.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/ddio_out_t6f.tdf" 45 11 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1433628773044 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1433628773044 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1433628783819 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred dual-clock RAM node \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1433628783821 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|scan_offsets " "RAM logic \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|scan_offsets\" is uninferred due to inappropriate RAM size" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "scan_offsets" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 264 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1433628783822 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1433628783822 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 256 " "Parameter WIDTH_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 256 " "Parameter WIDTH_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1433628801709 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1433628801709 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1433628801709 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628801909 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628801909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4sm1 " "Found entity 1: altsyncram_4sm1" {  } { { "db/altsyncram_4sm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_4sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628801975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628801975 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mem_if_ddr2_emif_avl_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 256 " "Parameter \"WIDTH_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 256 " "Parameter \"WIDTH_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802259 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628802259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63r1 " "Found entity 1: altsyncram_63r1" {  } { { "db/altsyncram_63r1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_63r1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628802378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628802378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_sc_fifo:mm_clock_crossing_bridge_io_s0_translator_avalon_universal_slave_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802742 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628802742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_csq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_csq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_csq1 " "Found entity 1: altsyncram_csq1" {  } { { "db/altsyncram_csq1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_csq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628802807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628802807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"DE4_QSYS:u0\|altera_avalon_mm_clock_crossing_bridge:mm_clock_crossing_bridge_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628802896 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1433628802896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8sm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8sm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8sm1 " "Found entity 1: altsyncram_8sm1" {  } { { "db/altsyncram_8sm1.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altsyncram_8sm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1433628802963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1433628802963 ""}
{ "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_OR_PARAMS" "1 " "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in 1 DSP block slices" { { "Warning" "WBAL_BAL_IGNORING_ASSIGNMENTS_PARAMS_FOR_SLICE" "1 DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " "Ignored the following 1 conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " { { "Warning" "WBAL_BAL_IGNORING_MEGAFUNCTION_PARAM" "YES DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5 " "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"YES\" for node \"DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_mult_cell:the_DE4_QSYS_nios2_qsys_mult_cell\|altmult_add:the_altmult_add\|mult_add_kd73:auto_generated\|mac_out5\"" {  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 101 2 0 } }  } 0 270010 "Ignored DEDICATED_MULTIPLIER_CIRCUITRY parameter with setting \"%1!s!\" for node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628803854 ""}  } { { "db/mult_add_kd73.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/mult_add_kd73.tdf" 101 2 0 } } { "altmult_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altmult_add.tdf" 594 4 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys_mult_cell.v" 69 0 0 } } { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 9420 0 0 } } { "DE4_QSYS/synthesis/DE4_QSYS.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/DE4_QSYS.v" 1031 0 0 } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 261 0 0 } }  } 0 270008 "Ignored the following %1!d! conflicting DSP block balancing assignments or megafunction parameter settings made to DSP block slice with DSP block output node %2!s! " 0 0 "Quartus II" 0 -1 1433628803854 ""}  } {  } 0 270007 "Ignored the following conflicting DSP block balancing assignments or megafunction parameters in %1!d! DSP block slices" 0 0 "Quartus II" 0 -1 1433628803854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1433628808050 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[0\] " "Bidir \"MAX_CONF_D\[0\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433628808698 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[1\] " "Bidir \"MAX_CONF_D\[1\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433628808698 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "MAX_CONF_D\[2\] " "Bidir \"MAX_CONF_D\[2\]\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433628808698 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "EXT_IO " "Bidir \"EXT_IO\" has no driver" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 148 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1433628808698 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1433628808698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GCLKOUT_FPGA GND " "Pin \"GCLKOUT_FPGA\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 131 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|GCLKOUT_FPGA"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[0\] GND " "Pin \"MAX_PLL_D\[0\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|MAX_PLL_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[1\] GND " "Pin \"MAX_PLL_D\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|MAX_PLL_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MAX_PLL_D\[2\] GND " "Pin \"MAX_PLL_D\[2\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|MAX_PLL_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_addr\[14\] GND " "Pin \"M1_DDR2_addr\[14\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_addr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_addr\[15\] GND " "Pin \"M1_DDR2_addr\[15\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_addr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_cke\[1\] GND " "Pin \"M1_DDR2_cke\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_cke[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_cs_n\[1\] GND " "Pin \"M1_DDR2_cs_n\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_cs_n[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_odt\[1\] GND " "Pin \"M1_DDR2_odt\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_odt[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_SA\[0\] GND " "Pin \"M1_DDR2_SA\[0\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_SA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M1_DDR2_SA\[1\] GND " "Pin \"M1_DDR2_SA\[1\]\" is stuck at GND" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628824441 "|DE4_DDR2|M1_DDR2_SA[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433628824441 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628830384 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2971 " "2971 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1433628835170 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1433628836282 "|DE4_DDR2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1433628836282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628836699 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.map.smsg " "Generated suppressed messages file D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1433628839318 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 1 0 0 " "Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1433628842885 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628842885 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GCLKIN " "No output dependent on input pin \"GCLKIN\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|GCLKIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank2 " "No output dependent on input pin \"OSC_50_Bank2\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 134 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|OSC_50_Bank2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank4 " "No output dependent on input pin \"OSC_50_Bank4\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|OSC_50_Bank4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank5 " "No output dependent on input pin \"OSC_50_Bank5\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|OSC_50_Bank5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank6 " "No output dependent on input pin \"OSC_50_Bank6\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|OSC_50_Bank6"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_50_Bank7 " "No output dependent on input pin \"OSC_50_Bank7\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 139 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|OSC_50_Bank7"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PLL_CLKIN_p " "No output dependent on input pin \"PLL_CLKIN_p\"" {  } { { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 140 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628846068 "|DE4_DDR2|PLL_CLKIN_p"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1433628846068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18928 " "Implemented 18928 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15969 " "Implemented 15969 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_RAMS" "1435 " "Implemented 1435 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1433628846137 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1433628846137 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1433628846137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 552 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 552 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1166 " "Peak virtual memory: 1166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433628846576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 23:14:06 2015 " "Processing ended: Sat Jun 06 23:14:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433628846576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:54 " "Elapsed time: 00:01:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433628846576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433628846576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433628846576 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1433628851906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433628851907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 23:14:11 2015 " "Processing started: Sat Jun 06 23:14:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433628851907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1433628851907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1433628851907 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1433628851984 ""}
{ "Info" "0" "" "Project  = DE4_DDR2" {  } {  } 0 0 "Project  = DE4_DDR2" 0 0 "Fitter" 0 0 1433628851984 ""}
{ "Info" "0" "" "Revision = DE4_DDR2" {  } {  } 0 0 "Revision = DE4_DDR2" 0 0 "Fitter" 0 0 1433628851984 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1433628852624 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE4_DDR2 EP4SGX530KH40C2 " "Selected device EP4SGX530KH40C2 for design \"DE4_DDR2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1433628853120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433628853287 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1433628853287 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1433628854434 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX230KF40C2 " "Device EP4SGX230KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433628855933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX180KF40C2 " "Device EP4SGX180KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433628855933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX290KF40C2 " "Device EP4SGX290KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433628855933 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4SGX360KF40C2 " "Device EP4SGX360KF40C2 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1433628855933 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1433628855933 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ W30 " "Pin ~ALTERA_DATA0~ is reserved at location W30" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 67964 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1433628855975 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1433628855975 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1433628855979 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1433628856199 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "PLL_CLKIN_p PLL_CLKIN_p(n) " "Pin \"PLL_CLKIN_p\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"PLL_CLKIN_p(n)\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLL_CLKIN_p" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 140 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1022 9224 9983 0} { 0 { 0 ""} 0 67966 9224 9983 0}  }  } } { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { PLL_CLKIN_p(n) } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PLL_CLKIN_p(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1433628859206 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1433628859206 ""}
{ "Warning" "WFOCT_OCT_ENABLE_PARALLEL_TERMINATION_AUTOCORRECT" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0 " "On-chip termination control block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0\" parameter enable_parallel_termination changed to true" {  } {  } 0 174050 "On-chip termination control block \"%1!s!\" parameter enable_parallel_termination changed to true" 0 0 "Fitter" 0 -1 1433628859216 ""}
{ "Warning" "WFSAC_FSAC_INVALID_GLOBAL_DESTINATION" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\|dll_wys_m " "Ignored Global Signal option assignment from source signal DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] to destination signal DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_dll_stratixiv:dll0\|dll_wys_m -- destination cannot use global signals" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 67 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_dll_stratixiv:dll0|dll_wys_m~UPNDNOUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 9374 9224 9983 0} { 0 { 0 ""} 0 854 9224 9983 0}  }  } } { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } }  } 0 176327 "Ignored Global Signal option assignment from source signal %1!s! to destination signal %2!s! -- destination cannot use global signals" 0 0 "Fitter" 0 -1 1433628860567 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|pll1 Top/Bottom PLL " "Implemented PLL \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|pll1\" as Top/Bottom PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] 8 1 0 0 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] 8 1 90 625 " "Implementing clock multiplication of 8, clock division of 1, and phase shift of 90 degrees (625 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] 4 1 270 3750 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 270 degrees (3750 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 2 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 18259 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] port" {  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1433628861825 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 30 0 0 } } { "" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1433628861825 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433628864080 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1433628864080 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433628864518 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1433628864550 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433628864550 ""}  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433628864550 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433628864580 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433628864707 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433628864713 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433628866782 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1433628866782 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 9 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_DDR2.sdc(9): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\] " "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\]" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866784 ""}  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1433628866784 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1433628866788 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433628866943 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1433628866943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1433628867757 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433628867757 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.060 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.060" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433628867802 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1433628867802 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1433628867807 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 47 clocks " "Found 47 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       CLK_M2 " "  20.000       CLK_M2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[0\] " "   2.500 M1_DDR2_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk\[1\] " "   2.500 M1_DDR2_clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[0\] " "   2.500 M1_DDR2_clk_n\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_clk_n\[1\] " "   2.500 M1_DDR2_clk_n\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_IN " "   2.500 M1_DDR2_dqs\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[0\]_OUT " "   2.500 M1_DDR2_dqs\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_IN " "   2.500 M1_DDR2_dqs\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[1\]_OUT " "   2.500 M1_DDR2_dqs\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_IN " "   2.500 M1_DDR2_dqs\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[2\]_OUT " "   2.500 M1_DDR2_dqs\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_IN " "   2.500 M1_DDR2_dqs\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[3\]_OUT " "   2.500 M1_DDR2_dqs\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_IN " "   2.500 M1_DDR2_dqs\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[4\]_OUT " "   2.500 M1_DDR2_dqs\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_IN " "   2.500 M1_DDR2_dqs\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[5\]_OUT " "   2.500 M1_DDR2_dqs\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_IN " "   2.500 M1_DDR2_dqs\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[6\]_OUT " "   2.500 M1_DDR2_dqs\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_IN " "   2.500 M1_DDR2_dqs\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqs\[7\]_OUT " "   2.500 M1_DDR2_dqs\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[0\]_OUT " "   2.500 M1_DDR2_dqsn\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[1\]_OUT " "   2.500 M1_DDR2_dqsn\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[2\]_OUT " "   2.500 M1_DDR2_dqsn\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[3\]_OUT " "   2.500 M1_DDR2_dqsn\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[4\]_OUT " "   2.500 M1_DDR2_dqsn\[4\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[5\]_OUT " "   2.500 M1_DDR2_dqsn\[5\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[6\]_OUT " "   2.500 M1_DDR2_dqsn\[6\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 M1_DDR2_dqsn\[7\]_OUT " "   2.500 M1_DDR2_dqsn\[7\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 OSC_50_Bank3 " "  20.000 OSC_50_Bank3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " "   5.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk " "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " "  10.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " "  40.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk " "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " "   2.500 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_0 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_0" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_1 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_1" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_2 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_2" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_3 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_3" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_4 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_4" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_5 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_5" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_6 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_6" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 u0\|mem_if_ddr2_emif\|div_clock_7 " "   5.000 u0\|mem_if_ddr2_emif\|div_clock_7" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " "   2.500 u0\|mem_if_ddr2_emif\|memphy_leveling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1433628867809 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1433628867809 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1) " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\] (placed in counter C0 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872665 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[1\] (placed in counter C2 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872665 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872665 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[2\] (placed in counter C1 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] (placed in counter C4 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R30 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R30" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R20 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R20" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[3\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_B1) " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[4\] (placed in counter C3 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] (placed in counter C5 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R31 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R31" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R21 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R21" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[5\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872666 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872666 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] (placed in counter C6 of PLL_B1) " "Promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] (placed in counter C6 of PLL_B1)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R12 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R12" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""} { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Regional Clock CLKCTRL_R28 " "Promoted destinations to use location or clock signal Regional Clock CLKCTRL_R28" { { "Info" "IFSAC_FSAC_ASSIGN_REGION_TO_SIGNAL_FANOUTS" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] Dual-Regional Clock 0 0 185 64 " "Assigned fan-out of node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[6\] to Dual-Regional Clock region from (0, 0) to (185, 64)" {  } {  } 0 176370 "Assigned fan-out of node %1!s! to %2!s! region from (%3!d!, %4!d!) to (%5!d!, %6!d!)" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } { { "db/altpll_blj3.tdf" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/db/altpll_blj3.tdf" 36 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0\|altpll:upll_memphy\|altpll_blj3:auto_generated\|clk\[0\]" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_pll0:pll0|altpll:upll_memphy|altpll_blj3:auto_generated|clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 31707 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller_002\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19675 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~2 " "Destination node DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter_003\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~2" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_merlin_burst_adapter:burst_adapter_003|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 36459 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|jtag_break~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|jtag_break~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 587 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug|jtag_break~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 36820 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|resetlatch~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_nios2_qsys:nios2_qsys\|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci\|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug\|resetlatch~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.v" 570 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_nios2_qsys:nios2_qsys|DE4_QSYS_nios2_qsys_nios2_oci:the_DE4_QSYS_nios2_qsys_nios2_oci|DE4_QSYS_nios2_qsys_nios2_oci_debug:the_DE4_QSYS_nios2_qsys_nios2_oci_debug|resetlatch~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 39693 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0 " "Destination node DE4_QSYS:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|addr_width_burstwrap\[2\]~0" {  } { { "DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 976 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|addr_width_burstwrap[2]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 41023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433628872667 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19683 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872667 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state.STATE_RW_EXEC" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state.STATE_RW_EXEC } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 13950 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_phy_mgr:sequencer_phy_mgr_inst\|avl_waitrequest" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_phy_mgr.sv" 134 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_waitrequest } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 14060 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~2 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|sink_ready~2" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 53 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux|sink_ready~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33204 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|WideOr0~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux\|WideOr0~0" {  } { { "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux.sv" 171 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|DE4_QSYS_mem_if_ddr2_emif_s0_cmd_xbar_demux:cmd_xbar_demux|WideOr0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33216 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst\|W_rf_wren" {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 709 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst:cpu_inst|W_rf_wren } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 15827 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|avl_waitrequest~0" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 79 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_waitrequest~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33677 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~1 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|avl_waitrequest~1" {  } { { "DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 115 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|avl_waitrequest~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 33685 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~39" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 34934 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~40 " "Destination node DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_s0:s0\|rw_manager_ddr2:sequencer_rw_mgr_inst\|rw_manager_generic:rw_mgr_inst\|state~40" {  } { { "DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/rw_manager_generic.sv" 122 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|rw_manager_ddr2:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|state~40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 37963 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1433628872668 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1433628872668 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|DE4_QSYS_mem_if_ddr2_emif_s0:s0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 12890 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872668 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE4_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node DE4_QSYS:u0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1433628872670 ""}  } { { "DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 19679 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1433628872670 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1433628877795 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433628877848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1433628877852 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433628877914 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1433628877991 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1433628878045 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1433628878045 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1433628878098 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1433628885400 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "627 EC " "Packed 627 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433628885454 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 DSP block output " "Packed 1 registers into blocks of type DSP block output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1433628885454 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1433628885454 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blkSERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68116 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885658 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk0\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk0SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68145 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk1\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk1SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68174 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk2\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk2SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68203 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk3\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk3SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68232 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk4\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk4SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68261 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk5\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk5SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68290 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk6\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk6SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68319 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk7\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk7SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68348 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk8\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk8SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68377 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885659 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk9\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk9SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68406 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk10\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk10SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68435 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk11\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk11SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68464 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk12\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk12SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68493 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk13\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk13SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68522 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk14\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk14SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68551 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk15\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk15SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68580 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk16\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk16SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68609 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk17\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk17SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68638 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk18\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk18SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68667 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk19\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk19SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68696 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885660 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk20\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk20SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68725 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885661 ""}
{ "Info" "IFOCT_OCT_CREATED_LOGIC_BLOCK" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21 " "Created on-chip termination logic block \"DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|altera_mem_if_oct_stratixiv:oct0\|sd1a_0~_s2p_logic_blk21\" " {  } { { "DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 86 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DE4_QSYS:u0|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif|altera_mem_if_oct_stratixiv:oct0|sd1a_0~_s2p_logic_blk21SERIES_TERMINATION_CONTROL0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 68754 9224 9983 0}  }  } }  } 0 174064 "Created on-chip termination logic block \"%1!s!\" " 0 0 "Fitter" 0 -1 1433628885661 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN" "" "Ignored I/O standard assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[0\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[0\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SA\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_SA\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SCL " "Ignored I/O standard assignment to node \"M2_DDR2_SCL\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_SDA " "Ignored I/O standard assignment to node \"M2_DDR2_SDA\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[14\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[14\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_addr\[15\] " "Ignored I/O standard assignment to node \"M2_DDR2_addr\[15\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cke\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cke\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_cs_n\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rdn " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rdn\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_oct_rup " "Ignored I/O standard assignment to node \"M2_DDR2_oct_rup\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""} { "Warning" "WCUT_CUT_UNATTACHED_IO_STANDARD_ASGN_SUB" "M2_DDR2_odt\[1\] " "Ignored I/O standard assignment to node \"M2_DDR2_odt\[1\]\"" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15710 "Ignored I/O standard assignment to node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1433628886779 ""}  } {  } 0 15709 "Ignored I/O standard assignments to the following nodes" 0 0 "Fitter" 0 -1 1433628886779 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[0\] " "Node \"M2_DDR2_SA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SA\[1\] " "Node \"M2_DDR2_SA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SCL " "Node \"M2_DDR2_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_SDA " "Node \"M2_DDR2_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[0\] " "Node \"M2_DDR2_addr\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[10\] " "Node \"M2_DDR2_addr\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[11\] " "Node \"M2_DDR2_addr\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[12\] " "Node \"M2_DDR2_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[13\] " "Node \"M2_DDR2_addr\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[14\] " "Node \"M2_DDR2_addr\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[15\] " "Node \"M2_DDR2_addr\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[1\] " "Node \"M2_DDR2_addr\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[2\] " "Node \"M2_DDR2_addr\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[3\] " "Node \"M2_DDR2_addr\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[4\] " "Node \"M2_DDR2_addr\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[5\] " "Node \"M2_DDR2_addr\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[6\] " "Node \"M2_DDR2_addr\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[7\] " "Node \"M2_DDR2_addr\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[8\] " "Node \"M2_DDR2_addr\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_addr\[9\] " "Node \"M2_DDR2_addr\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_addr\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[0\] " "Node \"M2_DDR2_ba\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[1\] " "Node \"M2_DDR2_ba\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ba\[2\] " "Node \"M2_DDR2_ba\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ba\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cas_n " "Node \"M2_DDR2_cas_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cas_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[0\] " "Node \"M2_DDR2_cke\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cke\[1\] " "Node \"M2_DDR2_cke\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cke\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[0\] " "Node \"M2_DDR2_clk\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk\[1\] " "Node \"M2_DDR2_clk\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[0\] " "Node \"M2_DDR2_clk_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_clk_n\[1\] " "Node \"M2_DDR2_clk_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_clk_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[0\] " "Node \"M2_DDR2_cs_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_cs_n\[1\] " "Node \"M2_DDR2_cs_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_cs_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[0\] " "Node \"M2_DDR2_dm\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[1\] " "Node \"M2_DDR2_dm\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[2\] " "Node \"M2_DDR2_dm\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[3\] " "Node \"M2_DDR2_dm\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[4\] " "Node \"M2_DDR2_dm\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[5\] " "Node \"M2_DDR2_dm\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[6\] " "Node \"M2_DDR2_dm\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dm\[7\] " "Node \"M2_DDR2_dm\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dm\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[0\] " "Node \"M2_DDR2_dq\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[10\] " "Node \"M2_DDR2_dq\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[11\] " "Node \"M2_DDR2_dq\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[12\] " "Node \"M2_DDR2_dq\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[13\] " "Node \"M2_DDR2_dq\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[14\] " "Node \"M2_DDR2_dq\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[15\] " "Node \"M2_DDR2_dq\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[16\] " "Node \"M2_DDR2_dq\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[17\] " "Node \"M2_DDR2_dq\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[18\] " "Node \"M2_DDR2_dq\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[19\] " "Node \"M2_DDR2_dq\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[1\] " "Node \"M2_DDR2_dq\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[20\] " "Node \"M2_DDR2_dq\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[21\] " "Node \"M2_DDR2_dq\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[22\] " "Node \"M2_DDR2_dq\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[23\] " "Node \"M2_DDR2_dq\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[24\] " "Node \"M2_DDR2_dq\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[25\] " "Node \"M2_DDR2_dq\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[26\] " "Node \"M2_DDR2_dq\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[27\] " "Node \"M2_DDR2_dq\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[28\] " "Node \"M2_DDR2_dq\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[29\] " "Node \"M2_DDR2_dq\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[2\] " "Node \"M2_DDR2_dq\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[30\] " "Node \"M2_DDR2_dq\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[31\] " "Node \"M2_DDR2_dq\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[32\] " "Node \"M2_DDR2_dq\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[33\] " "Node \"M2_DDR2_dq\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[34\] " "Node \"M2_DDR2_dq\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[35\] " "Node \"M2_DDR2_dq\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[36\] " "Node \"M2_DDR2_dq\[36\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[36\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[37\] " "Node \"M2_DDR2_dq\[37\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[37\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[38\] " "Node \"M2_DDR2_dq\[38\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[38\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[39\] " "Node \"M2_DDR2_dq\[39\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[39\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[3\] " "Node \"M2_DDR2_dq\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[40\] " "Node \"M2_DDR2_dq\[40\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[40\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[41\] " "Node \"M2_DDR2_dq\[41\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[41\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[42\] " "Node \"M2_DDR2_dq\[42\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[42\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[43\] " "Node \"M2_DDR2_dq\[43\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[43\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[44\] " "Node \"M2_DDR2_dq\[44\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[44\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[45\] " "Node \"M2_DDR2_dq\[45\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[45\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[46\] " "Node \"M2_DDR2_dq\[46\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[46\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[47\] " "Node \"M2_DDR2_dq\[47\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[47\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[48\] " "Node \"M2_DDR2_dq\[48\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[48\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[49\] " "Node \"M2_DDR2_dq\[49\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[49\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[4\] " "Node \"M2_DDR2_dq\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[50\] " "Node \"M2_DDR2_dq\[50\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[50\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[51\] " "Node \"M2_DDR2_dq\[51\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[51\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[52\] " "Node \"M2_DDR2_dq\[52\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[52\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[53\] " "Node \"M2_DDR2_dq\[53\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[53\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[54\] " "Node \"M2_DDR2_dq\[54\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[54\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[55\] " "Node \"M2_DDR2_dq\[55\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[55\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[56\] " "Node \"M2_DDR2_dq\[56\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[56\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[57\] " "Node \"M2_DDR2_dq\[57\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[57\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[58\] " "Node \"M2_DDR2_dq\[58\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[58\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[59\] " "Node \"M2_DDR2_dq\[59\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[59\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[5\] " "Node \"M2_DDR2_dq\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[60\] " "Node \"M2_DDR2_dq\[60\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[60\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[61\] " "Node \"M2_DDR2_dq\[61\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[61\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[62\] " "Node \"M2_DDR2_dq\[62\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[62\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[63\] " "Node \"M2_DDR2_dq\[63\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[63\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[6\] " "Node \"M2_DDR2_dq\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[7\] " "Node \"M2_DDR2_dq\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[8\] " "Node \"M2_DDR2_dq\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dq\[9\] " "Node \"M2_DDR2_dq\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dq\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[0\] " "Node \"M2_DDR2_dqs\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[1\] " "Node \"M2_DDR2_dqs\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[2\] " "Node \"M2_DDR2_dqs\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[3\] " "Node \"M2_DDR2_dqs\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[4\] " "Node \"M2_DDR2_dqs\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[5\] " "Node \"M2_DDR2_dqs\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[6\] " "Node \"M2_DDR2_dqs\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqs\[7\] " "Node \"M2_DDR2_dqs\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqs\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[0\] " "Node \"M2_DDR2_dqsn\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[1\] " "Node \"M2_DDR2_dqsn\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[2\] " "Node \"M2_DDR2_dqsn\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[3\] " "Node \"M2_DDR2_dqsn\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[4\] " "Node \"M2_DDR2_dqsn\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[5\] " "Node \"M2_DDR2_dqsn\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[6\] " "Node \"M2_DDR2_dqsn\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_dqsn\[7\] " "Node \"M2_DDR2_dqsn\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_dqsn\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rdn " "Node \"M2_DDR2_oct_rdn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_oct_rup " "Node \"M2_DDR2_oct_rup\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_oct_rup" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[0\] " "Node \"M2_DDR2_odt\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_odt\[1\] " "Node \"M2_DDR2_odt\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_odt\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_ras_n " "Node \"M2_DDR2_ras_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_ras_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "M2_DDR2_we_n " "Node \"M2_DDR2_we_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M2_DDR2_we_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1433628886780 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1433628886780 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:31 " "Fitter preparation operations ending: elapsed time is 00:00:31" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433628886787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1433628899696 ""}
{ "Warning" "WFITAPI_FITAPI_WARNING_WARN_USER_OF_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "582 " "Fitter has implemented the following 582 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1433628924046 ""}  } {  } 0 170052 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations" 0 0 "Fitter" 0 -1 1433628924046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_INFORM_USER_OF_CARE_PAUSED_READ_EQUIVALENT_LUTRAM_CONVERSION" "582 " "Fitter has implemented the following 582 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" { { "Info" "IFITAPI_FITAPI_INFO_ABOUT_AUTO_POWER_UP_EQUIVALENT_LUTRAM_CONVERSION" "" "For more information about RAMs, refer to the Fitter RAM Summary report." {  } {  } 0 170241 "For more information about RAMs, refer to the Fitter RAM Summary report." 0 0 "Quartus II" 0 -1 1433628924046 ""}  } {  } 0 170056 "Fitter has implemented the following %1!d! RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations" 0 0 "Fitter" 0 -1 1433628924046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:24 " "Fitter placement preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433628924046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1433628924287 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1433628972241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433628972241 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1433628981563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X81_Y47 X92_Y58 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X81_Y47 to location X92_Y58" {  } { { "loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X81_Y47 to location X92_Y58"} { { 11 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X81_Y47 to location X92_Y58"} 81 47 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1433629021711 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1433629021711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:56 " "Fitter routing operations ending: elapsed time is 00:00:56" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433629048128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1433629048144 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1433629048144 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "64.07 " "Total time spent on timing analysis during the Fitter is 64.07 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1433629065659 ""}
{ "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION" "" "The following delay chain settings have been changed for package skew compensation." { { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_clk\[0\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk\[0\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_clk\[1\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_clk\[1\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[2\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[2\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[3\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[3\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[4\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[4\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[5\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[5\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""} { "Info" "IFSAC_FSAC_PACKAGE_SKEW_COMPENSATION_SWITCH_SETTING" "D5 Delay Chain 0 1 M1_DDR2_dqs\[7\] " "D5 Delay Chain setting has changed from 0 to 1 on M1_DDR2_dqs\[7\]." {  } {  } 0 176712 "%1!s! setting has changed from %2!d! to %3!d! on %4!s!." 0 0 "Quartus II" 0 -1 1433629065669 ""}  } {  } 0 176713 "The following delay chain settings have been changed for package skew compensation." 0 0 "Fitter" 0 -1 1433629065669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433629065800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433629069014 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1433629069169 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1433629072191 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1433629079486 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1433629083913 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "6 " "Following 6 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "OSC_50_Bank5 3.0-V PCI-X AC6 " "Pin OSC_50_Bank5 uses I/O standard 3.0-V PCI-X at AC6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { OSC_50_Bank5 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OSC_50_Bank5" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 137 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OSC_50_Bank5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1019 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EXT_IO 3.0-V PCI-X AC11 " "Pin EXT_IO uses I/O standard 3.0-V PCI-X at AC11" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[3\] 3.0-V PCI-X AG8 " "Pin BUTTON\[3\] uses I/O standard 3.0-V PCI-X at AG8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 894 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[2\] 3.0-V PCI-X AG7 " "Pin BUTTON\[2\] uses I/O standard 3.0-V PCI-X at AG7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 893 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[1\] 3.0-V PCI-X AG5 " "Pin BUTTON\[1\] uses I/O standard 3.0-V PCI-X at AG5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 892 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "BUTTON\[0\] 3.0-V PCI-X AH5 " "Pin BUTTON\[0\] uses I/O standard 3.0-V PCI-X at AH5" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { BUTTON[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 146 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BUTTON[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 891 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1433629084155 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1433629084155 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "8 " "Following 8 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[0\] a permanently disabled " "Pin MAX_CONF_D\[0\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[1\] a permanently disabled " "Pin MAX_CONF_D\[1\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "MAX_CONF_D\[2\] a permanently disabled " "Pin MAX_CONF_D\[2\] has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "EXT_IO a permanently disabled " "Pin EXT_IO has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { EXT_IO } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EXT_IO" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 148 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EXT_IO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1024 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[0\] a permanently enabled " "Pin M1_DDR2_clk\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 916 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk\[1\] a permanently enabled " "Pin M1_DDR2_clk\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 156 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 917 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[0\] a permanently enabled " "Pin M1_DDR2_clk_n\[0\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk_n[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 157 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk_n[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 918 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "M1_DDR2_clk_n\[1\] a permanently enabled " "Pin M1_DDR2_clk_n\[1\] has a permanently enabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_clk_n[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_clk_n\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 157 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_clk_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 919 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1433629084155 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1433629084155 ""}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "13 " "Following 13 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[0\] GND " "Pin MAX_PLL_D\[0\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 880 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[1\] GND " "Pin MAX_PLL_D\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 881 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_PLL_D\[2\] GND " "Pin MAX_PLL_D\[2\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_PLL_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_PLL_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 133 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_PLL_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 882 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[14\] GND " "Pin M1_DDR2_addr\[14\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_addr[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[14\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 909 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_addr\[15\] GND " "Pin M1_DDR2_addr\[15\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_addr[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_addr\[15\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 152 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 910 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cke\[1\] GND " "Pin M1_DDR2_cke\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_cke[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cke\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 155 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_cke[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 915 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_cs_n\[1\] GND " "Pin M1_DDR2_cs_n\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_cs_n[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_cs_n\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 158 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_cs_n[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 921 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_odt\[1\] GND " "Pin M1_DDR2_odt\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_odt[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_odt\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 163 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_odt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1011 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[0\] GND " "Pin M1_DDR2_SA\[0\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_SA[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_SA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1012 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "M1_DDR2_SA\[1\] GND " "Pin M1_DDR2_SA\[1\] has GND driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_SA[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_SA\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 165 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_SA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1013 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[0\] VCC " "Pin MAX_CONF_D\[0\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 877 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[1\] VCC " "Pin MAX_CONF_D\[1\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 878 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "MAX_CONF_D\[2\] VCC " "Pin MAX_CONF_D\[2\] has VCC driving its datain port" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MAX_CONF_D[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX_CONF_D\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 132 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MAX_CONF_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 879 9224 9983 0}  }  } }  } 0 169070 "Pin %1!s! has %2!s! driving its datain port" 0 0 "Quartus II" 0 -1 1433629084156 ""}  } {  } 0 169069 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1433629084156 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[12\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[12\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[12\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 942 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[8\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[8\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[8\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 938 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[15\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[15\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[15\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 945 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[13\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[13\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[13\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 943 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[11\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[11\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[11\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 941 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[9\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[9\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[9\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 939 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1003 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[14\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[14\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[14\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 944 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[10\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[10\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[10\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 940 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[1\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[1\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 995 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[4\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[44\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[44\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[44] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[44\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 974 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[40\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[40\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[40] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[40\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 970 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[47\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[47\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[47] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[47\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 977 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[45\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[45\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[45] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[45\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 975 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1007 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[43\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[43\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[43] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[43\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 973 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[41\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[41\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[41] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[41\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 971 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[46\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[46\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[46] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[46\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 976 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[5\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[5\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 999 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[42\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[42\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[42] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[42\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 972 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_bar_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1006 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[35\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[35\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[35] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[35\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 965 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[38\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[38\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[38] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[38\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 968 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[36\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[36\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[36] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[36\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 966 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[4\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[4\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 998 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[34\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[34\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[34] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[34\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 964 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[32\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[32\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[32] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[32\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 962 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[39\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[39\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[39] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[39\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 969 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[37\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[37\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[37] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[37\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 967 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[33\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[33\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[33] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[33\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 963 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[3\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[3\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[3\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[3\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 933 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1002 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[6\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[6\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 936 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[4\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[4\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[4\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 934 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[2\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[2\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 932 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[0\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[0\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 930 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[0\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[0\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[0\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 994 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[7\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[7\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 937 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[5\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[5\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[5\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 935 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[1\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[1\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[1\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 931 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|delayed_os_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 997 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[26\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[26\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[26\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 956 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[24\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[24\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[24\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 954 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[31\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[31\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[31] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[31\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 961 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[29\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[29\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[29] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[29\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 959 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[27\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[27\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[27\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 957 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[3\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[3\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[3\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1005 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[25\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[25\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[25\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 955 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[30\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[30\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[30] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[30\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 960 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[28\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[28\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[28] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[28\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 958 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[2\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[2\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[58\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[58\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[58] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[58\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[58] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 988 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[56\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[56\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[56] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[56\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[56] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 986 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[63\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[63\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[63] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[63\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[63] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 993 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1009 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[61\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[61\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[61] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[61\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[61] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 991 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[59\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[59\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[59] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[59\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[59] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 989 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[57\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[57\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[57] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[57\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[57] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 987 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[7\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[7\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[7\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1001 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[62\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[62\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[62] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[62\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[62] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 992 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[60\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[60\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[60] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[60\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[60] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 990 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[17\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[17\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[17\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 947 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[22\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[22\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[22\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 952 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[20\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[20\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[20\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 950 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[18\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[18\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[18\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 948 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 996 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[16\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[16\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[16\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 946 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[23\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[23\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[23\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 953 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[21\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[21\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[21\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 951 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[19\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[19\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[19\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 949 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[2\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[2\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[2\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1004 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct " "Following pins have the same dynamic on-chip termination control: DE4_QSYS:u0\|DE4_QSYS_mem_if_ddr2_emif:mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0:p0\|DE4_QSYS_mem_if_ddr2_emif_p0_memphy:umemphy\|DE4_QSYS_mem_if_ddr2_emif_p0_new_io_pads:uio_pads\|DE4_QSYS_mem_if_ddr2_emif_p0_altdqdqs:dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_ddio_3reg_stratixiv:altdq_dqs2_inst\|pad_gen\[1\].delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[49\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[49\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[49] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[49\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 979 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[54\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[54\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[54] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[54\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 984 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqs\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqs\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqs[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqs\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 161 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqs[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1000 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[52\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[52\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[52] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[52\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 982 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[50\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[50\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[50] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[50\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 980 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[48\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[48\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[48] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[48\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 978 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[55\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[55\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[55] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[55\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 985 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dqsn\[6\] Differential 1.8-V SSTL Class I " "Type bi-directional pin M1_DDR2_dqsn\[6\] uses the Differential 1.8-V SSTL Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dqsn[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dqsn\[6\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 162 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dqsn[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 1008 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[53\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[53\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[53] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[53\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 983 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""} { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional M1_DDR2_dq\[51\] SSTL-18 Class I " "Type bi-directional pin M1_DDR2_dq\[51\] uses the SSTL-18 Class I I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { M1_DDR2_dq[51] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "M1_DDR2_dq\[51\]" } } } } { "de4_ddr2.v" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/de4_ddr2.v" 160 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { M1_DDR2_dq[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/fpl16/DE4_DDR2_UniPHY/" { { 0 { 0 ""} 0 981 9224 9983 0}  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Quartus II" 0 -1 1433629084158 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1433629084158 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.fit.smsg " "Generated suppressed messages file D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1433629089790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2429 " "Peak virtual memory: 2429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433629096891 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 23:18:16 2015 " "Processing ended: Sat Jun 06 23:18:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433629096891 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:05 " "Elapsed time: 00:04:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433629096891 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:35 " "Total CPU time (on all processors): 00:05:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433629096891 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1433629096891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1433629101967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433629101967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 23:18:21 2015 " "Processing started: Sat Jun 06 23:18:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433629101967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1433629101967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1433629101967 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1433629121744 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1433629122798 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433629134455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 23:18:54 2015 " "Processing ended: Sat Jun 06 23:18:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433629134455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433629134455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433629134455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1433629134455 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1433629136278 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1433629139540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1433629139541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 23:18:58 2015 " "Processing started: Sat Jun 06 23:18:58 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1433629139541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1433629139541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE4_DDR2 -c DE4_DDR2 " "Command: quartus_sta DE4_DDR2 -c DE4_DDR2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1433629139541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1433629139628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1433629140910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433629141100 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1433629141100 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_avalon_st_clock_crosser " "Entity altera_avalon_st_clock_crosser" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\] " "set_false_path -from \[get_registers *altera_avalon_st_clock_crosser:*\|in_data_buffer*\] -to \[get_registers *altera_avalon_st_clock_crosser:*\|out_data_buffer*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1433629144105 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1433629144105 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433629144534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "altera_reset_controller.sdc 17 *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr pin " "Ignored filter at altera_reset_controller.sdc(17): *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr could not be matched with a pin" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1433629144574 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path altera_reset_controller.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at altera_reset_controller.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\] " "set_false_path -to \[get_pins -compatibility_mode -nocase *\|alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain*\|aclr\]" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433629144575 ""}  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_QSYS/synthesis/submodules/altera_reset_controller.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1433629144575 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_nios2_qsys.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433629144614 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433629144728 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1433629144732 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1433629144733 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629146083 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Quartus II" 0 0 1433629146792 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc " "Reading SDC File: 'DE4_QSYS/synthesis/submodules/DE4_QSYS_mem_if_ddr2_emif_p0_sequencer_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433629146794 ""}
{ "Info" "ISTA_SDC_FOUND" "DE4_DDR2.sdc " "Reading SDC File: 'DE4_DDR2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1433629146795 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE4_DDR2.sdc 9 Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated. " "Ignored create_clock at DE4_DDR2.sdc(9): Incorrect assignment for clock.  Source node: OSC_50_Bank3 already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated." { { "Info" "ISTA_SDC_COMMAND" "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\] " "create_clock -name CLK_M1 -period \"50 MHZ\" \[get_ports OSC_50_Bank3\]" {  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1433629146796 ""}  } { { "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" "" { Text "D:/Projects/fpl16/DE4_DDR2_UniPHY/DE4_DDR2.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1433629146796 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[4\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " " You called derive_pll_clocks. User-defined clock found on pll: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1433629146801 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629147762 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433629147762 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433629148483 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629148483 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629148523 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629148523 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1433629148528 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Quartus II" 0 0 1433629148626 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433629149271 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433629149271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.273 " "Worst-case setup slack is -0.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273       -10.249 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "   -0.273       -10.249 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193         0.000 M1_DDR2_clk\[1\]  " "    0.193         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.196         0.000 M1_DDR2_clk\[0\]  " "    0.196         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.669         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.671         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.362         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    1.362         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.062         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    2.062         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.915         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    4.915         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.452         0.000 OSC_50_Bank3  " "   14.452         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.807         0.000 altera_reserved_tck  " "   47.807         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629149273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.194 " "Worst-case hold slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 altera_reserved_tck  " "    0.194         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197         0.000 OSC_50_Bank3  " "    0.197         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.204         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.241         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.241         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.245         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.245         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.248         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    0.248         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.355         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.587         0.000 M1_DDR2_clk\[0\]  " "    0.587         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.589         0.000 M1_DDR2_clk\[1\]  " "    0.589         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.325         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    1.325         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629149411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.609 " "Worst-case recovery slack is 0.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.609         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.609         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.245         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.245         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.140         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    6.140         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.014         0.000 OSC_50_Bank3  " "   12.014         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.425         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "   37.425         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.483         0.000 altera_reserved_tck  " "   48.483         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629149453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.476 " "Worst-case removal slack is 0.476" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.476         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558         0.000 altera_reserved_tck  " "    0.558         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.680         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.729         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.729         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.127         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    3.127         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.004         0.000 OSC_50_Bank3  " "    6.004         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629149496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.466 " "Worst-case minimum pulse width slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.466         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.613         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.636         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk  " "    0.636         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.717         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.882         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    1.882         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    4.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.457         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk  " "    4.457         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.964         0.000 OSC_50_Bank3  " "    8.964         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.328         0.000 altera_reserved_tck  " "   49.328         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629149513 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.053 ns " "Worst Case Available Settling Time: 6.053 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629150090 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1433629150426 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629151782 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157938 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.193 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.193" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157965 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629157989 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.587 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.587" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158012 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.273 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.273" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158245 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.057 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.057" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158393 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.609 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.609" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158454 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.476 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.476" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629158515 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.193  0.587" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.193  0.587" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.443     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.443     --" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Warning" "0" "" "Core (Slow 900mV 85C Model)                        \| -0.273  0.057" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                        \| -0.273  0.057" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  0.609  0.476" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  0.609  0.476" 0 0 "Quartus II" 0 0 1433629158728 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.293  0.245" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.293  0.245" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  2.654  5.711" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  2.654  5.711" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.137  0.137" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.137  0.137" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1433629158729 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Quartus II" 0 0 1433629158880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1433629159035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1433629162652 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164012 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433629164012 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164023 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629164024 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629164064 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629164064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1433629164437 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1433629164437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.042 " "Worst-case setup slack is -0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.042        -0.104 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "   -0.042        -0.104 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180         0.000 M1_DDR2_clk\[1\]  " "    0.180         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 M1_DDR2_clk\[0\]  " "    0.183         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.682         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.883         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.374         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    1.374         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.229         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    2.229         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.154         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    5.154         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.782         0.000 OSC_50_Bank3  " "   14.782         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.874         0.000 altera_reserved_tck  " "   47.874         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629164459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.192 " "Worst-case hold slack is 0.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192         0.000 OSC_50_Bank3  " "    0.192         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 altera_reserved_tck  " "    0.194         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.194         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.235         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    0.243         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.384         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643         0.000 M1_DDR2_clk\[0\]  " "    0.643         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647         0.000 M1_DDR2_clk\[1\]  " "    0.647         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    1.346         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629164613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.794 " "Worst-case recovery slack is 0.794" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.794         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.432         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.365         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    6.365         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.408         0.000 OSC_50_Bank3  " "   12.408         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.551         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "   37.551         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.511         0.000 altera_reserved_tck  " "   48.511         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629164671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.459 " "Worst-case removal slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.459         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532         0.000 altera_reserved_tck  " "    0.532         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.664         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.719         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.935         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    2.935         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.614         0.000 OSC_50_Bank3  " "    5.614         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629164730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.473 " "Worst-case minimum pulse width slack is 0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.473         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.638         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.638         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk  " "    0.647         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.702         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.702         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.897         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    1.897         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    4.226         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.433         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk  " "    4.433         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.924         0.000 OSC_50_Bank3  " "    8.924         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.382         0.000 altera_reserved_tck  " "   49.382         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629164767 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 6.207 ns " "Worst Case Available Settling Time: 6.207 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629165072 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1433629165341 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629166686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.180" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168358 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168401 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.643 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.643" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168428 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (6 violated).  Worst case slack is -0.042 " "Report Timing: Found 10 setup paths (6 violated).  Worst case slack is -0.042" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168638 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.183 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.183" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168807 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.794 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 0.794" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168888 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.459 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.459" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629168961 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629169141 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433629169141 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|   0.18  0.643" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|   0.18  0.643" 0 0 "Quartus II" 0 0 1433629169141 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.469     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.469     --" 0 0 "Quartus II" 0 0 1433629169141 ""}
{ "Warning" "0" "" "Core (Slow 900mV 0C Model)                         \| -0.042  0.183" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                         \| -0.042  0.183" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  0.794  0.459" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  0.794  0.459" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.295  0.247" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.718  5.752" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.718  5.752" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.176  0.176" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.176  0.176" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Quartus II" 0 0 1433629169142 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Quartus II" 0 0 1433629169325 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|mem_if_ddr2_emif\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|mem_if_ddr2_emif\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170526 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1433629170526 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170537 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629170537 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|mem_if_ddr2_emif\|memphy_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Quartus II" 0 -1 1433629170576 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Quartus II" 0 -1 1433629170576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.136 " "Worst-case setup slack is 0.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 M1_DDR2_clk\[0\]  " "    0.136         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.136         0.000 M1_DDR2_clk\[1\]  " "    0.136         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.655         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.655         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.332         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    1.332         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.529         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.529         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.917         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    1.917         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.344         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    3.344         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.287         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    7.287         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.636         0.000 OSC_50_Bank3  " "   16.636         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.990         0.000 altera_reserved_tck  " "   48.990         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629170763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.101 " "Worst-case hold slack is 0.101" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101         0.000 altera_reserved_tck  " "    0.101         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.110         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115         0.000 OSC_50_Bank3  " "    0.115         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.132         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.133         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.135         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    0.135         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.679         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.828         0.000 M1_DDR2_clk\[0\]  " "    0.828         0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829         0.000 M1_DDR2_clk\[1\]  " "    0.829         0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.495         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    1.495         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629170935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 1.903 " "Worst-case recovery slack is 1.903" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    1.903         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.762         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    2.762         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.697         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    7.697         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.233         0.000 OSC_50_Bank3  " "   15.233         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.509         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "   38.509         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.477         0.000 altera_reserved_tck  " "   49.477         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629171013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.268 " "Worst-case removal slack is 0.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    0.268         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.287         0.000 altera_reserved_tck  " "    0.287         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    0.368         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.377         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    0.377         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    1.903         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.620         0.000 OSC_50_Bank3  " "    3.620         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629171098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.505 " "Worst-case minimum pulse width slack is 0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk  " "    0.505         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.711         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk  " "    0.711         0.000 u0\|mem_if_ddr2_emif\|memphy_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk  " "    0.841         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_mem_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.717         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk  " "    1.717         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.085         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk  " "    2.085         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_addr_cmd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock  " "    4.256         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_avl_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.650         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk  " "    4.650         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_afi_half_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock  " "    6.667         0.000 u0\|mem_if_ddr2_emif\|DE4_QSYS_mem_if_ddr2_emif_p0_pll_config_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.139         0.000 OSC_50_Bank3  " "    9.139         0.000 OSC_50_Bank3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.252         0.000 altera_reserved_tck  " "   49.252         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1433629171159 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 51 synchronizer chains. " "Report Metastability: Found 51 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 51 " "Number of Synchronizer Chains Found: 51" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.863 ns " "Worst Case Available Settling Time: 7.863 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1433629171498 ""}
{ "Info" "0" "" "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" {  } {  } 0 0 "Initializing DDR database for CORE DE4_QSYS_mem_if_ddr2_emif_p0" 0 0 "Quartus II" 0 0 1433629171840 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: DE4_QSYS_mem_if_ddr2_emif_p0 INSTANCE: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629173189 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174949 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.136 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.136" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629174973 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175036 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.828 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.828" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175061 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.655 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.655" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175281 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.104 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175455 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.903 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.903" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175557 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.268 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.268" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:mem_if_ddr2_emif\|*\}\] \[get_registers \{\{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:mem_if_ddr2_emif\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\} " "-panel_name \{u0\|mem_if_ddr2_emif Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1433629175650 ""}
{ "Info" "0" "" "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" {  } {  } 0 0 "Core: DE4_QSYS_mem_if_ddr2_emif_p0 - Instance: u0\|mem_if_ddr2_emif" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.136  0.828" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.136  0.828" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.515     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.515     --" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.655  0.104" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.655  0.104" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  1.903  0.268" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  1.903  0.268" 0 0 "Quartus II" 0 0 1433629175856 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "Quartus II" 0 0 1433629175857 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.299  6.135" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.299  6.135" 0 0 "Quartus II" 0 0 1433629175857 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.157  0.157" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.157  0.157" 0 0 "Quartus II" 0 0 1433629175857 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "Quartus II" 0 0 1433629175857 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "Quartus II" 0 0 1433629175857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433629177398 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1433629177401 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1205 " "Peak virtual memory: 1205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1433629178512 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 23:19:38 2015 " "Processing ended: Sat Jun 06 23:19:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1433629178512 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1433629178512 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1433629178512 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433629178512 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 713 s " "Quartus II Full Compilation was successful. 0 errors, 713 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1433629180229 ""}
