Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  9 16:45:49 2023
| Host         : LAPTOP-A0ISF6QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_rx_0/inst/r_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_rx_0/inst/r_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_rx_0/inst/r_current_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_tx_0/inst/r_current_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_tx_0/inst/r_current_state_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: design_1_i/uart_tx_0/inst/r_current_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.187        0.000                      0                 1404        0.093        0.000                      0                 1404        3.000        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
i_clk_sys                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  clk_out3_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_clk_sys                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       34.535        0.000                      0                  542        0.173        0.000                      0                  542       19.500        0.000                       0                   125  
  clk_out2_design_1_clk_wiz_0_0        4.187        0.000                      0                  753        0.093        0.000                      0                  753        4.500        0.000                       0                   132  
  clk_out3_design_1_clk_wiz_0_0       96.358        0.000                      0                   66        0.159        0.000                      0                   66       49.500        0.000                       0                    69  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0  clk_out1_design_1_clk_wiz_0_0        4.270        0.000                      0                   65        0.379        0.000                      0                   65  
clk_out3_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        7.052        0.000                      0                    7        0.298        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_clk_sys
  To Clock:  i_clk_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk_sys }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       34.535ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.535ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 0.580ns (11.763%)  route 4.351ns (88.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 f  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.516     1.516    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.124     1.640 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.834     2.474    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_36
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.490    37.976    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.098    37.452    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.009    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.009    
                         arrival time                          -2.474    
  -------------------------------------------------------------------
                         slack                                 34.535    

Slack (MET) :             34.778ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.686ns  (logic 0.580ns (12.376%)  route 4.106ns (87.624%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 f  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.623     1.623    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y8          LUT5 (Prop_lut5_I0_O)        0.124     1.747 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           0.483     2.230    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.488    37.974    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.549    
                         clock uncertainty           -0.098    37.450    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.007    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.007    
                         arrival time                          -2.230    
  -------------------------------------------------------------------
                         slack                                 34.778    

Slack (MET) :             34.854ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.478ns  (logic 0.456ns (10.182%)  route 4.022ns (89.818%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  design_1_i/data_gen_0/inst/ram_addr_reg[12]/Q
                         net (fo=31, routed)          4.022     2.022    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.479    37.965    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.540    
                         clock uncertainty           -0.098    37.441    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    36.875    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.875    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                 34.854    

Slack (MET) :             34.868ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 0.580ns (12.632%)  route 4.012ns (87.368%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 37.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 f  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.518     1.518    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/addrb[15]
    SLICE_X57Y17         LUT3 (Prop_lut3_I0_O)        0.124     1.642 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.493     2.135    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_40
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.484    37.970    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.545    
                         clock uncertainty           -0.098    37.446    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.003    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 34.868    

Slack (MET) :             34.921ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 0.580ns (12.783%)  route 3.957ns (87.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.032ns = ( 37.968 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.285     1.284    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y17         LUT5 (Prop_lut5_I1_O)        0.124     1.408 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           0.672     2.081    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.482    37.968    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.543    
                         clock uncertainty           -0.098    37.444    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.001    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.001    
                         arrival time                          -2.081    
  -------------------------------------------------------------------
                         slack                                 34.921    

Slack (MET) :             35.041ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.456ns (10.476%)  route 3.897ns (89.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.897     1.896    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[15]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.490    37.976    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.098    37.452    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    36.937    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.937    
                         arrival time                          -1.896    
  -------------------------------------------------------------------
                         slack                                 35.041    

Slack (MET) :             35.045ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_g_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.616ns  (logic 1.064ns (23.050%)  route 3.552ns (76.950%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 37.926 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.555    -2.464    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/Q
                         net (fo=7, routed)           1.061    -0.946    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.152    -0.794 r  design_1_i/vga_ctrl_0/inst/v_addr[5]_i_2/O
                         net (fo=2, routed)           0.763    -0.031    design_1_i/vga_ctrl_0/inst/v_addr[5]_i_2_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.332     0.301 r  design_1_i/vga_ctrl_0/inst/vga_r[3]_i_7/O
                         net (fo=13, routed)          1.174     1.475    design_1_i/vga_ctrl_0/inst/vga_r[3]_i_7_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.599 r  design_1_i/vga_ctrl_0/inst/vga_r[3]_i_1/O
                         net (fo=12, routed)          0.554     2.153    design_1_i/vga_ctrl_0/inst/vga_r[3]_i_1_n_0
    SLICE_X39Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.439    37.926    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X39Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[0]/C
                         clock pessimism             -0.425    37.500    
                         clock uncertainty           -0.098    37.402    
    SLICE_X39Y34         FDCE (Setup_fdce_C_CE)      -0.205    37.197    design_1_i/vga_ctrl_0/inst/vga_g_reg[0]
  -------------------------------------------------------------------
                         required time                         37.197    
                         arrival time                          -2.153    
  -------------------------------------------------------------------
                         slack                                 35.045    

Slack (MET) :             35.071ns  (required time - arrival time)
  Source:                 design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_r_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.606ns  (logic 1.064ns (23.102%)  route 3.542ns (76.898%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 37.928 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.555    -2.464    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.456    -2.008 r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]/Q
                         net (fo=7, routed)           1.061    -0.946    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[1]
    SLICE_X40Y30         LUT2 (Prop_lut2_I0_O)        0.152    -0.794 r  design_1_i/vga_ctrl_0/inst/v_addr[5]_i_2/O
                         net (fo=2, routed)           0.763    -0.031    design_1_i/vga_ctrl_0/inst/v_addr[5]_i_2_n_0
    SLICE_X39Y32         LUT6 (Prop_lut6_I1_O)        0.332     0.301 r  design_1_i/vga_ctrl_0/inst/vga_r[3]_i_7/O
                         net (fo=13, routed)          1.174     1.475    design_1_i/vga_ctrl_0/inst/vga_r[3]_i_7_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.599 r  design_1_i/vga_ctrl_0/inst/vga_r[3]_i_1/O
                         net (fo=12, routed)          0.543     2.142    design_1_i/vga_ctrl_0/inst/vga_r[3]_i_1_n_0
    SLICE_X40Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_r_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.441    37.928    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X40Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_r_reg[1]/C
                         clock pessimism             -0.411    37.516    
                         clock uncertainty           -0.098    37.418    
    SLICE_X40Y34         FDCE (Setup_fdce_C_CE)      -0.205    37.213    design_1_i/vga_ctrl_0/inst/vga_r_reg[1]
  -------------------------------------------------------------------
                         required time                         37.213    
                         arrival time                          -2.142    
  -------------------------------------------------------------------
                         slack                                 35.071    

Slack (MET) :             35.083ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.263ns  (logic 0.456ns (10.698%)  route 3.807ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.559    -2.460    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y34         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDCE (Prop_fdce_C_Q)         0.456    -2.004 r  design_1_i/data_gen_0/inst/ram_addr_reg[2]/Q
                         net (fo=30, routed)          3.807     1.803    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.490    37.976    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.425    37.551    
                         clock uncertainty           -0.098    37.452    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    36.886    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.886    
                         arrival time                          -1.803    
  -------------------------------------------------------------------
                         slack                                 35.083    

Slack (MET) :             35.103ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.359ns  (logic 0.580ns (13.304%)  route 3.779ns (86.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 37.972 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.562    -2.457    design_1_i/data_gen_0/inst/clk
    SLICE_X41Y37         FDCE                                         r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y37         FDCE (Prop_fdce_C_Q)         0.456    -2.001 r  design_1_i/data_gen_0/inst/ram_addr_reg[15]/Q
                         net (fo=37, routed)          3.438     1.438    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X48Y12         LUT5 (Prop_lut5_I2_O)        0.124     1.562 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__5/O
                         net (fo=1, routed)           0.341     1.903    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.486    37.972    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.425    37.547    
                         clock uncertainty           -0.098    37.448    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    37.005    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.005    
                         arrival time                          -1.903    
  -------------------------------------------------------------------
                         slack                                 35.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/data_disp_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_g_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.832%)  route 0.118ns (36.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.558    -0.571    design_1_i/data_gen_0/inst/clk
    SLICE_X42Y33         FDCE                                         r  design_1_i/data_gen_0/inst/data_disp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164    -0.407 r  design_1_i/data_gen_0/inst/data_disp_reg[5]/Q
                         net (fo=1, routed)           0.118    -0.289    design_1_i/vga_ctrl_0/inst/data_disp[5]
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.244 r  design_1_i/vga_ctrl_0/inst/vga_g[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/vga_ctrl_0/inst/vga_g[1]_i_1_n_0
    SLICE_X38Y33         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.825    -0.344    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X38Y33         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[1]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y33         FDCE (Hold_fdce_C_D)         0.121    -0.417    design_1_i/vga_ctrl_0/inst/vga_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/h_addr_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.556    -0.573    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X39Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[8]/Q
                         net (fo=9, routed)           0.122    -0.310    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[8]
    SLICE_X38Y31         LUT5 (Prop_lut5_I1_O)        0.045    -0.265 r  design_1_i/vga_ctrl_0/inst/h_addr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.265    design_1_i/vga_ctrl_0/inst/p_0_in[7]
    SLICE_X38Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/h_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X38Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/h_addr_reg[7]/C
                         clock pessimism             -0.215    -0.560    
    SLICE_X38Y31         FDCE (Hold_fdce_C_D)         0.120    -0.440    design_1_i/vga_ctrl_0/inst/h_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/data_disp_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_g_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.444%)  route 0.120ns (36.556%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.559    -0.570    design_1_i/data_gen_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  design_1_i/data_gen_0/inst/data_disp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  design_1_i/data_gen_0/inst/data_disp_reg[7]/Q
                         net (fo=1, routed)           0.120    -0.286    design_1_i/vga_ctrl_0/inst/data_disp[7]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  design_1_i/vga_ctrl_0/inst/vga_g[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/vga_ctrl_0/inst/vga_g[3]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.826    -0.343    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X38Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_g_reg[3]/C
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.120    -0.417    design_1_i/vga_ctrl_0/inst/vga_g_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/data_disp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_b_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.558    -0.571    design_1_i/data_gen_0/inst/clk
    SLICE_X40Y33         FDCE                                         r  design_1_i/data_gen_0/inst/data_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.430 r  design_1_i/data_gen_0/inst/data_disp_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.315    design_1_i/vga_ctrl_0/inst/data_disp[1]
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.045    -0.270 r  design_1_i/vga_ctrl_0/inst/vga_b[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    design_1_i/vga_ctrl_0/inst/vga_b[1]_i_1_n_0
    SLICE_X39Y33         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.825    -0.344    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X39Y33         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_b_reg[1]/C
                         clock pessimism             -0.195    -0.538    
    SLICE_X39Y33         FDCE (Hold_fdce_C_D)         0.091    -0.447    design_1_i/vga_ctrl_0/inst/vga_b_reg[1]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/v_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.118%)  route 0.104ns (35.882%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.556    -0.573    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X41Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.432 r  design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[2]/Q
                         net (fo=8, routed)           0.104    -0.328    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[2]
    SLICE_X40Y31         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  design_1_i/vga_ctrl_0/inst/v_addr[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.283    design_1_i/vga_ctrl_0/inst/v_addr[4]_i_1_n_0
    SLICE_X40Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/v_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.824    -0.345    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X40Y31         FDCE                                         r  design_1_i/vga_ctrl_0/inst/v_addr_reg[4]/C
                         clock pessimism             -0.216    -0.560    
    SLICE_X40Y31         FDCE (Hold_fdce_C_D)         0.092    -0.468    design_1_i/vga_ctrl_0/inst/v_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.128ns (67.800%)  route 0.061ns (32.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.556    -0.573    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.061    -0.385    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)        -0.007    -0.580    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/data_disp_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/vga_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.548%)  route 0.161ns (43.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.559    -0.570    design_1_i/data_gen_0/inst/clk
    SLICE_X42Y34         FDCE                                         r  design_1_i/data_gen_0/inst/data_disp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164    -0.406 r  design_1_i/data_gen_0/inst/data_disp_reg[8]/Q
                         net (fo=1, routed)           0.161    -0.246    design_1_i/vga_ctrl_0/inst/data_disp[8]
    SLICE_X38Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.201 r  design_1_i/vga_ctrl_0/inst/vga_r[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    design_1_i/vga_ctrl_0/inst/vga_r[0]_i_1_n_0
    SLICE_X38Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.826    -0.343    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X38Y34         FDCE                                         r  design_1_i/vga_ctrl_0/inst/vga_r_reg[0]/C
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y34         FDCE (Hold_fdce_C_D)         0.121    -0.416    design_1_i/vga_ctrl_0/inst/vga_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/vga_ctrl_0/inst/hsync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.187ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.555    -0.574    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X39Y30         FDCE                                         r  design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDCE (Prop_fdce_C_Q)         0.141    -0.433 r  design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[5]/Q
                         net (fo=9, routed)           0.175    -0.258    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[5]
    SLICE_X38Y30         LUT3 (Prop_lut3_I1_O)        0.046    -0.212 r  design_1_i/vga_ctrl_0/inst/hsync_i_2/O
                         net (fo=1, routed)           0.000    -0.212    design_1_i/vga_ctrl_0/inst/hsync_1
    SLICE_X38Y30         FDPE                                         r  design_1_i/vga_ctrl_0/inst/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.822    -0.347    design_1_i/vga_ctrl_0/inst/clk
    SLICE_X38Y30         FDPE                                         r  design_1_i/vga_ctrl_0/inst/hsync_reg/C
                         clock pessimism             -0.215    -0.561    
    SLICE_X38Y30         FDPE (Hold_fdpe_C_D)         0.133    -0.428    design_1_i/vga_ctrl_0/inst/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.696%)  route 0.122ns (46.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.556    -0.573    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.122    -0.311    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.046    -0.527    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.775%)  route 0.124ns (49.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.556    -0.573    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y27         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.124    -0.321    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.228    -0.573    
    SLICE_X48Y27         FDRE (Hold_fdre_C_D)         0.017    -0.556    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y11    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y12    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y6     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y8     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y1     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y10    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y11    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y7     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y25    design_1_i/data_gen_0/inst/data_disp_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y25    design_1_i/data_gen_0/inst/data_disp_r_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    design_1_i/data_gen_0/inst/data_disp_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y30    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y30    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y30    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y30    design_1_i/vga_ctrl_0/inst/cnt_h_addr_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X41Y32    design_1_i/vga_ctrl_0/inst/cnt_v_addr_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X54Y23    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_41_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y27    design_1_i/data_gen_0/inst/data_disp_r_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X40Y32    design_1_i/data_gen_0/inst/data_disp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X50Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y27    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.518ns (9.990%)  route 4.667ns (90.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 7.974 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[14]/Q
                         net (fo=30, routed)          4.667     2.718    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488     7.974    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.425     7.549    
                         clock uncertainty           -0.077     7.471    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.905    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.905    
                         arrival time                          -2.718    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.847ns  (logic 0.518ns (10.687%)  route 4.329ns (89.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 7.976 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[14]/Q
                         net (fo=30, routed)          4.329     2.380    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.490     7.976    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.425     7.551    
                         clock uncertainty           -0.077     7.473    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.907    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.907    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.710ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.642ns (13.441%)  route 4.134ns (86.559%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 7.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.792     1.843    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y17         LUT2 (Prop_lut2_I0_O)        0.124     1.967 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_37/O
                         net (fo=1, routed)           0.342     2.310    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_33
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.479     7.965    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.425     7.540    
                         clock uncertainty           -0.077     7.462    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.019    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          7.019    
                         arrival time                          -2.310    
  -------------------------------------------------------------------
                         slack                                  4.710    

Slack (MET) :             4.866ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.509ns  (logic 0.518ns (11.488%)  route 3.991ns (88.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.023ns = ( 7.977 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.425ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[14]/Q
                         net (fo=30, routed)          3.991     2.042    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.491     7.977    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.425     7.552    
                         clock uncertainty           -0.077     7.474    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.908    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.908    
                         arrival time                          -2.042    
  -------------------------------------------------------------------
                         slack                                  4.866    

Slack (MET) :             4.896ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.510ns  (logic 0.642ns (14.236%)  route 3.868ns (85.764%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.375     1.426    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y52         LUT2 (Prop_lut2_I0_O)        0.124     1.550 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.493     2.043    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_30
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.479     7.966    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.077     7.383    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     6.940    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.940    
                         arrival time                          -2.043    
  -------------------------------------------------------------------
                         slack                                  4.896    

Slack (MET) :             4.907ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.376ns  (logic 0.518ns (11.837%)  route 3.858ns (88.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[12]/Q
                         net (fo=31, routed)          3.858     1.909    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[12]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.479     7.966    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.077     7.383    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     6.817    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -1.909    
  -------------------------------------------------------------------
                         slack                                  4.907    

Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.456ns (11.348%)  route 3.562ns (88.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.550    -2.469    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.456    -2.013 r  design_1_i/uart_rx_0/inst/dout_reg[3]/Q
                         net (fo=16, routed)          3.562     1.550    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.477     7.964    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     7.458    
                         clock uncertainty           -0.077     7.381    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737     6.644    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.644    
                         arrival time                          -1.550    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.112ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.518ns (12.419%)  route 3.653ns (87.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 7.966 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[14]/Q
                         net (fo=30, routed)          3.653     1.704    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[14]
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.479     7.966    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.505     7.460    
                         clock uncertainty           -0.077     7.383    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566     6.817    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                          6.817    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                  5.112    

Slack (MET) :             5.126ns  (required time - arrival time)
  Source:                 design_1_i/data_gen_0/inst/addra_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.518ns (12.466%)  route 3.637ns (87.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    -2.467    design_1_i/data_gen_0/inst/f_clk
    SLICE_X38Y29         FDCE                                         r  design_1_i/data_gen_0/inst/addra_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518    -1.949 r  design_1_i/data_gen_0/inst/addra_reg[13]/Q
                         net (fo=30, routed)          3.637     1.689    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.477     7.964    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.505     7.458    
                         clock uncertainty           -0.077     7.381    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566     6.815    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          6.815    
                         arrival time                          -1.689    
  -------------------------------------------------------------------
                         slack                                  5.126    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.419ns (11.082%)  route 3.362ns (88.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 7.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.550    -2.469    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.419    -2.050 r  design_1_i/uart_rx_0/inst/dout_reg[7]/Q
                         net (fo=17, routed)          3.362     1.312    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.477     7.964    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.505     7.458    
                         clock uncertainty           -0.077     7.381    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.912     6.469    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.469    
                         arrival time                          -1.312    
  -------------------------------------------------------------------
                         slack                                  5.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.530%)  route 0.306ns (68.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.563    -0.566    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X57Y16         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  design_1_i/uart_rx_0/inst/dout_reg[9]/Q
                         net (fo=2, routed)           0.306    -0.119    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.874    -0.294    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.214    -0.508    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.212    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/byte_cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/dout_vld_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.889%)  route 0.101ns (35.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.348ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X43Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/byte_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  design_1_i/uart_rx_0/inst/byte_cnt_reg[0]/Q
                         net (fo=3, routed)           0.101    -0.335    design_1_i/uart_rx_0/inst/byte_cnt[0]
    SLICE_X42Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.290 r  design_1_i/uart_rx_0/inst/end_byte_cnt/O
                         net (fo=1, routed)           0.000    -0.290    design_1_i/uart_rx_0/inst/end_byte_cnt__0
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.821    -0.348    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
                         clock pessimism             -0.216    -0.563    
    SLICE_X42Y28         FDCE (Hold_fdce_C_D)         0.120    -0.443    design_1_i/uart_rx_0/inst/dout_vld_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/r_data_rcv_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X33Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[3]/Q
                         net (fo=2, routed)           0.125    -0.310    design_1_i/uart_rx_0/inst/r_data_rcv[3]
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.819    -0.350    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/C
                         clock pessimism             -0.195    -0.544    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.076    -0.468    design_1_i/uart_rx_0/inst/o_uart_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/r_data_rcv_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.888%)  route 0.147ns (51.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X31Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[0]/Q
                         net (fo=1, routed)           0.147    -0.288    design_1_i/uart_rx_0/inst/r_data_rcv[0]
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.819    -0.350    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/C
                         clock pessimism             -0.195    -0.544    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.085    -0.459    design_1_i/uart_rx_0/inst/o_uart_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.993%)  route 0.423ns (75.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.567    -0.562    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X57Y42         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.421 r  design_1_i/uart_rx_0/inst/dout_reg[15]/Q
                         net (fo=2, routed)           0.423     0.002    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.880    -0.288    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.214    -0.502    
    RAMB36_X2Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.206    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                           0.002    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/dout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.928%)  route 0.105ns (39.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.552    -0.577    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  design_1_i/uart_rx_0/inst/o_uart_data_reg[0]/Q
                         net (fo=1, routed)           0.105    -0.308    design_1_i/uart_rx_0/inst/o_uart_data[0]
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.819    -0.350    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[0]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.046    -0.518    design_1_i/uart_rx_0/inst/dout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.562    -0.567    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDCE (Prop_fdce_C_Q)         0.128    -0.439 r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/Q
                         net (fo=1, routed)           0.086    -0.354    design_1_i/uart_tx_0/inst/r_data_tx_reg_n_0_[4]
    SLICE_X31Y41         LUT2 (Prop_lut2_I1_O)        0.104    -0.250 r  design_1_i/uart_tx_0/inst/r_data_tx[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/uart_tx_0/inst/p_1_in[3]
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/C
                         clock pessimism             -0.230    -0.567    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.107    -0.460    design_1_i/uart_tx_0/inst/r_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/dout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.256%)  route 0.108ns (39.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.552    -0.577    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.413 r  design_1_i/uart_rx_0/inst/o_uart_data_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.305    design_1_i/uart_rx_0/inst/o_uart_data[3]
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.819    -0.350    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X35Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_reg[3]/C
                         clock pessimism             -0.215    -0.564    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.047    -0.517    design_1_i/uart_rx_0/inst/dout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/uart_tx_0/inst/i_data_tx_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.189ns (56.215%)  route 0.147ns (43.785%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.562    -0.567    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y40         FDCE                                         r  design_1_i/uart_tx_0/inst/i_data_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  design_1_i/uart_tx_0/inst/i_data_tx_reg[0]/Q
                         net (fo=3, routed)           0.147    -0.279    design_1_i/uart_tx_0/inst/i_data_tx[0]
    SLICE_X31Y41         LUT2 (Prop_lut2_I0_O)        0.048    -0.231 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_2_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/C
                         clock pessimism             -0.214    -0.551    
    SLICE_X31Y41         FDCE (Hold_fdce_C_D)         0.107    -0.444    design_1_i/uart_tx_0/inst/r_data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/r_data_rcv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/uart_rx_0/inst/o_uart_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.770%)  route 0.181ns (56.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.350ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X33Y27         FDCE                                         r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.435 r  design_1_i/uart_rx_0/inst/r_data_rcv_reg[7]/Q
                         net (fo=2, routed)           0.181    -0.254    design_1_i/uart_rx_0/inst/r_data_rcv[7]
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.819    -0.350    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X34Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/o_uart_data_reg[7]/C
                         clock pessimism             -0.195    -0.544    
    SLICE_X34Y28         FDCE (Hold_fdce_C_D)         0.064    -0.480    design_1_i/uart_rx_0/inst/o_uart_data_reg[7]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7     design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X65Y44    design_1_i/speed_select_0/inst/parity_type_status_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y25    design_1_i/uart_rx_0/inst/baud_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X33Y25    design_1_i/uart_rx_0/inst/baud_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25    design_1_i/uart_rx_0/inst/baud_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25    design_1_i/uart_rx_0/inst/baud_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X32Y25    design_1_i/uart_rx_0/inst/baud_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y28    design_1_i/uart_rx_0/inst/dout_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47    design_1_i/uart_rx_0/inst/dout_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X48Y47    design_1_i/uart_rx_0/inst/dout_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y42    design_1_i/uart_rx_0/inst/dout_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y26    design_1_i/data_gen_0/inst/addra_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y28    design_1_i/data_gen_0/inst/addra_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y28    design_1_i/data_gen_0/inst/addra_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y28    design_1_i/data_gen_0/inst/addra_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y28    design_1_i/data_gen_0/inst/addra_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y29    design_1_i/data_gen_0/inst/addra_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y29    design_1_i/data_gen_0/inst/addra_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y29    design_1_i/data_gen_0/inst/addra_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y29    design_1_i/data_gen_0/inst/addra_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X38Y26    design_1_i/data_gen_0/inst/addra_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out3_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       96.358ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.358ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[38]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.828ns (23.141%)  route 2.750ns (76.859%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.451ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.568    -2.451    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y41         FDCE (Prop_fdce_C_Q)         0.456    -1.995 f  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[38]/Q
                         net (fo=2, routed)           1.143    -0.852    design_1_i/speed_select_0/inst/p_0_in[39]
    SLICE_X13Y41         LUT6 (Prop_lut6_I5_O)        0.124    -0.728 r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse[0]_i_8/O
                         net (fo=1, routed)           0.811     0.083    design_1_i/speed_select_0/inst/tx_send_vaild_pulse[0]_i_8_n_0
    SLICE_X13Y40         LUT6 (Prop_lut6_I0_O)        0.124     0.207 r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse[0]_i_5/O
                         net (fo=1, routed)           0.796     1.004    design_1_i/speed_select_0/inst/tx_send_vaild_pulse[0]_i_5_n_0
    SLICE_X14Y39         LUT4 (Prop_lut4_I3_O)        0.124     1.128 r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse[0]_i_1/O
                         net (fo=1, routed)           0.000     1.128    design_1_i/speed_select_0/inst/tx_send_vaild_pulse__0[0]
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/C
                         clock pessimism             -0.411    97.523    
                         clock uncertainty           -0.115    97.408    
    SLICE_X14Y39         FDCE (Setup_fdce_C_D)        0.077    97.485    design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]
  -------------------------------------------------------------------
                         required time                         97.485    
                         arrival time                          -1.128    
  -------------------------------------------------------------------
                         slack                                 96.358    

Slack (MET) :             98.397ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.025%)  route 0.812ns (65.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.419    -2.033 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[58]/Q
                         net (fo=2, routed)           0.812    -1.220    design_1_i/speed_select_0/inst/p_0_in[59]
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X15Y39         FDCE (Setup_fdce_C_D)       -0.256    97.177    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]
  -------------------------------------------------------------------
                         required time                         97.177    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                 98.397    

Slack (MET) :             98.549ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[57]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.478ns (41.720%)  route 0.668ns (58.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.974 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[56]/Q
                         net (fo=2, routed)           0.668    -1.306    design_1_i/speed_select_0/inst/p_0_in[57]
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[57]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X14Y40         FDCE (Setup_fdce_C_D)       -0.190    97.243    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[57]
  -------------------------------------------------------------------
                         required time                         97.243    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                 98.549    

Slack (MET) :             98.551ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.478ns (41.776%)  route 0.666ns (58.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.974 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/Q
                         net (fo=2, routed)           0.666    -1.307    design_1_i/speed_select_0/inst/p_0_in[32]
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[32]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.190    97.243    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[32]
  -------------------------------------------------------------------
                         required time                         97.243    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                 98.551    

Slack (MET) :             98.553ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.274ns  (logic 0.456ns (35.804%)  route 0.818ns (64.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[20]/Q
                         net (fo=2, routed)           0.818    -1.178    design_1_i/speed_select_0/inst/p_0_in[21]
    SLICE_X13Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X13Y40         FDCE (Setup_fdce_C_D)       -0.058    97.375    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         97.375    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                 98.553    

Slack (MET) :             98.554ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.419ns (38.307%)  route 0.675ns (61.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 97.934 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.566    -2.453    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.419    -2.034 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[8]/Q
                         net (fo=2, routed)           0.675    -1.359    design_1_i/speed_select_0/inst/p_0_in[9]
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.447    97.934    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/C
                         clock pessimism             -0.386    97.547    
                         clock uncertainty           -0.115    97.432    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)       -0.237    97.195    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         97.195    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                 98.554    

Slack (MET) :             98.555ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.063ns  (logic 0.419ns (39.432%)  route 0.644ns (60.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 97.934 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.566    -2.453    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.419    -2.034 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[9]/Q
                         net (fo=2, routed)           0.644    -1.390    design_1_i/speed_select_0/inst/p_0_in[10]
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.447    97.934    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/C
                         clock pessimism             -0.386    97.547    
                         clock uncertainty           -0.115    97.432    
    SLICE_X13Y38         FDCE (Setup_fdce_C_D)       -0.267    97.165    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         97.165    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                 98.555    

Slack (MET) :             98.561ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.151%)  route 0.630ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.478    -1.974 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/Q
                         net (fo=2, routed)           0.630    -1.344    design_1_i/speed_select_0/inst/p_0_in[61]
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[61]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X14Y39         FDCE (Setup_fdce_C_D)       -0.216    97.217    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[61]
  -------------------------------------------------------------------
                         required time                         97.217    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                 98.561    

Slack (MET) :             98.576ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.478ns (43.151%)  route 0.630ns (56.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.478    -1.974 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[30]/Q
                         net (fo=2, routed)           0.630    -1.344    design_1_i/speed_select_0/inst/p_0_in[31]
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X12Y40         FDCE (Setup_fdce_C_D)       -0.201    97.232    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                 98.576    

Slack (MET) :             98.584ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@100.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.273ns  (logic 0.518ns (40.702%)  route 0.755ns (59.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.065ns = ( 97.935 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.518    -1.934 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[23]/Q
                         net (fo=2, routed)           0.755    -1.179    design_1_i/speed_select_0/inst/p_0_in[24]
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    W5                                                0.000   100.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   101.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.750    94.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.576    96.396    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    96.487 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.448    97.935    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[24]/C
                         clock pessimism             -0.386    97.548    
                         clock uncertainty           -0.115    97.433    
    SLICE_X14Y40         FDCE (Setup_fdce_C_D)       -0.028    97.405    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         97.405    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                 98.584    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.160%)  route 0.110ns (43.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[21]/Q
                         net (fo=2, routed)           0.110    -0.313    design_1_i/speed_select_0/inst/p_0_in[22]
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[22]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.076    -0.472    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[54]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.128    -0.436 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[54]/Q
                         net (fo=2, routed)           0.059    -0.377    design_1_i/speed_select_0/inst/p_0_in[55]
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[55]/C
                         clock pessimism             -0.218    -0.551    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.007    -0.544    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[55]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y38         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/Q
                         net (fo=2, routed)           0.121    -0.303    design_1_i/speed_select_0/inst/p_0_in[11]
    SLICE_X13Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.834    -0.335    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]/C
                         clock pessimism             -0.215    -0.549    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.070    -0.479    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.147%)  route 0.113ns (40.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/Q
                         net (fo=2, routed)           0.113    -0.287    design_1_i/speed_select_0/inst/p_0_in[17]
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[17]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X14Y40         FDCE (Hold_fdce_C_D)         0.075    -0.473    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.281%)  route 0.122ns (42.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[15]/Q
                         net (fo=2, routed)           0.122    -0.279    design_1_i/speed_select_0/inst/p_0_in[16]
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/C
                         clock pessimism             -0.215    -0.548    
    SLICE_X12Y40         FDCE (Hold_fdce_C_D)         0.075    -0.473    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[59]/Q
                         net (fo=2, routed)           0.127    -0.297    design_1_i/speed_select_0/inst/p_0_in[60]
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.834    -0.335    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.060    -0.492    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[60]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.335ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X14Y39         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.164    -0.401 r  design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg[0]/Q
                         net (fo=2, routed)           0.094    -0.307    design_1_i/speed_select_0/inst/tx_send_vaild_pulse_reg_n_0_[0]
    SLICE_X15Y39         LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_i_1/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/speed_select_0/inst/o_tx_send_vaild_i_1_n_0
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.834    -0.335    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                         clock pessimism             -0.218    -0.552    
    SLICE_X15Y39         FDCE (Hold_fdce_C_D)         0.091    -0.461    design_1_i/speed_select_0/inst/o_tx_send_vaild_reg
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X12Y41         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y41         FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[35]/Q
                         net (fo=2, routed)           0.124    -0.276    design_1_i/speed_select_0/inst/p_0_in[36]
    SLICE_X13Y41         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X13Y41         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[36]/C
                         clock pessimism             -0.218    -0.551    
    SLICE_X13Y41         FDCE (Hold_fdce_C_D)         0.070    -0.481    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[36]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[49]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.466%)  route 0.113ns (44.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[48]/Q
                         net (fo=2, routed)           0.113    -0.310    design_1_i/speed_select_0/inst/p_0_in[49]
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[49]/C
                         clock pessimism             -0.231    -0.564    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.047    -0.517    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[49]
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[52]/D
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.768%)  route 0.154ns (52.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.334ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.565    -0.564    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[51]/Q
                         net (fo=2, routed)           0.154    -0.269    design_1_i/speed_select_0/inst/p_0_in[52]
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.835    -0.334    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y40         FDCE                                         r  design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[52]/C
                         clock pessimism             -0.231    -0.564    
    SLICE_X15Y40         FDCE (Hold_fdce_C_D)         0.075    -0.489    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[52]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.269    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2   design_1_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X15Y39    design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X12Y38    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y38    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X13Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[33]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[34]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[35]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[36]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[37]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[38]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[39]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X14Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[40]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X14Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[41]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X14Y41    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[42]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X15Y39    design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y38    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y38    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X13Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y39    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y40    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X12Y40    design_1_i/speed_select_0/inst/tx_send_vaild_cnt_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.916ns  (logic 0.642ns (13.059%)  route 4.274ns (86.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 37.970 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.781    31.832    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.124    31.956 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_50/O
                         net (fo=1, routed)           0.493    32.450    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_40
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.484    37.970    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.590    37.380    
                         clock uncertainty           -0.218    37.162    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.719    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.719    
                         arrival time                         -32.450    
  -------------------------------------------------------------------
                         slack                                  4.270    

Slack (MET) :             4.826ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        4.356ns  (logic 0.642ns (14.738%)  route 3.714ns (85.262%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.373    31.424    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y52         LUT3 (Prop_lut3_I2_O)        0.124    31.548 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_44/O
                         net (fo=1, routed)           0.341    31.890    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_37
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.480    37.967    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.590    37.377    
                         clock uncertainty           -0.218    37.158    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.715    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.715    
                         arrival time                         -31.890    
  -------------------------------------------------------------------
                         slack                                  4.826    

Slack (MET) :             5.448ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.816ns  (logic 0.642ns (16.823%)  route 3.174ns (83.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.780    28.832    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124    28.956 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          2.394    31.350    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.479    37.966    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.590    37.376    
                         clock uncertainty           -0.218    37.157    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    36.797    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.797    
                         arrival time                         -31.350    
  -------------------------------------------------------------------
                         slack                                  5.448    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.726ns  (logic 0.518ns (13.904%)  route 3.208ns (86.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.034ns = ( 37.966 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.208    31.259    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.479    37.966    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.590    37.376    
                         clock uncertainty           -0.218    37.157    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.714    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.714    
                         arrival time                         -31.259    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.511ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.678ns  (logic 0.642ns (17.454%)  route 3.036ns (82.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          2.695    30.746    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y42         LUT3 (Prop_lut3_I2_O)        0.124    30.870 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_52/O
                         net (fo=1, routed)           0.341    31.212    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_41
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.488    37.974    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.590    37.384    
                         clock uncertainty           -0.218    37.166    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.723    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -31.212    
  -------------------------------------------------------------------
                         slack                                  5.511    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.652ns  (logic 0.642ns (17.577%)  route 3.010ns (82.423%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.036ns = ( 37.964 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          2.310    30.361    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/wea[0]
    SLICE_X50Y52         LUT3 (Prop_lut3_I2_O)        0.124    30.485 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_46/O
                         net (fo=1, routed)           0.700    31.186    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_38
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.477    37.964    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y11         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.590    37.374    
                         clock uncertainty           -0.218    37.155    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.712    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.712    
                         arrival time                         -31.186    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.686ns  (logic 0.642ns (17.418%)  route 3.044ns (82.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.033ns = ( 37.967 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.780    28.832    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124    28.956 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          2.264    31.219    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.480    37.967    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.590    37.377    
                         clock uncertainty           -0.218    37.158    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    36.798    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         36.798    
                         arrival time                         -31.219    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.635ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.545ns  (logic 0.642ns (18.109%)  route 2.903ns (81.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.035ns = ( 37.965 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          2.562    30.613    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/lopt
    SLICE_X48Y52         LUT5 (Prop_lut5_I4_O)        0.124    30.737 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__6/O
                         net (fo=1, routed)           0.341    31.079    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.478    37.965    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y10         RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.590    37.375    
                         clock uncertainty           -0.218    37.156    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.713    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         36.713    
                         arrival time                         -31.079    
  -------------------------------------------------------------------
                         slack                                  5.635    

Slack (MET) :             5.670ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.519ns  (logic 0.518ns (14.718%)  route 3.001ns (85.282%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.026ns = ( 37.974 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          3.001    31.053    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.488    37.974    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.590    37.384    
                         clock uncertainty           -0.218    37.166    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    36.723    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.723    
                         arrival time                         -31.053    
  -------------------------------------------------------------------
                         slack                                  5.670    

Slack (MET) :             5.839ns  (required time - arrival time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out2_design_1_clk_wiz_0_0 rise@30.000ns)
  Data Path Delay:        3.436ns  (logic 0.642ns (18.687%)  route 2.794ns (81.313%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.024ns = ( 37.976 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.467ns = ( 27.533 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    30.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253    32.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    24.230 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    25.885    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    25.981 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.552    27.533    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.518    28.051 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.780    28.832    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.124    28.956 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          2.013    30.969    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/enb
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750    34.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576    36.396    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.487 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         1.490    37.976    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.590    37.386    
                         clock uncertainty           -0.218    37.168    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    36.808    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                         -30.969    
  -------------------------------------------------------------------
                         slack                                  5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.209ns (20.392%)  route 0.816ns (79.608%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.489     0.449    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.863    -0.305    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    -0.218    
                         clock uncertainty            0.218     0.000    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.069    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.390ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.209ns (20.061%)  route 0.833ns (79.939%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.506     0.465    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.869    -0.299    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    -0.212    
                         clock uncertainty            0.218     0.006    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.075    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.152ns  (logic 0.209ns (18.136%)  route 0.943ns (81.864%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.289ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.584     0.172    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/wea[0]
    SLICE_X57Y17         LUT3 (Prop_lut3_I2_O)        0.045     0.217 f  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_42/O
                         net (fo=1, routed)           0.359     0.576    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_36
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENBWREN  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.879    -0.289    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.087    -0.202    
                         clock uncertainty            0.218     0.016    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.112    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.576    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.209ns (18.459%)  route 0.923ns (81.541%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.596     0.556    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.866    -0.302    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.072    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.072    
                         arrival time                           0.556    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.209ns (17.878%)  route 0.960ns (82.122%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.633     0.593    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/enb
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.876    -0.292    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y2          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    -0.205    
                         clock uncertainty            0.218     0.013    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_REGCEB)
                                                      0.069     0.082    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.593    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.217%)  route 0.825ns (79.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.498     0.457    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X50Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.824    -0.345    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.087    -0.258    
                         clock uncertainty            0.218    -0.039    
    SLICE_X50Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.209ns (20.217%)  route 0.825ns (79.783%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.498     0.457    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X50Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.824    -0.345    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                         clock pessimism              0.087    -0.258    
                         clock uncertainty            0.218    -0.039    
    SLICE_X50Y27         FDRE (Hold_fdre_C_CE)       -0.016    -0.055    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.209ns (17.559%)  route 0.981ns (82.441%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.740     0.328    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/lopt
    SLICE_X14Y22         LUT5 (Prop_lut5_I4_O)        0.045     0.373 r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__1/O
                         net (fo=1, routed)           0.241     0.614    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.866    -0.302    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.087    -0.215    
                         clock uncertainty            0.218     0.003    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.096     0.099    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.614    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.321%)  route 0.820ns (79.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.492     0.452    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.218    -0.040    
    SLICE_X48Y27         FDRE (Hold_fdre_C_CE)       -0.039    -0.079    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/uart_rx_0/inst/dout_vld_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.029ns  (logic 0.209ns (20.321%)  route 0.820ns (79.679%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.553    -0.576    design_1_i/uart_rx_0/inst/i_clk_sys
    SLICE_X42Y28         FDCE                                         r  design_1_i/uart_rx_0/inst/dout_vld_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y28         FDCE (Prop_fdce_C_Q)         0.164    -0.412 f  design_1_i/uart_rx_0/inst/dout_vld_reg/Q
                         net (fo=99, routed)          0.327    -0.085    design_1_i/data_gen_0/inst/pi_flag
    SLICE_X36Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.040 r  design_1_i/data_gen_0/inst/ram_0_i_1/O
                         net (fo=36, routed)          0.492     0.452    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/enb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=123, routed)         0.823    -0.346    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X48Y27         FDRE                                         r  design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.087    -0.259    
                         clock uncertainty            0.218    -0.040    
    SLICE_X48Y27         FDRE (Hold_fdre_C_CE)       -0.039    -0.079    design_1_i/data_gen_0/inst/ram_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.531    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.052ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 0.580ns (25.208%)  route 1.721ns (74.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.069ns = ( 7.931 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.398    -0.598    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.124    -0.474 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.323    -0.151    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.444     7.931    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/C
                         clock pessimism             -0.590     7.341    
                         clock uncertainty           -0.235     7.106    
    SLICE_X31Y41         FDCE (Setup_fdce_C_CE)      -0.205     6.901    design_1_i/uart_tx_0/inst/r_data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          6.901    
                         arrival time                           0.151    
  -------------------------------------------------------------------
                         slack                                  7.052    

Slack (MET) :             7.122ns  (required time - arrival time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/baud_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@10.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.511ns  (logic 0.580ns (23.101%)  route 1.931ns (76.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 7.929 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.452ns
    Clock Pessimism Removal (CPR):    -0.590ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.482    -5.770 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.655    -4.115    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          1.567    -2.452    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.456    -1.996 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           1.931    -0.065    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.124     0.059 r  design_1_i/uart_tx_0/inst/baud_valid_i_1/O
                         net (fo=1, routed)           0.000     0.059    design_1_i/uart_tx_0/inst/baud_valid_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  design_1_i/uart_tx_0/inst/baud_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750     4.819 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     6.396    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.487 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         1.442     7.929    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X34Y40         FDCE                                         r  design_1_i/uart_tx_0/inst/baud_valid_reg/C
                         clock pessimism             -0.590     7.339    
                         clock uncertainty           -0.235     7.104    
    SLICE_X34Y40         FDCE (Setup_fdce_C_D)        0.077     7.181    design_1_i/uart_tx_0/inst/baud_valid_reg
  -------------------------------------------------------------------
                         required time                          7.181    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  7.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/baud_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.186ns (19.241%)  route 0.781ns (80.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.339ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.781     0.356    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X34Y40         LUT6 (Prop_lut6_I2_O)        0.045     0.401 r  design_1_i/uart_tx_0/inst/baud_valid_i_1/O
                         net (fo=1, routed)           0.000     0.401    design_1_i/uart_tx_0/inst/baud_valid_i_1_n_0
    SLICE_X34Y40         FDCE                                         r  design_1_i/uart_tx_0/inst/baud_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.830    -0.339    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X34Y40         FDCE                                         r  design_1_i/uart_tx_0/inst/baud_valid_reg/C
                         clock pessimism              0.087    -0.252    
                         clock uncertainty            0.235    -0.016    
    SLICE_X34Y40         FDCE (Hold_fdce_C_D)         0.120     0.104    design_1_i/uart_tx_0/inst/baud_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.104    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[0]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[1]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[2]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[3]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[3]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[4]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out3_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out3_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.186ns (20.464%)  route 0.723ns (79.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.338ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.322    -1.656 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.501    -1.155    design_1_i/clk_wiz_0/inst/clk_out3_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  design_1_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=67, routed)          0.564    -0.565    design_1_i/speed_select_0/inst/slow_clk
    SLICE_X15Y39         FDCE                                         r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.424 r  design_1_i/speed_select_0/inst/o_tx_send_vaild_reg/Q
                         net (fo=2, routed)           0.623     0.198    design_1_i/uart_tx_0/inst/i_data_valid
    SLICE_X32Y41         LUT5 (Prop_lut5_I2_O)        0.045     0.243 r  design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1/O
                         net (fo=6, routed)           0.100     0.344    design_1_i/uart_tx_0/inst/r_data_tx[5]_i_1_n_0
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk_sys (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=130, routed)         0.831    -0.338    design_1_i/uart_tx_0/inst/i_clk_sys
    SLICE_X31Y41         FDCE                                         r  design_1_i/uart_tx_0/inst/r_data_tx_reg[5]/C
                         clock pessimism              0.087    -0.251    
                         clock uncertainty            0.235    -0.015    
    SLICE_X31Y41         FDCE (Hold_fdce_C_CE)       -0.039    -0.054    design_1_i/uart_tx_0/inst/r_data_tx_reg[5]
  -------------------------------------------------------------------
                         required time                          0.054    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.398    





