--
-- VHDL Architecture The_Reverb_Revolutionary_lib.Visual_sram_write.arch
--
-- Created:
--          by - emipi270.student-liu.se (muxen2-111.ad.liu.se)
--          at - 14:56:38 10/04/24
--
-- using Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY Visual_sram_write IS
   PORT( 
      fpga_clk_65M : IN     std_logic
   );

-- Declarations

END Visual_sram_write ;

--
ARCHITECTURE arch OF Visual_sram_write IS
BEGIN
END ARCHITECTURE arch;

