-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pynq_filters_arithm_pro_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src1_data_stream_0_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src1_data_stream_0_V_V_empty_n : IN STD_LOGIC;
    src1_data_stream_0_V_V_read : OUT STD_LOGIC;
    src1_data_stream_1_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src1_data_stream_1_V_V_empty_n : IN STD_LOGIC;
    src1_data_stream_1_V_V_read : OUT STD_LOGIC;
    src1_data_stream_2_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src1_data_stream_2_V_V_empty_n : IN STD_LOGIC;
    src1_data_stream_2_V_V_read : OUT STD_LOGIC;
    src2_data_stream_0_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src2_data_stream_0_V_V_empty_n : IN STD_LOGIC;
    src2_data_stream_0_V_V_read : OUT STD_LOGIC;
    src2_data_stream_1_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src2_data_stream_1_V_V_empty_n : IN STD_LOGIC;
    src2_data_stream_1_V_V_read : OUT STD_LOGIC;
    src2_data_stream_2_V_V_dout : IN STD_LOGIC_VECTOR (9 downto 0);
    src2_data_stream_2_V_V_empty_n : IN STD_LOGIC;
    src2_data_stream_2_V_V_read : OUT STD_LOGIC;
    dst_data_stream_0_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    dst_data_stream_0_V_V_full_n : IN STD_LOGIC;
    dst_data_stream_0_V_V_write : OUT STD_LOGIC;
    dst_data_stream_1_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    dst_data_stream_1_V_V_full_n : IN STD_LOGIC;
    dst_data_stream_1_V_V_write : OUT STD_LOGIC;
    dst_data_stream_2_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    dst_data_stream_2_V_V_full_n : IN STD_LOGIC;
    dst_data_stream_2_V_V_write : OUT STD_LOGIC );
end;


architecture behav of pynq_filters_arithm_pro_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_pp0_stg0_fsm_2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_st6_fsm_3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv10_280 : STD_LOGIC_VECTOR (9 downto 0) := "1010000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1FF : STD_LOGIC_VECTOR (9 downto 0) := "0111111111";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_21 : BOOLEAN;
    signal src1_data_stream_0_V_V_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_pp0_stg0_fsm_2 : STD_LOGIC;
    signal ap_sig_68 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal exitcond4_reg_449 : STD_LOGIC_VECTOR (0 downto 0);
    signal src1_data_stream_1_V_V_blk_n : STD_LOGIC;
    signal src1_data_stream_2_V_V_blk_n : STD_LOGIC;
    signal src2_data_stream_0_V_V_blk_n : STD_LOGIC;
    signal src2_data_stream_1_V_V_blk_n : STD_LOGIC;
    signal src2_data_stream_2_V_V_blk_n : STD_LOGIC;
    signal dst_data_stream_0_V_V_blk_n : STD_LOGIC;
    signal ap_reg_ppstg_exitcond4_reg_449_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal dst_data_stream_1_V_V_blk_n : STD_LOGIC;
    signal dst_data_stream_2_V_V_blk_n : STD_LOGIC;
    signal p_2_reg_156 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond3_fu_167_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_101 : BOOLEAN;
    signal i_V_fu_173_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_444 : STD_LOGIC_VECTOR (8 downto 0);
    signal exitcond4_fu_179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_123 : BOOLEAN;
    signal ap_sig_133 : BOOLEAN;
    signal j_V_fu_185_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_fu_199_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_reg_458 : STD_LOGIC_VECTOR (9 downto 0);
    signal isneg_reg_464 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_reg_471 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_235_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_10_reg_478 : STD_LOGIC_VECTOR (9 downto 0);
    signal isneg_1_reg_484 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_1_reg_491 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_271_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_15_reg_498 : STD_LOGIC_VECTOR (9 downto 0);
    signal isneg_2_reg_504 : STD_LOGIC_VECTOR (0 downto 0);
    signal newsignbit_2_reg_511 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_s_reg_145 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_3 : STD_LOGIC;
    signal ap_sig_180 : BOOLEAN;
    signal lhs_V_2_cast_fu_191_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_cast_fu_195_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_6_fu_205_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_2_1_cast_fu_227_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_1_cast_fu_231_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_241_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal lhs_V_2_2_cast_fu_263_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal rhs_V_2_cast_fu_267_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_14_fu_277_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_30_fu_304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_fu_299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_i_i_fu_314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_i_fu_318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_mux_i_i_fu_323_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_i_i_fu_330_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_32_fu_351_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i4_fu_346_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_i_i6_fu_361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_356_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_i7_fu_365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_mux_i_i8_fu_370_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_i_i9_fu_377_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_34_fu_398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i1_fu_393_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_i_i_i_i_i1_fu_408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_not_i_i1_fu_412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_7_mux_i_i1_fu_417_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_7_i_i1_fu_424_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_lv1_0 = exitcond4_fu_179_p2)))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond3_fu_167_p2))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and (ap_const_lv1_0 = exitcond4_fu_179_p2))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_1;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond3_fu_167_p2)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_lv1_0 = exitcond4_fu_179_p2))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133)))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond3_fu_167_p2))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    p_2_reg_156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and (ap_const_lv1_0 = exitcond4_fu_179_p2))) then 
                p_2_reg_156 <= j_V_fu_185_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (ap_const_lv1_0 = exitcond3_fu_167_p2))) then 
                p_2_reg_156 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_s_reg_145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_3)) then 
                p_s_reg_145 <= i_V_reg_444;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then 
                p_s_reg_145 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then
                ap_reg_ppstg_exitcond4_reg_449_pp0_iter1 <= exitcond4_reg_449;
                exitcond4_reg_449 <= exitcond4_fu_179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                i_V_reg_444 <= i_V_fu_173_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then
                isneg_1_reg_484 <= p_Val2_s_fu_241_p2(10 downto 10);
                isneg_2_reg_504 <= p_Val2_14_fu_277_p2(10 downto 10);
                isneg_reg_464 <= p_Val2_6_fu_205_p2(10 downto 10);
                newsignbit_1_reg_491 <= p_Val2_10_fu_235_p2(9 downto 9);
                newsignbit_2_reg_511 <= p_Val2_15_fu_271_p2(9 downto 9);
                newsignbit_reg_471 <= p_Val2_7_fu_199_p2(9 downto 9);
                p_Val2_10_reg_478 <= p_Val2_10_fu_235_p2;
                p_Val2_15_reg_498 <= p_Val2_15_fu_271_p2;
                p_Val2_7_reg_458 <= p_Val2_7_fu_199_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, exitcond3_fu_167_p2, exitcond4_fu_179_p2, ap_sig_123, ap_sig_133)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if (not((ap_const_lv1_0 = exitcond3_fu_167_p2))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_pp0_stg0_fsm_2 => 
                if ((not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_lv1_0 = exitcond4_fu_179_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))) and not((ap_const_lv1_0 = exitcond4_fu_179_p2)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it1))))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_3;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_2;
                end if;
            when ap_ST_st6_fsm_3 => 
                ap_NS_fsm <= ap_ST_st2_fsm_1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0, exitcond3_fu_167_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if ((((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond3_fu_167_p2))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(exitcond3_fu_167_p2, ap_sig_cseq_ST_st2_fsm_1)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not((ap_const_lv1_0 = exitcond3_fu_167_p2)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_101_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_101 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_123_assign_proc : process(src1_data_stream_0_V_V_empty_n, src1_data_stream_1_V_V_empty_n, src1_data_stream_2_V_V_empty_n, src2_data_stream_0_V_V_empty_n, src2_data_stream_1_V_V_empty_n, src2_data_stream_2_V_V_empty_n, exitcond4_reg_449)
    begin
                ap_sig_123 <= (((exitcond4_reg_449 = ap_const_lv1_0) and (src1_data_stream_0_V_V_empty_n = ap_const_logic_0)) or ((exitcond4_reg_449 = ap_const_lv1_0) and (src1_data_stream_1_V_V_empty_n = ap_const_logic_0)) or ((exitcond4_reg_449 = ap_const_lv1_0) and (src1_data_stream_2_V_V_empty_n = ap_const_logic_0)) or ((exitcond4_reg_449 = ap_const_lv1_0) and (src2_data_stream_0_V_V_empty_n = ap_const_logic_0)) or ((exitcond4_reg_449 = ap_const_lv1_0) and (src2_data_stream_1_V_V_empty_n = ap_const_logic_0)) or ((exitcond4_reg_449 = ap_const_lv1_0) and (src2_data_stream_2_V_V_empty_n = ap_const_logic_0)));
    end process;


    ap_sig_133_assign_proc : process(dst_data_stream_0_V_V_full_n, dst_data_stream_1_V_V_full_n, dst_data_stream_2_V_V_full_n, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1)
    begin
                ap_sig_133 <= (((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and (dst_data_stream_0_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and (dst_data_stream_1_V_V_full_n = ap_const_logic_0)) or ((ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and (dst_data_stream_2_V_V_full_n = ap_const_logic_0)));
    end process;


    ap_sig_180_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_180 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_21_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_21 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_68_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_68 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_2_assign_proc : process(ap_sig_68)
    begin
        if (ap_sig_68) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_21)
    begin
        if (ap_sig_21) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_101)
    begin
        if (ap_sig_101) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_3_assign_proc : process(ap_sig_180)
    begin
        if (ap_sig_180) then 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_i_i_i_i_i1_fu_408_p2 <= (isneg_2_reg_504 xor newsignbit_2_reg_511);
    brmerge_i_i_i_i_i6_fu_361_p2 <= (isneg_1_reg_484 xor newsignbit_1_reg_491);
    brmerge_i_i_i_i_i_fu_314_p2 <= (isneg_reg_464 xor newsignbit_reg_471);

    dst_data_stream_0_V_V_blk_n_assign_proc : process(dst_data_stream_0_V_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1))) then 
            dst_data_stream_0_V_V_blk_n <= dst_data_stream_0_V_V_full_n;
        else 
            dst_data_stream_0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_data_stream_0_V_V_din <= 
        p_Val2_7_mux_i_i_fu_323_p3 when (underflow_not_i_i_fu_318_p2(0) = '1') else 
        p_Val2_7_i_i_fu_330_p3;

    dst_data_stream_0_V_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            dst_data_stream_0_V_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_0_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_data_stream_1_V_V_blk_n_assign_proc : process(dst_data_stream_1_V_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1))) then 
            dst_data_stream_1_V_V_blk_n <= dst_data_stream_1_V_V_full_n;
        else 
            dst_data_stream_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_data_stream_1_V_V_din <= 
        p_Val2_7_mux_i_i8_fu_370_p3 when (underflow_not_i_i7_fu_365_p2(0) = '1') else 
        p_Val2_7_i_i9_fu_377_p3;

    dst_data_stream_1_V_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            dst_data_stream_1_V_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_1_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    dst_data_stream_2_V_V_blk_n_assign_proc : process(dst_data_stream_2_V_V_full_n, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1))) then 
            dst_data_stream_2_V_V_blk_n <= dst_data_stream_2_V_V_full_n;
        else 
            dst_data_stream_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_data_stream_2_V_V_din <= 
        p_Val2_7_mux_i_i1_fu_417_p3 when (underflow_not_i_i1_fu_412_p2(0) = '1') else 
        p_Val2_7_i_i1_fu_424_p3;

    dst_data_stream_2_V_V_write_assign_proc : process(ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, ap_reg_ppstg_exitcond4_reg_449_pp0_iter1, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_lv1_0 = ap_reg_ppstg_exitcond4_reg_449_pp0_iter1) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            dst_data_stream_2_V_V_write <= ap_const_logic_1;
        else 
            dst_data_stream_2_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    exitcond3_fu_167_p2 <= "1" when (p_s_reg_145 = ap_const_lv9_1E0) else "0";
    exitcond4_fu_179_p2 <= "1" when (p_2_reg_156 = ap_const_lv10_280) else "0";
    i_V_fu_173_p2 <= std_logic_vector(unsigned(p_s_reg_145) + unsigned(ap_const_lv9_1));
    j_V_fu_185_p2 <= std_logic_vector(unsigned(p_2_reg_156) + unsigned(ap_const_lv10_1));
        lhs_V_2_1_cast_fu_227_p1 <= std_logic_vector(resize(signed(src1_data_stream_1_V_V_dout),11));

        lhs_V_2_2_cast_fu_263_p1 <= std_logic_vector(resize(signed(src1_data_stream_2_V_V_dout),11));

        lhs_V_2_cast_fu_191_p1 <= std_logic_vector(resize(signed(src1_data_stream_0_V_V_dout),11));

    p_Val2_10_fu_235_p2 <= std_logic_vector(unsigned(src2_data_stream_1_V_V_dout) + unsigned(src1_data_stream_1_V_V_dout));
    p_Val2_14_fu_277_p2 <= std_logic_vector(signed(lhs_V_2_2_cast_fu_263_p1) + signed(rhs_V_2_cast_fu_267_p1));
    p_Val2_15_fu_271_p2 <= std_logic_vector(unsigned(src2_data_stream_2_V_V_dout) + unsigned(src1_data_stream_2_V_V_dout));
    p_Val2_6_fu_205_p2 <= std_logic_vector(signed(lhs_V_2_cast_fu_191_p1) + signed(rhs_V_cast_fu_195_p1));
    p_Val2_7_fu_199_p2 <= std_logic_vector(unsigned(src2_data_stream_0_V_V_dout) + unsigned(src1_data_stream_0_V_V_dout));
    p_Val2_7_i_i1_fu_424_p3 <= 
        ap_const_lv10_200 when (underflow_2_fu_403_p2(0) = '1') else 
        p_Val2_15_reg_498;
    p_Val2_7_i_i9_fu_377_p3 <= 
        ap_const_lv10_200 when (underflow_1_fu_356_p2(0) = '1') else 
        p_Val2_10_reg_478;
    p_Val2_7_i_i_fu_330_p3 <= 
        ap_const_lv10_200 when (underflow_fu_309_p2(0) = '1') else 
        p_Val2_7_reg_458;
    p_Val2_7_mux_i_i1_fu_417_p3 <= 
        ap_const_lv10_1FF when (brmerge_i_i_i_i_i1_fu_408_p2(0) = '1') else 
        p_Val2_15_reg_498;
    p_Val2_7_mux_i_i8_fu_370_p3 <= 
        ap_const_lv10_1FF when (brmerge_i_i_i_i_i6_fu_361_p2(0) = '1') else 
        p_Val2_10_reg_478;
    p_Val2_7_mux_i_i_fu_323_p3 <= 
        ap_const_lv10_1FF when (brmerge_i_i_i_i_i_fu_314_p2(0) = '1') else 
        p_Val2_7_reg_458;
    p_Val2_s_fu_241_p2 <= std_logic_vector(signed(lhs_V_2_1_cast_fu_227_p1) + signed(rhs_V_1_cast_fu_231_p1));
        rhs_V_1_cast_fu_231_p1 <= std_logic_vector(resize(signed(src2_data_stream_1_V_V_dout),11));

        rhs_V_2_cast_fu_267_p1 <= std_logic_vector(resize(signed(src2_data_stream_2_V_V_dout),11));

        rhs_V_cast_fu_195_p1 <= std_logic_vector(resize(signed(src2_data_stream_0_V_V_dout),11));


    src1_data_stream_0_V_V_blk_n_assign_proc : process(src1_data_stream_0_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src1_data_stream_0_V_V_blk_n <= src1_data_stream_0_V_V_empty_n;
        else 
            src1_data_stream_0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src1_data_stream_0_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src1_data_stream_0_V_V_read <= ap_const_logic_1;
        else 
            src1_data_stream_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src1_data_stream_1_V_V_blk_n_assign_proc : process(src1_data_stream_1_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src1_data_stream_1_V_V_blk_n <= src1_data_stream_1_V_V_empty_n;
        else 
            src1_data_stream_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src1_data_stream_1_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src1_data_stream_1_V_V_read <= ap_const_logic_1;
        else 
            src1_data_stream_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src1_data_stream_2_V_V_blk_n_assign_proc : process(src1_data_stream_2_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src1_data_stream_2_V_V_blk_n <= src1_data_stream_2_V_V_empty_n;
        else 
            src1_data_stream_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src1_data_stream_2_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src1_data_stream_2_V_V_read <= ap_const_logic_1;
        else 
            src1_data_stream_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src2_data_stream_0_V_V_blk_n_assign_proc : process(src2_data_stream_0_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src2_data_stream_0_V_V_blk_n <= src2_data_stream_0_V_V_empty_n;
        else 
            src2_data_stream_0_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src2_data_stream_0_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src2_data_stream_0_V_V_read <= ap_const_logic_1;
        else 
            src2_data_stream_0_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src2_data_stream_1_V_V_blk_n_assign_proc : process(src2_data_stream_1_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src2_data_stream_1_V_V_blk_n <= src2_data_stream_1_V_V_empty_n;
        else 
            src2_data_stream_1_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src2_data_stream_1_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src2_data_stream_1_V_V_read <= ap_const_logic_1;
        else 
            src2_data_stream_1_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    src2_data_stream_2_V_V_blk_n_assign_proc : process(src2_data_stream_2_V_V_empty_n, ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, exitcond4_reg_449)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0))) then 
            src2_data_stream_2_V_V_blk_n <= src2_data_stream_2_V_V_empty_n;
        else 
            src2_data_stream_2_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    src2_data_stream_2_V_V_read_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_2, ap_reg_ppiten_pp0_it1, ap_reg_ppiten_pp0_it2, exitcond4_reg_449, ap_sig_123, ap_sig_133)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_2) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and (exitcond4_reg_449 = ap_const_lv1_0) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and ap_sig_123) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_133))))) then 
            src2_data_stream_2_V_V_read <= ap_const_logic_1;
        else 
            src2_data_stream_2_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_30_fu_304_p2 <= (newsignbit_reg_471 xor ap_const_lv1_1);
    tmp_32_fu_351_p2 <= (newsignbit_1_reg_491 xor ap_const_lv1_1);
    tmp_34_fu_398_p2 <= (newsignbit_2_reg_511 xor ap_const_lv1_1);
    tmp_9_i_i1_fu_393_p2 <= (isneg_2_reg_504 xor ap_const_lv1_1);
    tmp_9_i_i4_fu_346_p2 <= (isneg_1_reg_484 xor ap_const_lv1_1);
    tmp_9_i_i_fu_299_p2 <= (isneg_reg_464 xor ap_const_lv1_1);
    underflow_1_fu_356_p2 <= (isneg_1_reg_484 and tmp_32_fu_351_p2);
    underflow_2_fu_403_p2 <= (isneg_2_reg_504 and tmp_34_fu_398_p2);
    underflow_fu_309_p2 <= (isneg_reg_464 and tmp_30_fu_304_p2);
    underflow_not_i_i1_fu_412_p2 <= (newsignbit_2_reg_511 or tmp_9_i_i1_fu_393_p2);
    underflow_not_i_i7_fu_365_p2 <= (newsignbit_1_reg_491 or tmp_9_i_i4_fu_346_p2);
    underflow_not_i_i_fu_318_p2 <= (newsignbit_reg_471 or tmp_9_i_i_fu_299_p2);
end behav;
