--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\hlocal\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml
system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc3s1000,ft256,-5 (PRODUCTION 1.39 2012-04-23)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk_pin
------------------------+------------+------------+------------------+--------+
                        |Max Setup to|Max Hold to |                  | Clock  |
Source                  | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------------+------------+------------+------------------+--------+
RX_pin                  |    3.342(R)|   -1.221(R)|Clk_pin_BUFGP     |   0.000|
Rst_pin                 |    5.506(R)|   -0.482(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_switches_pin<1>|    4.698(R)|   -2.458(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_switches_pin<2>|    4.027(R)|   -1.930(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_switches_pin<3>|    3.745(R)|   -1.724(R)|Clk_pin_BUFGP     |   0.000|
leds<0>                 |    1.134(R)|   -0.170(R)|Clk_pin_BUFGP     |   0.000|
leds<1>                 |   -0.089(R)|    0.843(R)|Clk_pin_BUFGP     |   0.000|
leds<2>                 |    0.481(R)|    0.383(R)|Clk_pin_BUFGP     |   0.000|
leds<3>                 |    0.627(R)|    0.206(R)|Clk_pin_BUFGP     |   0.000|
leds<4>                 |    0.644(R)|    0.179(R)|Clk_pin_BUFGP     |   0.000|
leds<5>                 |    1.085(R)|   -0.168(R)|Clk_pin_BUFGP     |   0.000|
leds<6>                 |    0.116(R)|    0.602(R)|Clk_pin_BUFGP     |   0.000|
leds<7>                 |    0.589(R)|    0.199(R)|Clk_pin_BUFGP     |   0.000|
motor_hw_0_boton_pin    |    3.327(R)|   -1.203(R)|Clk_pin_BUFGP     |   0.000|
switches<0>             |    0.290(R)|    0.532(R)|Clk_pin_BUFGP     |   0.000|
switches<1>             |    0.290(R)|    0.532(R)|Clk_pin_BUFGP     |   0.000|
switches<2>             |   -0.023(R)|    0.764(R)|Clk_pin_BUFGP     |   0.000|
switches<3>             |   -0.033(R)|    0.783(R)|Clk_pin_BUFGP     |   0.000|
switches<4>             |    0.812(R)|    0.051(R)|Clk_pin_BUFGP     |   0.000|
switches<5>             |    0.577(R)|    0.237(R)|Clk_pin_BUFGP     |   0.000|
switches<6>             |    0.705(R)|    0.182(R)|Clk_pin_BUFGP     |   0.000|
switches<7>             |    0.533(R)|    0.270(R)|Clk_pin_BUFGP     |   0.000|
------------------------+------------+------------+------------------+--------+

Clock Clk_pin to Pad
-------------------------------+------------+------------------+--------+
                               | clk (edge) |                  | Clock  |
Destination                    |   to PAD   |Internal Clock(s) | Phase  |
-------------------------------+------------+------------------+--------+
TX_pin                         |    6.523(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_e_pin                    |   11.149(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<0>          |   12.227(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<1>          |    9.746(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<2>          |   12.240(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<3>          |   11.168(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<4>          |   11.685(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<5>          |   10.633(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<6>          |   10.694(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_lcd_data_pin<7>          |   10.209(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_rs_pin                   |   10.038(R)|Clk_pin_BUFGP     |   0.000|
lcd_0_rw_pin                   |    8.735(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_blue_pin              |   11.920(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_green_pin             |   12.919(R)|Clk_pin_BUFGP     |   0.000|
ledrgb_0_red_pin               |   12.862(R)|Clk_pin_BUFGP     |   0.000|
leds<0>                        |    8.916(R)|Clk_pin_BUFGP     |   0.000|
leds<1>                        |    8.090(R)|Clk_pin_BUFGP     |   0.000|
leds<2>                        |    7.761(R)|Clk_pin_BUFGP     |   0.000|
leds<3>                        |    7.886(R)|Clk_pin_BUFGP     |   0.000|
leds<4>                        |    8.670(R)|Clk_pin_BUFGP     |   0.000|
leds<5>                        |    7.512(R)|Clk_pin_BUFGP     |   0.000|
leds<6>                        |    8.513(R)|Clk_pin_BUFGP     |   0.000|
leds<7>                        |    8.760(R)|Clk_pin_BUFGP     |   0.000|
motor_hw_0_control_motor_pin<0>|   12.576(R)|Clk_pin_BUFGP     |   0.000|
motor_hw_0_control_motor_pin<1>|   12.357(R)|Clk_pin_BUFGP     |   0.000|
motor_hw_0_control_motor_pin<2>|   12.330(R)|Clk_pin_BUFGP     |   0.000|
motor_hw_0_control_motor_pin<3>|   13.046(R)|Clk_pin_BUFGP     |   0.000|
switches<0>                    |    8.532(R)|Clk_pin_BUFGP     |   0.000|
switches<1>                    |    9.043(R)|Clk_pin_BUFGP     |   0.000|
switches<2>                    |    8.762(R)|Clk_pin_BUFGP     |   0.000|
switches<3>                    |    8.010(R)|Clk_pin_BUFGP     |   0.000|
switches<4>                    |    9.080(R)|Clk_pin_BUFGP     |   0.000|
switches<5>                    |    8.580(R)|Clk_pin_BUFGP     |   0.000|
switches<6>                    |    9.012(R)|Clk_pin_BUFGP     |   0.000|
switches<7>                    |    8.465(R)|Clk_pin_BUFGP     |   0.000|
-------------------------------+------------+------------------+--------+

Clock to Setup on destination clock Clk_pin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_pin        |   10.333|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Feb 22 01:57:47 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4560 MB



