
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/pa.fromNetlist.tcl
# create_project -name eight_bit -dir "/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/planAhead_run_4" -part xc6slx25ftg256-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/MANIAC.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit} }
# set_property target_constrs_file "constrains.ucf" [current_fileset -constrset]
Adding file '/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/constrains.ucf' to fileset 'constrs_1'
# add_files [list {constrains.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx25ftg256-3
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design MANIAC.ngc ...
WARNING:NetListWriters:298 - No output is written to MANIAC.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   gpu/Madd_GND_53_o_GND_53_o_add_34_OUT_cy[5 : 0] on block MANIAC is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus gpu/GND_53_o_GND_53_o_mux_32_OUT[5 : 0]
   on block MANIAC is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpu/GND_53_o_GND_53_o_mux_18_OUT[5 : 0]
   on block MANIAC is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpu/value[3 : 0] on block MANIAC is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file MANIAC.edif ...
ngc2edif: Total memory usage is 92460 kilobytes

Parsing EDIF File [./planAhead_run_4/eight_bit.data/cache/MANIAC_ngc_ebda72d0.edif]
Finished Parsing EDIF File [./planAhead_run_4/eight_bit.data/cache/MANIAC_ngc_ebda72d0.edif]
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/constrains.ucf]
Finished Parsing UCF File [/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/constrains.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1S => RAM16X1S (RAMS32, GND): 8 instances

Phase 0 | Netlist Checksum: 447d99c9
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2946.504 ; gain = 163.574
source /mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/first.tcl
WARNING: [PlanAhead 12-180] No cells matched 'get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ BMEM.*.*}'.
# show_objects -name find_4[get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ BMEM.*.*}]

    while executing
"show_objects -name find_4[get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ BMEM.*.*}]"
    (file "/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/first.tcl" line 1)
source /mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/first.tcl
WARNING: [PlanAhead 12-180] No cells matched 'get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ DMEM.*.*}'.
# show_objects -name find_4[get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ DMEM.*.*}]

    while executing
"show_objects -name find_4[get_cells -hierarchical -filter {PRIMITIVE_TYPE =~ DMEM.*.*}]"
    (file "/mnt/c/Users/marco.TIAMAT/Xilinx/eater/eight_bit/first.tcl" line 1)
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri Jan 13 22:57:12 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
