Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 12 12:49:16 2024
| Host         : DariaIsPeach running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/matrixmul_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z010
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------+
|      Characteristics      |                                  Path #1                                  |
+---------------------------+---------------------------------------------------------------------------+
| Requirement               | 10.000                                                                    |
| Path Delay                | 6.622                                                                     |
| Logic Delay               | 2.917(45%)                                                                |
| Net Delay                 | 3.705(55%)                                                                |
| Clock Skew                | -0.049                                                                    |
| Slack                     | 1.414                                                                     |
| Clock Uncertainty         | 0.035                                                                     |
| Clock Relationship        | Safely Timed                                                              |
| Clock Delay Group         | Same Clock                                                                |
| Logic Levels              | 6                                                                         |
| Routes                    | NA                                                                        |
| Logical Path              | FDRE/C-(16)-LUT6-(2)-CARRY4-(2)-LUT3-(2)-LUT4-CARRY4-CARRY4-DSP48E1/C[13] |
| Start Point Clock         | ap_clk                                                                    |
| End Point Clock           | ap_clk                                                                    |
| DSP Block                 | Seq                                                                       |
| RAM Registers             | None-None                                                                 |
| IO Crossings              | 0                                                                         |
| Config Crossings          | 0                                                                         |
| SLR Crossings             | 0                                                                         |
| PBlocks                   | 0                                                                         |
| High Fanout               | 16                                                                        |
| Dont Touch                | 0                                                                         |
| Mark Debug                | 0                                                                         |
| Start Point Pin Primitive | FDRE/C                                                                    |
| End Point Pin Primitive   | DSP48E1/C[13]                                                             |
| Start Point Pin           | reg_152_reg[2]/C                                                          |
| End Point Pin             | p_reg_reg/C[13]                                                           |
+---------------------------+---------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (156, 199)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+----+---+---+---+----+
| End Point Clock | Requirement |  0 |  1  |  2 | 3 | 4 | 5 |  6 |
+-----------------+-------------+----+-----+----+---+---+---+----+
| ap_clk          | 10.000ns    | 74 | 135 | 14 | 5 | 1 | 6 | 37 |
+-----------------+-------------+----+-----+----+---+---+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 272 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


