#-----------------------------------------------------------
# Vivado v2013.1 (64-bit)
# Build 248050 by xbuild on Wed Mar 27 17:11:51 MDT 2013
# Start of session at: Tue Aug  6 14:05:31 2013
# Process ID: 19465
# Log file: /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.runs/synth_1/nf10_input_arbiter.rds
# Journal file: /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.1/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.1/data/parts/xilinx/rtl/prims/rtl_prims.xml]
INFO: [Common 17-362] Using Tcl App repository from '/opt/Xilinx/Vivado/2013.1/data/XilinxTclStore'.
INFO: [Common 17-364] Updating Tcl app persistent manifest '/root/.Xilinx/Vivado/tclapp/manifest.tcl'
source nf10_input_arbiter.tcl
# set_param gui.test TreeTableDev
# create_project -in_memory -part xc7vx690tffg1761-2
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog -library verilog {
#   /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v
#   /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/fallthrough_small_fifo_v2.v
#   /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v
# }
# read_xdc /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdc
# set_property used_in_implementation false [get_files /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.data/wt [current_project]
# set_property parent.project_dir /root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a [current_project]
# synth_design -top nf10_input_arbiter -part xc7vx690tffg1761-2
Command: synth_design -top nf10_input_arbiter -part xc7vx690tffg1761-2

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:123]
starting Rtl Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 185.039 ; gain = 72.578
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter NUM_STATES bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
	Parameter MAX_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (1#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (2#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (3#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:43]
finished Rtl Elaboration : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 312.414 ; gain = 199.953
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
Loading clock regions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1761/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2013.1/data/parts/xilinx/virtex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/Vivado/2013.1/data/./parts/xilinx/virtex7/drc.xml

Processing XDC Constraints
INFO: [Timing 38-35] Done setting XDC timing constraints.
Parsing XDC File [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdc]
Finished Parsing XDC File [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter_constrs/nf10_input_arbiter_constrs.xdc]
Completed Processing XDC Constraints

closing all dcps
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 513e8a7e
Using Xilinx IP Search Path: /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/data/ip/xilinx /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip /opt/Xilinx/Vivado/2013.1/ids_lite/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
WARNING: [Synth 8-2507] parameter declaration becomes local in small_fifo with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:119]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in nf10_input_arbiter with formal parameter declaration list [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:123]
starting synthesize : Time (s): cpu = 00:01:56 ; elapsed = 00:02:02 . Memory (MB): peak = 1115.324 ; gain = 1002.863
INFO: [Synth 8-638] synthesizing module 'nf10_input_arbiter' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:43]
	Parameter C_M_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXIS_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 128 - type: integer 
	Parameter NUM_QUEUES bound to: 5 - type: integer 
	Parameter NUM_QUEUES_WIDTH bound to: 3 - type: integer 
	Parameter NUM_STATES bound to: 1 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter WR_PKT bound to: 1 - type: integer 
	Parameter MAX_PKT_SIZE bound to: 2000 - type: integer 
	Parameter IN_FIFO_DEPTH_BIT bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fallthrough_small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/fallthrough_small_fifo_v2.v:17]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
INFO: [Synth 8-638] synthesizing module 'small_fifo' [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:15]
	Parameter WIDTH bound to: 417 - type: integer 
	Parameter MAX_DEPTH_BITS bound to: 6 - type: integer 
	Parameter PROG_FULL_THRESHOLD bound to: 63 - type: integer 
	Parameter MAX_DEPTH bound to: 64 - type: integer 
INFO: [Synth 8-3969] The signal queue_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-256] done synthesizing module 'small_fifo' (1#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/small_fifo_v3.v:15]
INFO: [Synth 8-256] done synthesizing module 'fallthrough_small_fifo' (2#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/fallthrough_small_fifo_v2.v:17]
INFO: [Synth 8-256] done synthesizing module 'nf10_input_arbiter' (3#3) [/root/NetFPGA-10G-VC709/projects/nf10_input_arbiter_v1_00_a/nf10_input_arbiter_v1_00_a.srcs/nf10_input_arbiter.v:43]
finished synthesize : Time (s): cpu = 00:02:17 ; elapsed = 00:02:24 . Memory (MB): peak = 1115.324 ; gain = 1002.863

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:18 ; elapsed = 00:02:24 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
-----+-------------+-----------+---------
     |RTL Partition|Replication|Instances
-----+-------------+-----------+---------
-----+-------------+-----------+---------

---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-2
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB8 0 RAMB16 0 RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 10    
	   2 Input      6 Bit       Adders := 10    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              417 Bit    Registers := 15    
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---RAMs : 
	              26K Bit         RAMs := 5     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 12    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nf10_input_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module fallthrough_small_fifo 
Detailed RTL Component Info : 
+---Registers : 
	              417 Bit    Registers := 2     
	                1 Bit    Registers := 3     
Module small_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	              417 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
+---RAMs : 
	              26K Bit         RAMs := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:44 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

Block RAM:
|Module Name|RTL Object|PORT A (depth X width)|W|R|PORT B (depth X width)|W|R|OUT_REG     |RAMB18E1|RAMB36E1|Hierarchical Name|
|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------|
|small_fifo |queue_reg |64 X 417(WRITE_FIRST) | |R|64 X 417(READ_FIRST)  |W| |Port A and B|0       |6       |extram           |
|-----------|----------|----------------------|-|-|----------------------|-|-|------------|--------|--------|-----------------|

---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:02:51 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:44 ; elapsed = 00:02:52 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

info: (0) optimizing '\in_arb_queues[3].in_arb_fifo/middle_dout_reg[416] /CE' (path group default) @ 1956.0ps(1/1) (2 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:51 ; elapsed = 00:02:58 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:59 ; elapsed = 00:03:07 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:02 ; elapsed = 00:03:10 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:03 ; elapsed = 00:03:10 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:03 ; elapsed = 00:03:11 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
 Start RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
 Finished RAM, DSP and Shift Register Reporting 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+----------+-----
     |Cell      |Count
-----+----------+-----
1    |BUFG      |    1
2    |LUT1      |   17
3    |LUT2      |   28
4    |LUT3      | 2111
5    |LUT4      |   30
6    |LUT5      |  871
7    |LUT6      |   48
8    |RAMB36E1_1|   30
9    |FDRE      | 4285
10   |IBUF      | 2093
11   |OBUF      |  424
-----+----------+-----
Report Instance Areas: 
-----+--------------------------------+------------------------+-----
     |Instance                        |Module                  |Cells
-----+--------------------------------+------------------------+-----
1    |top                             |                        | 9938
2    |  \in_arb_queues[1].in_arb_fifo |fallthrough_small_fifo  | 1313
3    |    fifo                        |small_fifo_7            |  470
4    |  \in_arb_queues[4].in_arb_fifo |fallthrough_small_fifo_0| 1321
5    |    fifo                        |small_fifo_6            |  471
6    |  \in_arb_queues[3].in_arb_fifo |fallthrough_small_fifo_1| 1734
7    |    fifo                        |small_fifo_5            |  469
8    |  \in_arb_queues[0].in_arb_fifo |fallthrough_small_fifo_2| 1314
9    |    fifo                        |small_fifo_4            |  470
10   |  \in_arb_queues[2].in_arb_fifo |fallthrough_small_fifo_3| 1729
11   |    fifo                        |small_fifo              |  470
-----+--------------------------------+------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:06 ; elapsed = 00:03:13 . Memory (MB): peak = 1115.324 ; gain = 1002.863
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:03:06 ; elapsed = 00:03:13 . Memory (MB): peak = 1115.324 ; gain = 1002.863
INFO: [Netlist 29-17] Analyzing 2123 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
closing all dcps
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 539af282
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:21 ; elapsed = 00:03:29 . Memory (MB): peak = 1248.613 ; gain = 1100.785
# write_checkpoint nf10_input_arbiter.dcp
# report_utilization -file nf10_input_arbiter_utilization_synth.rpt -pb nf10_input_arbiter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1248.613 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 14:09:08 2013...
