<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>AXI_STREAM_data_generator</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_74b5137e">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_STREAM_data_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd5373eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>AXI_STREAM_data_generator_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd5373eb</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>42d33723</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="bitString" spirit:bitStringLength="1">0x0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_74b5137e</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dfee7b6f</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_v1_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/AXI_STREAM_data_generator_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/AXI_STREAM_data_generator_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_42d33723</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">AXI_STREAM_data_generator_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>AXI_STREAM_data_generator_v1.0</xilinx:displayName>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-06-03T21:56:50Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9bec2d2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fff8bd8_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef28ba_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34f37117_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9aab57_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9ecbf4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e5becd7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16affd4f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7c7a4c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6490d22e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383478dd_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e011a4_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b04c4b0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7383a_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e1f3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15dcc408_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50fc7e03_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b8886c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f204593_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd774b9_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5da7108c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfab482_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cff60_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e18cc_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7532d50e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229157e7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@317d514d_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@515ed588_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33a700f3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@285fd26_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eae95e_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c9f8a0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47db5ec3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f5e383c_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6566d0f7_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@427ba382_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17db99ed_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@213e7c09_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@136362a3_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f299d9b_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f76128_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b99817_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9a49884_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cabf106_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5654b43f_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52830931_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1be7e2_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f9a64_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3abb1ed0_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674505cf_ARCHIVE_LOCATION">/home1/shivang/github/watchman-readout/6UVMEboard_Zynq/ip_repo/AXI_STREAM_data_generator_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="4be171f7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="7a88b135"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="13b15991"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9a194edc"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="43803604"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
