#-----------------------------------------------------------
# xsim v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun 29 16:24:00 2018
# Process ID: 2504
# Current directory: C:/Users/vsananda/work/loop_pipeline/proj_loop_pipeline/solution1/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/loop_pipeline/xsim_script.tcl}
# Log file: C:/Users/vsananda/work/loop_pipeline/proj_loop_pipeline/solution1/sim/verilog/xsim.log
# Journal file: C:/Users/vsananda/work/loop_pipeline/proj_loop_pipeline/solution1/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/loop_pipeline/xsim_script.tcl
# xsim {loop_pipeline} -autoloadwcfg -tclbatch {loop_pipeline.tcl}
Vivado Simulator 2017.4
Time resolution is 1 ps
source loop_pipeline.tcl
## log_wave -r /
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $coutputgroup]
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_return -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set A_group [add_wave_group A(memory) -into $cinputgroup]
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/A_q0 -into $A_group -radix hex
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/A_ce0 -into $A_group -color #ffff00 -radix hex
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/A_address0 -into $A_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_start -into $blocksiggroup
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_done -into $blocksiggroup
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_idle -into $blocksiggroup
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_loop_pipeline_top/AESL_inst_loop_pipeline/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_loop_pipeline_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_pipeline_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_pipeline_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_loop_pipeline_top/LENGTH_A -into $tb_portdepth_group -radix hex
## add_wave /apatb_loop_pipeline_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcoutputgroup]
## add_wave /apatb_loop_pipeline_top/ap_return -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_A_group [add_wave_group A(memory) -into $tbcinputgroup]
## add_wave /apatb_loop_pipeline_top/A_q0 -into $tb_A_group -radix hex
## add_wave /apatb_loop_pipeline_top/A_ce0 -into $tb_A_group -color #ffff00 -radix hex
## add_wave /apatb_loop_pipeline_top/A_address0 -into $tb_A_group -radix hex
## save_wave_config loop_pipeline.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 20 [0.00%] @ "163000"
// RTL Simulation : 1 / 20 [100.00%] @ "10263000"
// RTL Simulation : 2 / 20 [100.00%] @ "20338000"
// RTL Simulation : 3 / 20 [100.00%] @ "30413000"
// RTL Simulation : 4 / 20 [100.00%] @ "40488000"
// RTL Simulation : 5 / 20 [100.00%] @ "50563000"
// RTL Simulation : 6 / 20 [100.00%] @ "60638000"
// RTL Simulation : 7 / 20 [100.00%] @ "70713000"
// RTL Simulation : 8 / 20 [100.00%] @ "80788000"
// RTL Simulation : 9 / 20 [100.00%] @ "90863000"
// RTL Simulation : 10 / 20 [100.00%] @ "100938000"
// RTL Simulation : 11 / 20 [100.00%] @ "111013000"
// RTL Simulation : 12 / 20 [100.00%] @ "121088000"
// RTL Simulation : 13 / 20 [100.00%] @ "131163000"
// RTL Simulation : 14 / 20 [100.00%] @ "141238000"
// RTL Simulation : 15 / 20 [100.00%] @ "151313000"
// RTL Simulation : 16 / 20 [100.00%] @ "161388000"
// RTL Simulation : 17 / 20 [100.00%] @ "171463000"
// RTL Simulation : 18 / 20 [100.00%] @ "181538000"
// RTL Simulation : 19 / 20 [100.00%] @ "191613000"
// RTL Simulation : 20 / 20 [100.00%] @ "201688000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 201787500 ps : File "C:/Users/vsananda/work/loop_pipeline/proj_loop_pipeline/solution1/sim/verilog/loop_pipeline.autotb.v" Line 254
## quit
INFO: [Common 17-206] Exiting xsim at Fri Jun 29 16:25:15 2018...
