CRT_PLL1_HS,VAR_0
CRT_PLL1_HS_INTER_BYPASS,FUNC_0
CRT_PLL1_HS_OUTER_BYPASS,FUNC_1
CRT_PLL1_HS_POWERON,FUNC_2
readl,FUNC_3
usleep_range,FUNC_4
writel,FUNC_5
set_vclock_hisilicon,FUNC_6
dev,VAR_1
pll,VAR_2
val,VAR_3
priv,VAR_4
