[{"commit":{"message":"fix"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"72c1e4c084f7b685d2d34fe39d988b1afe0b6a3f"},{"commit":{"message":"more unnecessary mv sp to tmp register"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"}],"sha":"edf203fd98380e2b9bd494aae94f2b9bad7eaa61"},{"commit":{"message":"fix comment and remove unnecessary move sp to t0"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"c5f8886a600e677ecfc340038f79a07735281a67"},{"commit":{"message":"riscv: Clean up stack and register handling in interpreter"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/abstractInterpreter_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/frame_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/frame_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/methodHandles_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/sharedRuntime_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp"},{"filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp"}],"sha":"2e259d632338a1b2f0fd97c575dda97bacdf123f"}]