
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/omnetpp_4B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000002 cycles: 2526458 heartbeat IPC: 3.95811 cumulative IPC: 3.95811 (Simulation time: 0 hr 0 min 25 sec) 

Warmup complete CPU 0 instructions: 10000002 cycles: 2526458 (Simulation time: 0 hr 0 min 25 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 9081363 heartbeat IPC: 1.52557 cumulative IPC: 1.52557 (Simulation time: 0 hr 0 min 57 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 15617738 heartbeat IPC: 1.5299 cumulative IPC: 1.52773 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 22366194 heartbeat IPC: 1.48182 cumulative IPC: 1.51212 (Simulation time: 0 hr 2 min 10 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 29249162 heartbeat IPC: 1.45286 cumulative IPC: 1.49685 (Simulation time: 0 hr 2 min 47 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 35925824 heartbeat IPC: 1.49775 cumulative IPC: 1.49703 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 42535743 heartbeat IPC: 1.51288 cumulative IPC: 1.49965 (Simulation time: 0 hr 3 min 58 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 49177504 heartbeat IPC: 1.50562 cumulative IPC: 1.5005 (Simulation time: 0 hr 4 min 34 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 56120481 heartbeat IPC: 1.4403 cumulative IPC: 1.4927 (Simulation time: 0 hr 5 min 13 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 62549149 heartbeat IPC: 1.55553 cumulative IPC: 1.49943 (Simulation time: 0 hr 5 min 44 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 69206129 heartbeat IPC: 1.50218 cumulative IPC: 1.49971 (Simulation time: 0 hr 6 min 20 sec) 
Finished CPU 0 instructions: 100000000 cycles: 66679671 cumulative IPC: 1.49971 (Simulation time: 0 hr 6 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.49971 instructions: 100000000 cycles: 66679671
cpu0_DTLB TOTAL     ACCESS:   11661753  HIT:   10229846  MISS:    1431907
cpu0_DTLB LOAD      ACCESS:    9075231  HIT:    7644887  MISS:    1430344
cpu0_DTLB RFO       ACCESS:    2586522  HIT:    2584959  MISS:       1563
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.5956 cycles
cpu0_ITLB TOTAL     ACCESS:    7987663  HIT:    7963496  MISS:      24167
cpu0_ITLB LOAD      ACCESS:    7987663  HIT:    7963496  MISS:      24167
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 10.8407 cycles
cpu0_L1I TOTAL     ACCESS:    1939443  HIT:    1876542  MISS:      62901
cpu0_L1I LOAD      ACCESS:    1939443  HIT:    1876542  MISS:      62901
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 35.4883 cycles
cpu0_STLB TOTAL     ACCESS:    1456074  HIT:      23525  MISS:    1432549
cpu0_STLB LOAD      ACCESS:    1454511  HIT:      22779  MISS:    1431732
cpu0_STLB RFO       ACCESS:       1563  HIT:        746  MISS:        817
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 8.14582 cycles
cpu0_L1D TOTAL     ACCESS:   12423280  HIT:    9933371  MISS:    2489909
cpu0_L1D LOAD      ACCESS:    7195775  HIT:    4744590  MISS:    2451185
cpu0_L1D RFO       ACCESS:    4656584  HIT:    4618855  MISS:      37729
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     570921  HIT:     569926  MISS:        995
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 60.1785 cycles
cpu0_L2C TOTAL     ACCESS:    2633771  HIT:     114356  MISS:    2519415
cpu0_L2C LOAD      ACCESS:    2514085  HIT:      32406  MISS:    2481679
cpu0_L2C RFO       ACCESS:      37729  HIT:        794  MISS:      36935
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      80962  HIT:      80962  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        995  HIT:        194  MISS:        801
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 48.5162 cycles
LLC TOTAL     ACCESS:    2598963  HIT:    2329323  MISS:     269640
LLC LOAD      ACCESS:    2481673  HIT:    2248012  MISS:     233661
LLC RFO       ACCESS:      36935  HIT:      21508  MISS:      15427
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      79554  HIT:      59068  MISS:      20486
LLC TRANSLATION ACCESS:        801  HIT:        735  MISS:         66
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 257.024 cycles
Insertion Distribution: 
	LOAD 0 0 138319 152958 
	RFO 0 0 8427 8749 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 22271 
	 0 0 72 28 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      30747  ROW_BUFFER_MISS:     217320
 DBUS AVG_CONGESTED_CYCLE:    3.93599
 WQ ROW_BUFFER_HIT:       5647  ROW_BUFFER_MISS:      42825  FULL:         48


CPU 0 Branch Prediction Accuracy: 97.4293% MPKI: 8.26178 Average ROB Occupancy at Mispredict: 56.9227
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00037
BRANCH_INDIRECT: 0.12485
BRANCH_CONDITIONAL: 8.10493
BRANCH_DIRECT_CALL: 0.00326
BRANCH_INDIRECT_CALL: 0.00558
BRANCH_RETURN: 0.02279

