 
set ::env(PROJECT_NAME) gost28147
set ::env(DESIGN_TOP) gost_28147_89
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/gost28147/trunk/rtl/verilog
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/gost28147/trunk/rtl/verilog/gost_28147_89.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
