#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Mar  6 16:01:37 2021
# Process ID: 16556
# Current directory: D:/CELab2/ARM-Pipeline-Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14668 D:\CELab2\ARM-Pipeline-Processor\ARM-Pipeline-Processor.xpr
# Log file: D:/CELab2/ARM-Pipeline-Processor/vivado.log
# Journal file: D:/CELab2/ARM-Pipeline-Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
update_compile_order -fileset sources_1
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/Control.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/Control.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
export_ip_user_files -of_objects  [get_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ShiftLeftTwo.v] -no_script -reset -force -quiet
remove_files  D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ShiftLeftTwo.v
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ALUControl.v w ]
add_files D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/ALUControl.v
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
add_bp {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/mux.v} 30
remove_bps -file {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/mux.v} -line 30
add_bp {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/mux.v} 30
relaunch_sim
remove_bps -file {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/mux.v} -line 30
run all
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
