Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  5 16:34:32 2023
| Host         : hp-claudio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.718        0.000                      0                  583        0.132        0.000                      0                  583        4.020        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.718        0.000                      0                  582        0.132        0.000                      0                  582        4.020        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.349        0.000                      0                    1        0.474        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][0]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.727    14.528    nodeB/mem/MEM_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][3]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.727    14.528    nodeB/mem/MEM_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][4]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.727    14.528    nodeB/mem/MEM_reg[6][4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][6]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X2Y78          FDRE (Setup_fdre_C_R)       -0.727    14.528    nodeB/mem/MEM_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][1]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.632    14.623    nodeB/mem/MEM_reg[6][1]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][2]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.632    14.623    nodeB/mem/MEM_reg[6][2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][5]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.632    14.623    nodeB/mem/MEM_reg[6][5]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.494ns  (logic 0.678ns (27.182%)  route 1.816ns (72.818%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 r  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.141    11.981    nodeB/addr_counter/count_out[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.154    12.135 r  nodeB/addr_counter/MEM[6][7]_i_1/O
                         net (fo=8, routed)           0.675    12.810    nodeB/mem/MEM_reg[6][0]_0
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.593    15.016    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][7]/C
                         clock pessimism              0.275    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.632    14.623    nodeB/mem/MEM_reg[6][7]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[7][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.420ns  (logic 0.676ns (27.936%)  route 1.744ns (72.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 f  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.098    11.938    nodeB/addr_counter/count_out[2]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.152    12.090 r  nodeB/addr_counter/MEM[7][7]_i_1/O
                         net (fo=8, routed)           0.645    12.736    nodeB/mem/MEM_reg[7][0]_0
    SLICE_X4Y77          FDRE                                         r  nodeB/mem/MEM_reg[7][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.589    15.012    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  nodeB/mem/MEM_reg[7][0]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.631    14.604    nodeB/mem/MEM_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 nodeB/addr_counter/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[7][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.420ns  (logic 0.676ns (27.936%)  route 1.744ns (72.064%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns = ( 10.316 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLOCK (IN)
                         net (fo=0)                   0.000     5.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.713    10.316    nodeB/addr_counter/CLOCK_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nodeB/addr_counter/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.524    10.840 f  nodeB/addr_counter/count_reg[0]/Q
                         net (fo=45, routed)          1.098    11.938    nodeB/addr_counter/count_out[2]
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.152    12.090 r  nodeB/addr_counter/MEM[7][7]_i_1/O
                         net (fo=8, routed)           0.645    12.736    nodeB/mem/MEM_reg[7][0]_0
    SLICE_X4Y77          FDRE                                         r  nodeB/mem/MEM_reg[7][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.589    15.012    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  nodeB/mem/MEM_reg[7][1]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X4Y77          FDRE (Setup_fdre_C_R)       -0.631    14.604    nodeB/mem/MEM_reg[7][1]
  -------------------------------------------------------------------
                         required time                         14.604    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 nodeA/uart/tfSReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeA/uart/tfSReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.571     1.490    nodeA/uart/CLOCK_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  nodeA/uart/tfSReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  nodeA/uart/tfSReg_reg[5]/Q
                         net (fo=1, routed)           0.087     1.718    nodeA/uart/tfSReg[5]
    SLICE_X10Y85         LUT3 (Prop_lut3_I2_O)        0.048     1.766 r  nodeA/uart/tfSReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.766    nodeA/uart/tfSReg[4]_i_1_n_0
    SLICE_X10Y85         FDRE                                         r  nodeA/uart/tfSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.841     2.006    nodeA/uart/CLOCK_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  nodeA/uart/tfSReg_reg[4]/C
                         clock pessimism             -0.502     1.503    
    SLICE_X10Y85         FDRE (Hold_fdre_C_D)         0.131     1.634    nodeA/uart/tfSReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 nodeB/uart/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.594     1.513    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nodeB/uart/rdReg_reg[0]/Q
                         net (fo=8, routed)           0.127     1.781    nodeB/mem/Q[0]
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.865     2.030    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  nodeB/mem/MEM_reg[6][0]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.059     1.609    nodeB/mem/MEM_reg[6][0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 load_btn/FSM_sequential_BTN_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            load_btn/FSM_sequential_BTN_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.568     1.487    load_btn/CLOCK_IBUF_BUFG
    SLICE_X13Y81         FDRE                                         r  load_btn/FSM_sequential_BTN_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y81         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  load_btn/FSM_sequential_BTN_state_reg[0]/Q
                         net (fo=4, routed)           0.120     1.749    load_btn/BTN_state__0[0]
    SLICE_X12Y81         LUT6 (Prop_lut6_I1_O)        0.045     1.794 r  load_btn/FSM_sequential_BTN_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.794    load_btn/FSM_sequential_BTN_state[1]_i_1__0_n_0
    SLICE_X12Y81         FDRE                                         r  load_btn/FSM_sequential_BTN_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.837     2.002    load_btn/CLOCK_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  load_btn/FSM_sequential_BTN_state_reg[1]/C
                         clock pessimism             -0.501     1.500    
    SLICE_X12Y81         FDRE (Hold_fdre_C_D)         0.120     1.620    load_btn/FSM_sequential_BTN_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 nodeB/uart/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/rdReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.306%)  route 0.105ns (42.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.594     1.513    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X7Y79          FDRE                                         r  nodeB/uart/rdSReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nodeB/uart/rdSReg_reg[1]/Q
                         net (fo=2, routed)           0.105     1.759    nodeB/uart/p_6_in11_in
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.863     2.028    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[1]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.047     1.574    nodeB/uart/rdReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nodeB/uart/rdSReg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/rdReg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.594     1.513    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nodeB/uart/rdSReg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nodeB/uart/rdSReg_reg[6]/Q
                         net (fo=2, routed)           0.112     1.790    nodeB/uart/p_1_in9_in
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.863     2.028    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[6]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.076     1.603    nodeB/uart/rdReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nodeB/uart/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/rdReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.594     1.513    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y79          FDRE                                         r  nodeB/uart/rdSReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y79          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  nodeB/uart/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.112     1.790    nodeB/uart/p_3_in13_in
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.863     2.028    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X5Y79          FDRE (Hold_fdre_C_D)         0.075     1.602    nodeB/uart/rdReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 nodeB/cu/FSM_onehot_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/cu/en_rd_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.595     1.514    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  nodeB/cu/FSM_onehot_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nodeB/cu/FSM_onehot_curr_reg[2]/Q
                         net (fo=2, routed)           0.125     1.781    nodeB/cu/FSM_onehot_curr_reg_n_0_[2]
    SLICE_X4Y80          FDRE                                         r  nodeB/cu/en_rd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.864     2.029    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  nodeB/cu/en_rd_reg/C
                         clock pessimism             -0.514     1.514    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.072     1.586    nodeB/cu/en_rd_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 nodeB/uart/rdReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/mem/MEM_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.540%)  route 0.138ns (49.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.594     1.513    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  nodeB/uart/rdReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  nodeB/uart/rdReg_reg[0]/Q
                         net (fo=8, routed)           0.138     1.792    nodeB/mem/Q[0]
    SLICE_X4Y78          FDRE                                         r  nodeB/mem/MEM_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.862     2.027    nodeB/mem/CLOCK_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  nodeB/mem/MEM_reg[3][0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X4Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    nodeB/mem/MEM_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 nodeB/cu/FSM_onehot_curr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/cu/FSM_onehot_curr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.405%)  route 0.144ns (50.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.595     1.514    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  nodeB/cu/FSM_onehot_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  nodeB/cu/FSM_onehot_curr_reg[1]/Q
                         net (fo=3, routed)           0.144     1.800    nodeB/cu/FSM_onehot_curr_reg_n_0_[1]
    SLICE_X4Y80          FDRE                                         r  nodeB/cu/FSM_onehot_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.864     2.029    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  nodeB/cu/FSM_onehot_curr_reg[2]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X4Y80          FDRE (Hold_fdre_C_D)         0.070     1.597    nodeB/cu/FSM_onehot_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 nodeB/uart/FSM_onehot_strCur_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/FSM_onehot_strCur_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.246ns (74.207%)  route 0.086ns (25.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.596     1.515    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  nodeB/uart/FSM_onehot_strCur_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.148     1.663 r  nodeB/uart/FSM_onehot_strCur_reg[1]/Q
                         net (fo=3, routed)           0.086     1.749    nodeB/uart/FSM_onehot_strCur_reg_n_0_[1]
    SLICE_X6Y81          LUT6 (Prop_lut6_I1_O)        0.098     1.847 r  nodeB/uart/FSM_onehot_strCur[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    nodeB/uart/FSM_onehot_strCur[2]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  nodeB/uart/FSM_onehot_strCur_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.865     2.030    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  nodeB/uart/FSM_onehot_strCur_reg[2]/C
                         clock pessimism             -0.514     1.515    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.121     1.636    nodeB/uart/FSM_onehot_strCur_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y86    load_btn/count_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y85    load_btn/count_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y82    load_btn/count_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y86    load_btn/count_reg[20]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y86    load_btn/count_reg[21]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y86    load_btn/count_reg[22]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y86    load_btn/count_reg[23]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y88    load_btn/count_reg[24]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y88    load_btn/count_reg[25]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     nodeB/uart/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     nodeB/uart/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y83     nodeB/addr_counter/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y83     nodeB/addr_counter/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y83     nodeB/addr_counter/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y83     nodeB/addr_counter/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     nodeB/addr_counter/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     nodeB/addr_counter/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X0Y84     nodeB/addr_counter/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y84     nodeB/addr_counter/count_reg[20]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     nodeB/uart/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y81     nodeB/uart/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    load_btn/count_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    load_btn/count_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    load_btn/count_reg[3]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y91     nodeA/addr_counter/count_reg[21]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y92     nodeA/addr_counter/count_reg[26]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y92     nodeA/addr_counter/count_reg[27]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X8Y91     nodeA/addr_counter/count_reg[28]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X12Y82    load_btn/count_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.349ns  (required time - arrival time)
  Source:                 nodeB/cu/rd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/RDA_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.101ns  (logic 0.419ns (38.071%)  route 0.682ns (61.929%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.712     5.315    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  nodeB/cu/rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.419     5.734 f  nodeB/cu/rd_reg/Q
                         net (fo=2, routed)           0.682     6.415    nodeB/uart/rd
    SLICE_X6Y80          FDCE                                         f  nodeB/uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         1.592    15.015    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  nodeB/uart/RDA_reg/C
                         clock pessimism              0.276    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X6Y80          FDCE (Recov_fdce_C_CLR)     -0.491    14.764    nodeB/uart/RDA_reg
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  8.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 nodeB/cu/rd_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nodeB/uart/RDA_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.822%)  route 0.240ns (65.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.595     1.514    nodeB/cu/CLOCK_IBUF_BUFG
    SLICE_X5Y80          FDRE                                         r  nodeB/cu/rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y80          FDRE (Prop_fdre_C_Q)         0.128     1.642 f  nodeB/cu/rd_reg/Q
                         net (fo=2, routed)           0.240     1.882    nodeB/uart/rd
    SLICE_X6Y80          FDCE                                         f  nodeB/uart/RDA_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLOCK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=302, routed)         0.864     2.029    nodeB/uart/CLOCK_IBUF_BUFG
    SLICE_X6Y80          FDCE                                         r  nodeB/uart/RDA_reg/C
                         clock pessimism             -0.500     1.528    
    SLICE_X6Y80          FDCE (Remov_fdce_C_CLR)     -0.120     1.408    nodeB/uart/RDA_reg
  -------------------------------------------------------------------
                         required time                         -1.408    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.474    





