@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: FX1171 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":5485:4:5485:9|Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. 
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":565:2:565:16|Tristate driver MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":112:2:112:16|Tristate driver MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":447:2:447:12|Tristate driver MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":448:2:448:14|Tristate driver MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":448:2:448:14|Tristate driver MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":449:2:449:14|Tristate driver MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":450:2:450:15|Tristate driver MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: MO111 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":917:2:917:15|Tristate driver MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_upsizing.v":136:6:136:15|Removing instance genblk2\.user_block (in view: work.caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":637:4:637:15|Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\masterconvertor.v":871:4:871:10|Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slaveconvertor.v":522:4:522:9|Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\coreaxi4interconnect.v":9615:2:9615:6|Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_clk.v":583:6:583:19|Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_iog_ctrl_sm.v":234:3:234:8|Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\tip_ctrl_blk.v":788:8:788:14|Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\tip_ctrl_blk.v":677:7:677:12|Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\coreddr_tip_int.v":887:2:887:16|Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z73(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_0_ctrl\ddr3_0_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0_ddrphy_blk\lane_1_ctrl\ddr3_0_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v":123:12:123:32|Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\work\ddr3_0\ddr3_0.v":2844:0:2844:16|Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[2\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[3\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[4\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[5\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[7\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6740:6:6740:31|Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":6666:2:6666:23|Removing instance u_miv_rv32_irq_reg_ext (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13336:2:13336:22|Removing instance u_opsrv_parity_en_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13539:4:13539:41|Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_corr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13558:4:13558:43|Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_uncorr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14321:4:14321:23|Removing instance gen_pri_arb\[0\]\.u_miv_rv32_fixed_arb (in view: work.miv_rv32_rr_pri_arb_1s_1s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6665:2:6665:23|Removing instance u_strb_to_addr_udma_rd (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6813:2:6813:23|Removing instance u_strb_to_addr_udma_wr (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\dwc_upconv_wchan_hold_reg.v":81:2:81:7|Removing sequential instance wlen_mst_out[7:0] (in view: work.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14358:2:14358:7|Removing sequential instance sel_reg[2:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":14358:2:14358:7|Removing sequential instance sel_reg[1:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_fifo.v":111:0:111:5|Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTI0I (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":1613:0:1613:5|Removing sequential instance CUARTIO0 (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\fifo_ctrl.v":98:0:98:5|Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\apb_if.v":206:3:206:8|Removing sequential instance visual_Start_current[2:0] (in view: work.APB_IF(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":71:20:71:31|Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.
@N: BN115 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":72:25:72:41|Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\trn_cmdaddr.v":707:0:707:5|Removing sequential instance outdly_0_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":6229:2:6229:7|Removing sequential instance paddr_p (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":12:0:12:5|Removing sequential instance noise_detect_flag (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance data_1[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[0] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[1] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[2] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[3] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[4] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[5] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[6] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\rdlvl_sms.v":205:2:205:3|Removing sequential instance apb_data_out_1[7] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Removing sequential instance cal_init_mr_w_req (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\ddr4_vref.v":59:0:59:5|Removing sequential instance cal_init_mr_wr_data_1[7:0] (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\core_merged\miv_rv32_core_merged.v":9087:2:9087:7|Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z77(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":19:0:19:5|Removing sequential instance data_1[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance data_0[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":13015:7:13015:15|Removing sequential instance genblk3\.gen_ir_and_Instruction_register_active_high\.gen_ir_and_Instruction_register_active_low\.dr_tdo (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":19:0:19:5|Removing sequential instance data_0[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":630:0:630:5|Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1532:3:1532:8|Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\phy_sig_mod.v":622:1:622:6|Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\flag_generator.v":45:0:45:5|Removing sequential instance sample_reg (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\corespi\5.2.104\rtl\vlog\core\spi_chanctrl.v":416:0:416:5|Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\gate_training.v":1403:3:1403:8|Removing sequential instance gt_error (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1573:3:1573:8|Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":1608:3:1608:8|Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreddr_tip\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v":800:3:800:8|Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: FX1184 |Applying syn_allowed_resources blockrams=952 on top level netlist top 
@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
@N: BN225 |Writing default property annotation file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top.sap.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_1(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_0(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_75s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_4s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_1(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_0(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_70s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\regslicefull.v":185:1:185:6|There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":12852:12:12852:20|There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\microsemi\miv\miv_rv32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v":11826:0:11826:8|There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.
@N: MO225 :"c:\libero_projects\pf_mi_v_tut\component\work\uart_apb\uart_apb_0\rtl\vlog\core_obfuscated\rx_async.v":871:0:871:5|There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.
