# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CipherComm_FPGA.srcs/sources_1/new/decoding_layer.vhd" \
"../../../../CipherComm_FPGA.srcs/sim_1/new/tb_decoding_layer.vhd" \

# Do not sort compile order
nosort
