// Seed: 2483493984
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  inout tri0 id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = -1 < id_8[1'b0];
  assign id_1 = -1 + id_1;
  reg id_12;
  ;
  always @(|id_1 or posedge id_8) id_12 <= #1 -1'b0;
endmodule
module module_1 #(
    parameter id_13 = 32'd7,
    parameter id_4  = 32'd11,
    parameter id_6  = 32'd69,
    parameter id_8  = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6,
    id_7,
    _id_8,
    id_9
);
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  output wire _id_6;
  input wire id_5;
  inout wire _id_4;
  inout logic [7:0] id_3;
  inout tri0 id_2;
  module_0 modCall_1 (
      id_2,
      id_9,
      id_2,
      id_2,
      id_2,
      id_2,
      id_7,
      id_3,
      id_5,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
  input logic [7:0] id_1;
  assign id_2 = id_3[1] ? -1 : id_1;
  logic [-1 : id_6  +  -1] id_10;
  ;
  localparam id_11 = ~1;
  assign id_2 = id_1[id_8];
  logic id_12 = -1 + -1, _id_13;
  wire [id_4 : id_13] id_14;
  timeprecision 1ps;
endmodule
