
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: WIN7-2020MEADRD

Implementation : synthesis

# Written on Wed Aug  4 11:32:32 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "D:\820\igloo\soc\sdio25\designer\u8\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                                         Requested     Requested     Clock        Clock                   Clock
Level     Clock                                                         Frequency     Period        Type         Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       sdclk_n                                                       62.5 MHz      16.000        declared     u8grps_4                532  
                                                                                                                                              
0 -       mclk4549                                                      62.5 MHz      16.000        declared     u8grps_3                270  
                                                                                                                                              
0 -       mclk                                                          125.0 MHz     8.000         declared     u8grps_2                2    
                                                                                                                                              
0 -       wavegen|pclk_div2_inferred_clock                              100.0 MHz     10.000        inferred     Inferred_clkgroup_8     3672 
                                                                                                                                              
0 -       adc96|clkd16_inferred_clock                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7     114  
                                                                                                                                              
0 -       u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_0     113  
                                                                                                                                              
0 -       u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_1     15   
                                                                                                                                              
0 -       u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_9     5    
                                                                                                                                              
0 -       adc96|clkd2_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_4     1    
                                                                                                                                              
0 -       adc96|clkd4_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_5     1    
                                                                                                                                              
0 -       adc96|clkd8_inferred_clock                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_6     1    
                                                                                                                                              
0 -       test|c1_inferred_clock                                        100.0 MHz     10.000        inferred     Inferred_clkgroup_2     1    
                                                                                                                                              
0 -       test|c2_inferred_clock                                        100.0 MHz     10.000        inferred     Inferred_clkgroup_3     1    
==============================================================================================================================================


Clock Load Summary
******************

                                                              Clock     Source                                                       Clock Pin                                        Non-clock Pin                           Non-clock Pin                                              
Clock                                                         Load      Pin                                                          Seq Example                                      Seq Example                             Comb Example                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
sdclk_n                                                       532       test_0.UCK3.Y(CLKINT_PRESERVE)                               test_0.u100.no_crc.C                             -                                       test_0.u100.uctrl.ufifo.sdclk_n_1.I[0](keepbuf)            
                                                                                                                                                                                                                                                                                         
mclk4549                                                      270       test_0.UCK1.Y(CLKINT_PRESERVE)                               test_0.UADC.clkd2.C                              -                                       test_0.u100.uctrl.ufifo.mclk_1.I[0](keepbuf)               
                                                                                                                                                                                                                                                                                         
mclk                                                          2         mclk(port)                                                   test_0.c1.C                                      -                                       -                                                          
                                                                                                                                                                                                                                                                                         
wavegen|pclk_div2_inferred_clock                              3672      test_0.uGEN_DDS.U100.pclk_div2.Q[0](dffr)                    test_0.uGEN_DDS.U100.xstart[39:0].C              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd16_inferred_clock                                   114       test_0.UADC.clkd16.Q[0](dffr)                                test_0.u_pcm_tx.d1.C                             test_0.u100.UADC.sync_bck[2:0].D[0]     test_0.UDAT20.I(IOBUF)                                     
                                                                                                                                                                                                                                                                                         
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       113       u8_sb_0.CCC_0.CCC_INST.GL0(CCC)                              u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST.CLK_BASE     -                                       u8_sb_0.CCC_0.GL0_INST.I(BUFG)                             
                                                                                                                                                                                                                                                                                         
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     15        u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ.CLKOUT(RCOSC_25_50MHZ)     u8_sb_0.CORERESETP_0.release_sdif0_core.C        -                                       u8_sb_0.FABOSC_0.I_RCOSC_25_50MHZ_FAB.A(RCOSC_25_50MHZ_FAB)
                                                                                                                                                                                                                                                                                         
u8|sdclk                                                      5         sdclk(port)                                                  test_0.u100.cmd0.C                               -                                       test_0.ns.I[0](inv)                                        
                                                                                                                                                                                                                                                                                         
adc96|clkd2_inferred_clock                                    1         test_0.UADC.clkd2.Q[0](dffr)                                 test_0.UADC.clkd4.C                              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd4_inferred_clock                                    1         test_0.UADC.clkd4.Q[0](dffr)                                 test_0.UADC.clkd8.C                              -                                       -                                                          
                                                                                                                                                                                                                                                                                         
adc96|clkd8_inferred_clock                                    1         test_0.UADC.clkd8.Q[0](dffr)                                 test_0.UADC.clkd16.C                             -                                       -                                                          
                                                                                                                                                                                                                                                                                         
test|c1_inferred_clock                                        1         test_0.c1.Q[0](dff)                                          test_0.c2.C                                      -                                       -                                                          
                                                                                                                                                                                                                                                                                         
test|c2_inferred_clock                                        1         test_0.c2.Q[0](dff)                                          test_0.c3.C                                      -                                       -                                                          
=========================================================================================================================================================================================================================================================================================
