# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1960 0.000128 2048 330 1020 144512 11.5777 14.3604 311.674 419.447 757.141 757.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 300 0.000256 2048 92 930 4096 22.4727 7.06349 10.1183 209.192 249.008 249.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 740 6.4e-05 4096 210 2150 201728 121.806 55.5996 2214.31 1676.74 4068.62 4068.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 0.000256 1024 220 890 72192 2.91213 3.41069 65.3407 104.815 176.549 176.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 410 0.000128 512 140 450 24576 18.1377 3.41203 6.88054 104.683 133.347 133.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 6.4e-05 2048 100 2390 157696 79.688 28.2911 935.336 835.805 1879.31 1879.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 6.4e-05 512 140 310 241664 16.6927 6.70765 49.1543 209.082 281.851 282.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 610 6.4e-05 512 155 250 180224 23.8585 6.70698 28.6195 209.091 268.518 268.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1630 0.000512 512 420 330 33280 1.15648 0.82944 6.12653 26.9164 35.1289 35.2188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1950 0.000128 512 310 300 144384 5.37085 3.41206 25.8909 104.969 139.769 139.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1960 0.000128 2048 330 1020 144432 11.6081 14.3749 354.125 419.296 799.484 799.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 300 0.000256 2048 92 930 3456 22.4724 6.96502 9.78422 207.495 246.879 247.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 740 6.4e-05 4096 210 2150 201600 122.084 55.7056 2510.73 1676.24 4364.92 4365.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 0.000256 1024 220 890 72288 2.92125 3.4248 76.1815 105.101 187.7 187.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 410 0.000128 512 140 450 18432 17.6707 3.35027 6.05296 99.1891 126.499 126.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 6.4e-05 2048 100 2390 156672 80.0399 28.3282 1076.33 835.073 2019.96 2020.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 6.4e-05 512 140 310 239616 16.5934 6.66067 55.4846 209.7 288.646 288.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 610 6.4e-05 512 155 250 175104 23.4515 6.58122 31.7919 204.406 266.469 266.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1630 0.000512 512 420 330 33120 1.15485 0.832864 6.96765 26.281 35.3337 35.4239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1950 0.000128 512 310 300 144576 5.37395 3.41494 29.5912 104.932 143.44 143.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1960 0.000128 2048 330 1020 144480 11.5716 14.4197 370.323 419.179 815.577 815.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 300 0.000256 2048 92 930 3840 22.2612 6.93126 11.203 206.335 246.897 247.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 740 6.4e-05 4096 210 2150 200960 121.963 55.683 2607.57 1675.61 4461 4461.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 0.000256 1024 220 890 72160 2.9111 3.41197 79.7025 104.947 191.043 191.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 410 0.000128 512 140 450 20480 18.286 3.40173 6.99882 103.24 132.166 132.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 6.4e-05 2048 100 2390 158720 79.6999 28.3859 1135.27 837.907 2081.45 2081.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 6.4e-05 512 140 310 240640 16.8781 6.72563 58.3896 209.629 291.837 292.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 610 6.4e-05 512 155 250 174080 23.938 6.62387 32.9569 206.329 270.089 270.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1630 0.000512 512 420 330 32960 1.15693 0.831488 7.26995 26.1607 35.5209 35.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1950 0.000128 512 310 300 144640 5.3671 3.41894 31.082 104.905 144.901 145.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1960 0.000128 2048 330 1020 144384 11.5404 14.4069 345.079 419.364 790.473 790.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 300 0.000256 2048 92 930 3072 22.338 6.95706 8.64646 206.53 244.629 244.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 740 6.4e-05 4096 210 2150 201216 121.652 55.5848 2431.54 1674.21 4283.15 4283.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 0.000256 1024 220 890 72192 2.90502 3.40797 73.3761 104.946 184.709 184.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 410 0.000128 512 140 450 12288 18.2473 3.34486 4.06074 99.2066 125.095 125.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 6.4e-05 2048 100 2390 156672 79.4508 28.1398 1044.49 833.072 1985.35 1985.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 6.4e-05 512 140 310 233472 16.822 6.61613 52.4054 206.362 282.421 282.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 610 6.4e-05 512 155 250 172032 24.0895 6.61162 30.6136 206.368 267.922 268.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1630 0.000512 512 420 330 33024 1.15142 0.827392 6.80947 26.2336 35.12 35.2113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1950 0.000128 512 310 300 144384 5.36358 3.41197 28.9146 104.818 142.632 142.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1960 0.000128 2048 330 1020 144400 11.6409 14.3892 349.147 419.16 794.415 794.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 300 0.000256 2048 92 930 3200 22.422 6.95366 9.17114 206.57 245.287 245.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 740 6.4e-05 4096 210 2150 201600 122.026 55.7419 2464.21 1675.44 4317.59 4317.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 0.000256 1024 220 890 72200 2.92435 3.42221 74.9347 106.013 187.367 187.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 410 0.000128 512 140 450 12800 19.0602 3.40256 4.28669 103.337 130.324 130.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 6.4e-05 2048 100 2390 156800 79.891 28.2315 1057.74 834.187 2000.24 2000.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 6.4e-05 512 140 310 236800 16.6346 6.63478 54.1239 206.456 284.063 284.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 610 6.4e-05 512 155 250 166400 24.7421 6.63392 29.9837 206.401 268.009 268.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1630 0.000512 512 420 330 33200 1.15754 0.831488 6.96634 26.2492 35.3047 35.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1950 0.000128 512 310 300 144000 5.39738 3.41907 29.2645 104.898 143.108 143.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1960 0.000128 2048 330 1020 144480 11.563 14.3748 359.721 419.109 804.845 804.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 300 0.000256 2048 92 930 3584 22.3917 6.94573 10.4885 207.073 247.057 247.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 740 6.4e-05 4096 210 2150 200704 121.873 55.668 2510.65 1672.8 4361.15 4361.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 0.000256 1024 220 890 72128 2.90406 3.41203 77.2587 104.793 188.44 188.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 410 0.000128 512 140 450 14336 17.4806 3.25632 4.92563 96.3781 122.276 122.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 420 6.4e-05 2048 100 2390 157696 79.8435 28.3506 1091.83 836.483 2036.7 2036.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 6.4e-05 512 140 310 236544 16.7088 6.64755 55.7603 206.879 286.208 286.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 610 6.4e-05 512 155 250 172032 23.2639 6.56797 31.8549 203.995 265.919 266.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1630 0.000512 512 420 330 32704 1.14755 0.8192 7.04934 26.0483 35.1621 35.2543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1950 0.000128 512 310 300 144256 5.36134 3.41046 30.266 104.741 143.909 144.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1960 0.000128 2048 330 1020 144240 11.5915 14.3996 360.678 418.765 805.515 805.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 300 0.000256 2048 92 930 3840 22.3243 6.95706 11.274 206.394 247.111 247.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 740 6.4e-05 4096 210 2150 199680 122.194 55.6175 2517.68 1668.58 4364.23 4364.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 0.000256 1024 220 890 72240 2.92474 3.42426 77.8129 106.608 190.841 190.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 410 0.000128 512 140 450 15360 18.8108 3.40157 5.28019 103.241 130.971 131.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 6.4e-05 2048 100 2390 157440 79.905 28.364 1095.6 835.127 2039.19 2039.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 6.4e-05 512 140 310 238080 16.5308 6.63523 56.1145 206.181 285.67 285.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 610 6.4e-05 512 155 250 168960 24.4479 6.63802 31.5049 206.292 269.123 269.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1630 0.000512 512 420 330 33120 1.15898 0.829952 7.19648 26.6389 35.9252 36.0185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1950 0.000128 512 310 300 144000 5.3736 3.42006 30.4602 104.474 143.857 143.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1960 0.000128 2048 330 1020 144128 11.5445 14.3586 347.628 418.972 792.582 792.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 300 0.000256 2048 92 930 4096 22.5039 7.04304 11.5194 209.385 250.609 250.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 740 6.4e-05 4096 210 2150 200704 121.653 55.5374 2446.17 1671.98 4295.51 4295.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 0.000256 1024 220 890 71936 2.90406 3.41021 75.558 104.763 186.707 186.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 410 0.000128 512 140 450 16384 17.8524 3.34438 5.43536 99.2356 126.102 126.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 420 6.4e-05 2048 100 2390 155648 80.0322 28.2533 1047.41 835.999 1991.88 1992.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 6.4e-05 512 140 310 237568 17.0004 6.70595 54.6034 209.235 287.755 287.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 610 6.4e-05 512 155 250 180224 23.8586 6.70909 32.4587 210.774 274.033 274.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1630 0.000512 512 420 330 33280 1.15405 0.833056 6.97546 26.3429 35.3998 35.4927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1950 0.000128 512 310 300 143360 5.36717 3.40992 29.1493 104.677 142.731 142.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1960 0.000128 2048 330 1020 144000 11.5422 14.5347 350.341 419.187 795.687 795.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 300 0.000256 2048 92 930 3072 22.3808 6.93766 8.95139 206.835 245.271 245.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 740 6.4e-05 4096 210 2150 199680 121.427 55.3668 2455.72 1666.84 4299.52 4299.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 0.000256 1024 220 890 71808 2.89622 3.4039 75.1245 106.024 187.521 187.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 410 0.000128 512 140 450 0 3.34826 0.005728 99.2039 102.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 420 6.4e-05 2048 100 2390 153600 79.3025 31.2666 1041.09 924.478 2076.44 1973.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 6.4e-05 512 140 310 233472 16.85 6.61805 53.8299 206.475 283.983 284.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 610 6.4e-05 512 155 250 147456 24.7994 6.53478 27.0165 198.235 256.823 257.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1630 0.000512 512 420 330 32256 1.15043 0.817792 6.82285 26.0448 34.9308 35.0248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1950 0.000128 512 310 300 142848 5.36035 3.40483 29.4027 104.394 142.69 142.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1960 0.000128 2048 330 1020 144400 11.6061 14.3804 375.32 419.424 820.813 820.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 300 0.000256 2048 92 930 3200 22.4433 6.94774 9.96317 206.825 246.341 246.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 740 6.4e-05 4096 210 2150 198400 122.157 55.545 2596.03 1667.39 4441.28 4441.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 0.000256 1024 220 890 71600 2.91021 3.41478 80.1301 104.54 191.066 191.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 410 0.000128 512 140 450 0 3.40541 0.004768 103.32 106.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 420 6.4e-05 2048 100 2390 153600 79.5115 31.3794 1117.17 928.523 2156.88 2050.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 6.4e-05 512 140 310 230400 17.1307 6.62874 57.0571 206.527 287.557 287.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 610 6.4e-05 512 155 250 153600 25.8419 6.62992 30.0866 206.46 269.256 269.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1630 0.000512 512 420 330 32800 1.15507 0.821248 7.43507 26.048 35.5615 35.6512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1950 0.000128 512 310 300 142400 5.38442 3.41914 31.2455 104.427 144.602 144.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1960 0.000128 2048 330 1020 143872 11.533 14.3647 440.545 418.297 884.821 884.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 300 0.000256 2048 92 930 4096 22.534 7.12736 14.0718 209.558 253.456 253.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 740 6.4e-05 4096 210 2150 200704 121.604 55.5496 3083.35 1671.29 4931.97 4932.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 0.000256 1024 220 890 71680 2.90874 3.41539 94.217 104.835 205.445 205.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 410 0.000128 512 140 450 0 2.91178 0.004448 88.1704 91.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 420 6.4e-05 2048 100 2390 155648 80.005 31.1578 1321.21 925.642 2358.3 2267.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 6.4e-05 512 140 310 229376 17.5958 6.70515 66.8493 209.067 300.428 300.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 610 6.4e-05 512 155 250 163840 23.3032 7.10998 37.8876 198.095 266.637 266.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1630 0.000512 512 420 330 31744 1.13952 0.81056 8.57526 25.7229 36.3493 36.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1950 0.000128 512 310 300 143360 5.37264 3.42096 37.4482 104.709 151.084 151.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1960 0.000128 2048 330 1020 144640 11.5841 14.3872 577.18 419.412 1022.65 1022.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 300 0.000256 2048 92 930 4608 22.3829 7.0159 18.4584 209.134 257.152 257.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 740 6.4e-05 4096 210 2160 201728 121.787 55.5853 3874.05 1676.99 5728.58 5728.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1620 0.000256 1024 220 885 72384 2.91107 3.4176 63.9799 107.561 177.945 178.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 410 0.000128 512 140 450 20480 18.518 3.40934 5.66352 104.674 132.513 132.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 420 6.4e-05 2048 100 2385 158720 79.6749 28.3196 927.077 838.518 1873.78 1873.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 6.4e-05 512 140 315 239616 16.821 6.70845 86.4829 209.095 319.319 319.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 610 6.4e-05 512 155 255 180224 23.9121 6.70426 53.918 209.104 293.884 294.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1630 0.000512 512 420 330 33024 1.15034 0.832672 6.91027 27.5552 36.5459 36.6402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1950 0.000128 512 310 300 144384 5.35514 3.40992 27.6467 104.963 141.503 141.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1960 0.000128 2048 330 1020 144640 11.6244 14.4044 304.307 419.081 749.502 749.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 300 0.000256 2048 92 930 4480 22.5853 7.04906 17.7089 209.663 257.163 257.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 740 6.4e-05 4096 210 2160 201600 122.255 55.6968 2174.73 1675.45 4028.3 4028.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1620 0.000256 1024 220 885 72400 2.92742 3.42528 64.9299 105.316 176.673 176.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 410 0.000128 512 140 450 15360 18.7727 3.3991 4.38416 103.219 130.018 130.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 420 6.4e-05 2048 100 2385 158720 79.9536 28.3483 935.995 837.827 1882.32 1882.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 6.4e-05 512 140 315 240640 16.9116 6.73494 48.6882 209.604 282.157 282.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 610 6.4e-05 512 155 255 179200 24.1402 6.73037 35.2634 209.62 275.991 276.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1630 0.000512 512 420 330 32960 1.15299 0.831488 6.84685 26.9502 35.8795 35.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1950 0.000128 512 310 300 144320 5.3848 3.41965 27.3889 104.879 141.205 141.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1960 0.000128 2048 330 1020 144672 11.5948 14.41 303.055 419.18 748.32 748.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 300 0.000256 2048 92 930 3840 22.466 6.99392 9.43158 208.321 247.378 247.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 740 6.4e-05 4096 210 2160 201216 121.95 55.6418 2162.9 1672.71 4013.37 4013.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1620 0.000256 1024 220 885 72384 2.91306 3.4201 64.6199 105.095 176.121 176.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 410 0.000128 512 140 450 18432 18.4599 3.39558 5.22022 103.223 130.534 130.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 6.4e-05 2048 100 2385 158208 79.8593 28.3136 929.838 836.533 1874.73 1874.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 6.4e-05 512 140 315 239616 16.723 6.68896 47.7856 208.233 279.637 279.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 610 6.4e-05 512 155 255 172032 24.1201 6.62528 33.9383 207.078 272.001 272.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1630 0.000512 512 420 330 33024 1.15373 0.833664 6.03571 26.3229 34.4474 34.5402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1950 0.000128 512 310 300 144000 5.37222 3.41178 25.6326 104.718 139.271 139.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1960 0.000128 2048 330 1020 144592 11.6091 14.3772 310.422 418.915 755.404 755.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 300 0.000256 2048 92 930 4480 22.54 7.05494 11.2042 209.31 250.272 250.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 740 6.4e-05 4096 210 2160 201600 122.093 55.706 2219.77 1672.31 4070.04 4070.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 0.000256 1024 220 885 72352 2.92147 3.4263 65.2113 104.872 176.504 176.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 410 0.000128 512 140 450 14336 18.4896 3.37101 4.25754 101.146 127.502 127.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 6.4e-05 2048 100 2385 157696 80.1044 28.4119 949.257 836.333 1894.29 1894.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 6.4e-05 512 140 315 240128 16.9255 6.72835 50.1169 209.408 283.391 283.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 610 6.4e-05 512 155 255 172032 24.2956 6.64781 28.3669 206.824 266.368 266.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1630 0.000512 512 420 330 33152 1.15747 0.831904 6.25504 26.8169 35.162 35.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1950 0.000128 512 310 300 143808 5.39008 3.41478 26.29 104.686 139.912 140.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1960 0.000128 2048 330 1020 144640 11.5697 14.4034 320.409 419.205 765.667 765.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 300 0.000256 2048 92 930 4096 22.4848 7.05558 10.6354 209.29 249.629 249.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 740 6.4e-05 4096 210 2160 201728 121.735 55.6162 2267.29 1675.81 4120.62 4120.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 0.000256 1024 220 885 72192 2.91021 3.41158 67.6282 107.073 181.094 181.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 410 0.000128 512 140 450 16384 18.9562 3.41197 4.91878 104.62 132.147 132.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 6.4e-05 2048 100 2385 157696 79.609 28.2465 959.263 835.245 1902.56 1902.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 6.4e-05 512 140 315 237568 16.9982 6.71072 50.424 208.966 283.312 283.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 610 6.4e-05 512 155 255 180224 23.8686 6.70797 30.3929 208.986 270.198 270.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1630 0.000512 512 420 330 33024 1.1569 0.8312 6.36422 26.9744 35.4243 35.5272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1950 0.000128 512 310 300 144384 5.3719 3.41078 27.1492 104.914 140.975 141.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1960 0.000128 2048 330 1020 144576 11.5882 14.374 361.681 419.053 806.778 806.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 300 0.000256 2048 92 930 3456 22.474 6.96189 10.3002 207.373 247.27 247.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 740 6.4e-05 4096 210 2160 201600 121.944 55.6839 2549.94 1675.16 4402.9 4403.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 0.000256 1024 220 885 72288 2.92186 3.42464 77.0703 104.973 188.46 188.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 410 0.000128 512 140 450 9216 18.5747 3.35024 3.34739 99.129 124.639 124.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 6.4e-05 2048 100 2385 156672 80.0113 28.2982 1092.48 834.581 2035.56 2035.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 6.4e-05 512 140 315 235008 16.9502 6.66608 56.8076 207.262 287.893 288.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 610 6.4e-05 512 155 255 165888 24.3431 6.58086 31.7586 204.174 267.099 267.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1630 0.000512 512 420 330 32832 1.15712 0.83088 7.21622 26.2686 35.5743 35.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1950 0.000128 512 310 300 144000 5.39286 3.42016 30.8957 104.871 144.707 144.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1960 0.000128 2048 330 1020 144640 11.5668 14.4347 353.856 419.242 799.18 799.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 300 0.000256 2048 92 930 2560 22.417 6.93421 7.77728 206.367 243.654 243.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 740 6.4e-05 4096 210 2160 200960 121.874 55.6766 2477.47 1675.9 4331.09 4331.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 0.000256 1024 220 885 72160 2.91226 3.41267 75.5478 104.739 186.684 186.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 410 0.000128 512 140 450 10240 19.2287 3.39894 3.6256 103.253 129.739 129.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 6.4e-05 2048 100 2385 158720 79.7048 28.3054 1080.26 838.083 2026.54 2026.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 6.4e-05 512 140 315 240640 16.8722 6.72202 57.0703 209.668 290.543 290.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 610 6.4e-05 512 155 255 174080 23.956 6.6233 32.4168 206.388 269.621 269.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1630 0.000512 512 420 330 32640 1.15312 0.82416 6.96125 26.4146 35.4539 35.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1950 0.000128 512 310 300 144000 5.38179 3.41606 30.0805 104.919 143.923 144.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1960 0.000128 2048 330 1020 144576 11.5391 14.3782 378.15 418.945 823.09 823.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 300 0.000256 2048 92 930 3072 22.3213 6.92826 9.68243 206.321 245.411 245.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 740 6.4e-05 4096 210 2160 201216 121.554 55.5811 2647.21 1672.53 4497.03 4497.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 0.000256 1024 220 885 72192 2.90406 3.41197 80.6851 104.759 191.83 191.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 410 0.000128 512 140 450 12288 18.2398 3.34432 4.52966 99.1007 125.45 125.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 6.4e-05 2048 100 2385 156672 79.3902 28.158 1136.13 832.476 2076.34 2076.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 6.4e-05 512 140 315 233472 16.7958 6.61315 59.2453 206.153 289.02 289.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 610 6.4e-05 512 155 255 172032 24.0719 6.61302 34.5829 206.254 271.756 271.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1630 0.000512 512 420 330 32640 1.15302 0.826656 7.5192 26.6061 36.202 36.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1950 0.000128 512 310 300 143616 5.36576 3.41626 32.2726 104.712 145.894 146.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1960 0.000128 2048 330 1020 144400 11.6204 14.408 373.789 418.798 818.696 818.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 300 0.000256 2048 92 930 3200 22.4252 7.04966 9.97898 206.382 245.992 246.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 740 6.4e-05 4096 210 2160 201600 122.001 55.7588 2632.89 1674.01 4484.83 4484.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 0.000256 1024 220 885 72200 2.92432 3.42237 80.199 104.849 191.466 191.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 410 0.000128 512 140 450 12800 19.0567 3.40582 4.68064 103.255 130.639 130.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 6.4e-05 2048 100 2385 156800 79.8262 28.2358 1127.81 832.803 2068.86 2069.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 6.4e-05 512 140 315 230400 17.1157 6.6361 58.054 206.214 288.233 288.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 610 6.4e-05 512 155 255 166400 24.7379 6.63571 33.1126 206.344 271.07 271.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1630 0.000512 512 420 330 32800 1.15878 0.82928 7.49741 26.4857 36.0705 36.1634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1950 0.000128 512 310 300 144000 5.4015 3.42026 32.092 104.809 145.855 145.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1960 0.000128 2048 330 1020 144480 11.5712 14.4015 376.94 419.14 822.134 822.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 300 0.000256 2048 92 930 3584 22.39 6.94954 11.102 207.085 247.688 247.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 740 6.4e-05 4096 210 2160 200704 121.879 55.6646 2645.12 1672.9 4495.73 4495.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 0.000256 1024 220 885 72128 2.91226 3.86048 80.8724 104.908 192.622 192.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 410 0.000128 512 140 450 0 3.25837 0.00448 96.2969 99.6418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 420 6.4e-05 2048 100 2385 157696 79.7825 31.6024 1143.34 932.848 2187.85 2088.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 6.4e-05 512 140 315 236544 16.701 6.63923 59.8639 206.889 290.3 290.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 610 6.4e-05 512 155 255 157696 24.6981 6.56589 31.8221 202.15 265.477 265.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1630 0.000512 512 420 330 32704 1.15062 0.819744 7.6135 27.1692 36.853 36.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1950 0.000128 512 310 300 143360 5.37677 3.41408 32.218 104.747 145.883 145.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1960 0.000128 2048 330 1020 144480 11.5878 14.4568 369.17 418.925 814.228 814.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 300 0.000256 2048 92 930 1920 22.6113 6.9439 6.30474 206.476 242.499 242.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 740 6.4e-05 4096 210 2160 199680 122.188 55.6306 2595.6 1669.23 4442.83 4442.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 0.000256 1024 220 885 72240 2.92448 3.42909 79.0814 104.899 190.408 190.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 410 0.000128 512 140 450 15360 18.797 3.40339 5.53152 103.278 131.249 131.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 6.4e-05 2048 100 2385 157440 79.8552 28.3035 1122.75 834.735 2065.85 2066.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 6.4e-05 512 140 315 230400 17.1088 6.63347 57.5359 206.325 287.817 287.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 610 6.4e-05 512 155 255 168960 24.4551 6.62938 33.2497 206.32 270.896 271.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1630 0.000512 512 420 330 32640 1.16192 0.8312 7.3439 26.5486 35.9854 36.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1950 0.000128 512 310 300 143040 5.38112 3.42003 31.3678 104.518 144.828 144.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1960 0.000128 2048 330 1020 144384 11.551 14.3521 353.787 418.982 798.757 798.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 300 0.000256 2048 92 930 4096 22.5247 7.01933 12.0841 209.388 251.181 251.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 740 6.4e-05 4096 210 2160 200704 121.574 55.5353 2496.3 1671.83 4345.4 4345.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 0.000256 1024 220 885 71936 2.90032 3.41309 75.5022 104.747 186.635 186.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 410 0.000128 512 140 450 0 3.34758 0.005632 99.1527 102.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 420 6.4e-05 2048 100 2385 155648 79.9773 31.6264 1063.86 935.17 2110.93 2008.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 6.4e-05 512 140 315 237568 16.9872 6.70528 56.5566 209.162 289.621 289.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 610 6.4e-05 512 155 255 180224 23.8338 6.7072 33.9409 209.284 274.004 274.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1630 0.000512 512 420 330 32768 1.15507 0.831424 7.09718 26.8229 36.0073 36.1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1950 0.000128 512 310 300 143360 5.37462 3.41197 30.1692 104.684 143.769 143.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1960 0.000128 2048 330 1020 144384 11.5383 14.3793 415.458 418.866 860.325 860.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 300 0.000256 2048 92 930 3072 22.3609 6.93578 10.683 206.671 246.815 246.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 740 6.4e-05 4096 210 2160 199680 121.342 55.3699 2883.09 1665.54 4725.51 4725.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 0.000256 1024 220 885 71808 2.89382 3.40755 88.2332 104.413 199.018 199.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 410 0.000128 512 140 450 0 3.35258 0.005792 99.1253 102.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 420 6.4e-05 2048 100 2385 153600 79.2479 31.2525 1222.15 923.744 2256.68 2154.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 6.4e-05 512 140 315 233472 16.8313 6.61354 65.4528 206.307 295.416 295.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 610 6.4e-05 512 155 255 147456 24.7949 6.53133 32.9345 198.174 262.675 262.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1630 0.000512 512 420 330 32256 1.15082 0.820928 8.26477 26.0271 36.3619 36.4501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1950 0.000128 512 310 300 142848 5.35962 3.40512 35.4639 104.328 148.686 148.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1960 0.000128 2048 330 1020 144400 11.5973 14.3868 416.403 419.424 861.889 861.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 300 0.000256 2048 92 930 3200 22.4304 6.95091 11.3296 206.829 247.7 247.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 740 6.4e-05 4096 210 2160 198400 122.114 55.5396 2882.05 1667.37 4727.23 4727.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 0.000256 1024 220 885 71600 2.90496 3.41402 88.0846 105.709 200.183 200.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 410 0.000128 512 140 450 0 3.3993 0.005152 103.321 106.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 420 6.4e-05 2048 100 2385 153600 79.4924 31.3457 1231.14 929.735 2272 2165.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 6.4e-05 512 140 315 230400 17.1307 6.63686 65.0704 206.448 295.498 295.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 610 6.4e-05 512 155 255 153600 25.8451 6.63165 34.4313 206.553 273.705 273.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1630 0.000512 512 420 330 32000 1.15414 0.820608 8.29443 26.4213 36.7868 36.8787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1950 0.000128 512 310 300 142400 5.39091 3.4159 35.4983 104.427 148.864 148.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1960 0.000128 2048 330 1020 143872 11.5405 14.3825 378.757 418.629 823.392 823.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 300 0.000256 2048 92 930 4096 22.5357 7.07731 12.9498 209.728 252.456 252.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 740 6.4e-05 4096 210 2160 200704 121.585 55.5848 2669.93 1672.48 4519.75 4519.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 0.000256 1024 220 885 71680 2.90643 3.41171 80.4961 105.424 192.313 192.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1960 0.000128 2048 330 1020 144576 11.5914 14.3746 553.734 419.406 999.193 999.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 300 0.000256 2048 92 940 4608 22.3877 7.02813 17.7879 209.14 256.504 256.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 740 6.4e-05 4096 210 2160 201728 121.704 55.5868 3512.4 1676.79 5366.64 5366.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1620 0.000256 1024 220 900 72192 2.91107 3.41811 62.3284 104.961 173.695 173.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 410 0.000128 512 140 460 12288 19.2948 3.41053 3.43392 104.671 131.057 131.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 420 6.4e-05 2048 100 2400 156672 80.1171 28.432 870.773 838.804 1818.32 1818.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 6.4e-05 512 140 320 239616 16.8247 6.7113 46.7213 209.089 279.558 279.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 610 6.4e-05 512 155 260 163840 25.4652 6.71334 46.709 211.216 290.347 290.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1630 0.000512 512 420 340 33024 1.15245 0.829472 6.66624 27.3438 36.0962 36.1915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1950 0.000128 512 310 300 144128 5.36006 3.40787 26.0857 104.962 139.945 140.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1960 0.000128 2048 330 1020 144560 11.6101 14.4036 321.384 419.571 767.05 767.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 300 0.000256 2048 92 940 4480 22.578 7.05331 18.7602 209.81 258.356 258.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 740 6.4e-05 4096 210 2160 201600 122.079 55.7066 2285.06 1676.59 4139.6 4139.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1620 0.000256 1024 220 900 72240 2.92509 3.42835 70.3468 107.023 183.795 183.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 410 0.000128 512 140 460 10240 19.2385 3.40381 3.29811 103.29 129.481 129.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 6.4e-05 2048 100 2400 156160 80.4549 28.4182 976.166 838.41 1923.64 1923.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 6.4e-05 512 140 320 240640 16.9063 6.73261 52.4287 209.745 286.026 286.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 610 6.4e-05 512 155 260 163840 25.5924 6.73792 34.7349 209.772 277.08 277.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1630 0.000512 512 420 340 32960 1.15178 0.829792 7.43898 26.9947 36.5169 36.6121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1950 0.000128 512 310 300 144000 5.39965 3.42006 29.1133 104.953 143.013 143.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1960 0.000128 2048 330 1020 144576 11.5773 14.3913 299.777 419.586 745.41 745.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 300 0.000256 2048 92 940 3840 22.4517 7.03056 9.44982 208.511 247.606 247.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 740 6.4e-05 4096 210 2160 201216 121.855 55.6472 2123.15 1674.31 3975.12 3975.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1620 0.000256 1024 220 900 72192 2.91021 3.41558 65.604 106.035 178.037 178.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 410 0.000128 512 140 460 12288 19.0704 3.39674 3.68259 103.32 129.705 129.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 6.4e-05 2048 100 2400 156672 80.0802 28.332 916.318 837.261 1862.18 1862.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 6.4e-05 512 140 320 236544 16.9543 6.68915 48.0885 208.483 280.428 280.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 610 6.4e-05 512 155 260 159744 25.2846 6.61917 25.6448 206.386 264.175 264.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1630 0.000512 512 420 340 33024 1.15405 0.832128 6.1288 26.7195 34.9347 35.0291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1950 0.000128 512 310 300 143616 5.37251 3.41462 25.2792 104.812 139.009 139.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1960 0.000128 2048 330 1020 144480 11.604 14.3871 307.939 418.922 752.932 753.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 300 0.000256 2048 92 940 4480 22.5311 7.09837 11.3684 209.311 250.473 250.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 740 6.4e-05 4096 210 2160 200704 122.242 55.719 2163.69 1672.3 4014.11 4014.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 0.000256 1024 220 900 72128 2.92864 3.42653 66.9041 105.943 179.274 179.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 410 0.000128 512 140 460 7168 19.1674 3.37101 2.40512 101.136 126.315 126.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 6.4e-05 2048 100 2400 155904 80.4477 28.4188 923.913 836.255 1869.22 1869.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 6.4e-05 512 140 320 240128 16.9214 6.73178 50.1061 209.214 283.198 283.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 610 6.4e-05 512 155 260 157696 25.6427 6.64531 26.0706 206.826 265.425 265.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1630 0.000512 512 420 340 33152 1.15949 0.831488 6.35869 26.3168 34.7632 34.8572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1950 0.000128 512 310 300 143808 5.39373 3.41325 26.1002 104.699 139.732 139.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1960 0.000128 2048 330 1020 144512 11.5713 14.3995 310.748 419.142 755.944 756.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 300 0.000256 2048 92 940 4096 22.4783 7.01338 10.6309 209.194 249.482 249.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 740 6.4e-05 4096 210 2160 201728 121.687 55.6147 2198.04 1675.57 4051.08 4051.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 0.000256 1024 220 900 72064 2.91053 3.41082 67.8928 104.831 179.121 179.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 410 0.000128 512 140 460 8192 19.736 3.40774 2.69699 104.606 130.684 130.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 6.4e-05 2048 100 2400 155648 80.0491 28.2688 922.459 835.127 1866.1 1866.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 6.4e-05 512 140 320 237568 16.9914 6.70573 50.314 208.935 283.161 283.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 610 6.4e-05 512 155 260 163840 25.4118 6.70509 27.1851 209.15 268.686 268.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1630 0.000512 512 420 340 33024 1.15469 0.830048 6.32662 26.2796 34.6911 34.7844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1950 0.000128 512 310 300 143872 5.37578 3.41008 26.3261 104.896 140.137 140.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1960 0.000128 2048 330 1020 144432 11.5794 14.4382 382.128 418.992 827.215 827.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 300 0.000256 2048 92 940 3456 22.4595 6.9671 11.0206 207.341 247.943 248.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 740 6.4e-05 4096 210 2160 201600 121.94 55.7202 2675.85 1675.24 4528.91 4529.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 0.000256 1024 220 900 72144 2.92058 3.42797 83.1163 106.787 196.324 196.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 20 410 0.000128 512 140 460 0 3.35203 0.004256 99.0289 102.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 6.4e-05 2048 100 2400 154368 80.3884 31.6554 1138.4 933.493 2184.23 2081.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 6.4e-05 512 140 320 235008 16.9441 6.65856 61.2056 207.222 292.239 292.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 610 6.4e-05 512 155 260 156672 25.2382 6.58227 32.1665 204.243 268.467 268.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1630 0.000512 512 420 340 32832 1.15597 0.831328 7.83382 26.4172 36.3359 36.4283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1950 0.000128 512 310 300 144000 5.38966 3.42016 32.7005 104.856 146.491 146.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1960 0.000128 2048 330 1020 144288 11.5487 14.3933 265.865 419.579 711.464 711.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 300 0.000256 2048 92 940 2304 22.2547 6.89043 5.96282 204.648 239.912 240.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 740 6.4e-05 4096 210 2160 200448 121.596 55.554 1845.66 1670.71 3693.68 3693.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1620 0.000256 1024 220 900 71712 2.90534 3.4127 57.5728 104.692 168.654 168.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 410 0.000128 512 140 460 0 3.34832 0.006144 99.1686 102.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 420 6.4e-05 2048 100 2400 152064 79.961 31.3429 778.789 928.513 1818.89 1716.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 6.4e-05 512 140 320 230400 16.7436 6.57834 42.0808 204.374 269.983 270.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 610 6.4e-05 512 155 260 147456 24.798 6.54336 21.3214 198.206 251.109 251.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1630 0.000512 512 420 340 32256 1.15661 0.825856 5.45443 26.7134 34.2489 34.3404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1950 0.000128 512 310 300 142848 5.37334 3.40941 22.7072 104.62 136.238 136.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1960 0.000128 2048 330 1020 144480 11.565 14.4448 366.706 419.178 811.971 812.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 300 0.000256 2048 92 940 2560 22.4286 6.9929 8.22234 206.366 244.171 244.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 740 6.4e-05 4096 210 2160 200960 121.887 55.6886 2575.37 1675.6 4428.71 4428.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 0.000256 1024 220 900 72000 2.91226 3.41603 79.7114 104.719 190.829 190.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 410 0.000128 512 140 460 10240 19.2389 3.39558 3.85949 103.237 129.966 130.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 6.4e-05 2048 100 2400 156160 80.2604 28.4058 1110.35 837.908 2057.11 2057.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 6.4e-05 512 140 320 240640 16.8739 6.72358 60.7792 209.749 294.337 294.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 610 6.4e-05 512 155 260 153600 25.815 6.62893 30.3985 206.208 269.285 269.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1630 0.000512 512 420 340 32640 1.15466 0.826272 7.49334 27.5581 37.1329 37.2267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1950 0.000128 512 310 300 144000 5.37827 3.41603 31.4838 104.903 145.307 145.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1960 0.000128 2048 330 1020 144000 11.5302 14.4344 255.846 418.891 700.783 700.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 300 0.000256 2048 92 940 2560 22.3927 7.03536 6.40381 206.731 242.721 242.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 740 6.4e-05 4096 210 2160 199680 122.255 55.6032 1782.33 1677.48 3637.84 3637.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 0.000256 1024 220 900 71680 2.90032 3.40992 56.0817 104.709 167.173 167.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 410 0.000128 512 140 460 0 3.26451 0.006144 96.4266 99.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 420 6.4e-05 2048 100 2400 153600 80.7025 31.5777 761.626 939.446 1826.66 1727.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 6.4e-05 512 140 320 235520 16.6443 6.61603 41.903 206.435 271.808 271.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 610 6.4e-05 512 155 260 143360 26.7225 6.61536 20.2826 206.672 260.534 260.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1630 0.000512 512 420 340 32000 1.14893 0.8192 5.29328 26.3726 33.7302 33.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1950 0.000128 512 310 300 142080 5.34912 3.4073 21.982 104.188 135.056 135.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1960 0.000128 2048 330 1020 144384 11.549 14.3872 342.331 419.05 787.401 787.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 300 0.000256 2048 92 940 3072 22.3482 6.93453 9.21226 206.384 245.035 245.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 740 6.4e-05 4096 210 2160 201216 121.59 55.5827 2426.22 1673.15 4276.71 4276.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 0.000256 1024 220 900 72000 2.91021 3.41334 74.6997 104.779 185.877 185.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 410 0.000128 512 140 460 0 3.34643 0.004096 99.0402 102.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 420 6.4e-05 2048 100 2400 153600 79.955 31.5138 1021.8 931.507 2065.08 1962.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 6.4e-05 512 140 320 233472 16.8175 6.61693 54.8655 206.207 284.721 284.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 610 6.4e-05 512 155 260 159744 25.2249 6.61581 29.6108 206.219 267.916 268.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1630 0.000512 512 420 340 32640 1.15328 0.830144 6.98826 26.2103 35.2871 35.3843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1950 0.000128 512 310 300 143616 5.36854 3.40589 29.3068 104.742 142.952 143.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1960 0.000128 2048 330 1020 144000 11.5301 14.3668 245.364 419.192 690.534 690.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 300 0.000256 2048 92 940 3072 22.3685 6.94762 7.14835 206.893 243.516 243.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 740 6.4e-05 4096 210 2160 199680 121.313 55.3533 1708.25 1666.84 3551.92 3552.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1620 0.000256 1024 220 900 71424 2.89971 3.40576 53.438 105.698 165.511 165.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 410 0.000128 512 140 460 0 3.35328 0.004288 99.2019 102.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 420 6.4e-05 2048 100 2400 147456 80.3943 31.2783 701.119 925.097 1738.18 1635.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 6.4e-05 512 140 320 233472 16.84 6.61782 39.664 206.472 269.8 269.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 610 6.4e-05 512 155 260 147456 24.816 6.53728 19.9996 198.239 249.83 250.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1630 0.000512 512 420 340 32256 1.14938 0.818816 5.03008 26.0464 33.1423 33.2329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1950 0.000128 512 310 300 142848 5.35488 3.41197 21.0092 104.394 134.3 134.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1960 0.000128 2048 330 1020 144400 11.6282 14.4149 359.376 418.872 804.375 804.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 300 0.000256 2048 92 940 3200 22.43 6.99725 9.91757 206.42 245.928 246.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 740 6.4e-05 4096 210 2160 201600 121.998 55.7558 2527.92 1674.3 4380.15 4380.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 0.000256 1024 220 900 72000 2.91859 3.42016 78.3544 104.942 189.71 189.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 20 410 0.000128 512 140 460 0 3.40192 0.005472 103.177 106.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 6.4e-05 2048 100 2400 153600 80.3556 31.6431 1068.69 936.132 2117.12 2010.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 6.4e-05 512 140 320 230400 17.1112 6.63395 56.5984 206.254 286.805 286.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 610 6.4e-05 512 155 260 153600 25.8262 6.63184 29.8153 220.153 282.672 282.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1630 0.000512 512 420 340 32800 1.16048 0.827552 7.35194 26.4703 35.9039 35.9936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1950 0.000128 512 310 300 144000 5.39709 3.4224 30.7303 104.885 144.565 144.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1960 0.000128 2048 330 1020 144400 11.5999 14.3974 253.533 419.068 698.678 698.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 300 0.000256 2048 92 940 3200 22.4191 6.94986 7.68966 206.66 243.879 244.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 740 6.4e-05 4096 210 2160 198400 122.091 55.56 1746.64 1666.16 3590.61 3590.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 0.000256 1024 220 900 71600 2.90611 3.41606 54.8753 104.454 165.721 165.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 410 0.000128 512 140 460 0 3.40762 0.005568 103.231 106.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 420 6.4e-05 2048 100 2400 147200 80.6348 31.5194 719.653 928.412 1760.51 1653.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 6.4e-05 512 140 320 230400 17.1263 6.63082 40.2055 206.36 270.534 270.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 610 6.4e-05 512 155 260 153600 25.8483 6.62752 21.4358 206.295 260.452 260.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1630 0.000512 512 420 340 32000 1.15325 0.82128 5.15875 27.2917 34.5271 34.6197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1950 0.000128 512 310 300 142400 5.38426 3.41366 21.679 104.342 134.946 135.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1960 0.000128 2048 330 1020 144480 11.563 14.4077 460.684 419.104 905.838 905.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 300 0.000256 2048 92 940 3584 22.3726 6.95421 13.8662 207.071 250.424 250.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 740 6.4e-05 4096 210 2160 200704 121.815 55.6708 3201.75 1672.96 5052.36 5052.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 0.000256 1024 220 900 71904 2.91264 3.41763 99.436 104.797 210.635 210.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 410 0.000128 512 140 460 0 3.25658 0.004544 96.2893 99.6376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 420 6.4e-05 2048 100 2400 154112 80.6481 31.6049 1362.69 932.872 2408.11 2308.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 6.4e-05 512 140 320 236544 16.6949 6.64429 74.3743 206.868 304.799 304.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 610 6.4e-05 512 155 260 143360 25.9698 6.5719 35.5665 202.069 270.419 270.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1630 0.000512 512 420 340 32704 1.14698 0.822176 9.476 26.0487 37.595 37.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1950 0.000128 512 310 300 143360 5.38403 3.41354 39.357 104.735 153.022 153.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1960 0.000128 2048 330 1020 144256 11.5282 14.4588 298.066 419.242 743.378 743.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 300 0.000256 2048 92 940 0 6.80288 0.004416 202.729 209.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 740 6.4e-05 4096 210 2160 200704 121.547 62.4098 2098.58 1877.84 4160.62 3951.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1620 0.000256 1024 220 900 71232 2.88941 3.40163 64.4328 104.443 175.241 175.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 410 0.000128 512 140 460 0 3.26451 0.004096 96.4645 99.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 420 6.4e-05 2048 100 2400 150528 80.1273 31.1852 869.718 924.551 1905.85 1806.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 6.4e-05 512 140 320 229376 16.4225 6.56794 47.6441 202.347 273.188 273.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 610 6.4e-05 512 155 260 114688 26.6319 6.43491 19.0791 192.743 245.126 245.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1630 0.000512 512 420 340 32256 1.15219 0.82528 6.23501 26.1523 34.463 34.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1950 0.000128 512 310 300 143360 5.38016 3.40502 25.9589 104.919 139.79 139.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1960 0.000128 2048 330 1020 144240 11.5801 14.4111 439.198 418.865 884.14 884.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 300 0.000256 2048 92 940 1920 22.5964 6.94474 7.88979 206.443 244.04 244.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 740 6.4e-05 4096 210 2160 199680 122.156 55.6137 3065.89 1669 4912.83 4912.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 0.000256 1024 220 900 72000 2.92067 3.4263 95.6841 104.884 206.987 207.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 20 410 0.000128 512 140 460 0 3.40189 0.005408 103.178 106.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 6.4e-05 2048 100 2400 153600 80.687 31.7278 1302.83 937.764 2353.31 2246.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 6.4e-05 512 140 320 230400 17.1181 6.63235 69.9127 206.22 300.102 300.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 610 6.4e-05 512 155 260 153600 25.8475 6.63142 36.7379 207.783 277.241 277.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1630 0.000512 512 420 340 32640 1.16173 0.831008 9.03101 26.296 37.42 37.5125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1950 0.000128 512 310 300 143040 5.38515 3.41654 37.7302 104.504 151.164 151.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1960 0.000128 2048 330 1020 144000 11.563 14.3778 297.107 419.503 742.636 742.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 300 0.000256 2048 92 940 0 6.94067 0.004704 206.868 213.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 740 6.4e-05 4096 210 2160 199680 121.769 62.5397 2071.96 1877.9 4134.42 3920.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 0.000256 1024 220 900 71520 2.90611 3.41571 64.3802 104.796 175.571 175.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 410 0.000128 512 140 460 0 3.39965 0.005248 103.336 106.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 420 6.4e-05 2048 100 2400 145920 80.7168 31.3425 836.736 930.023 1879.09 1772.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 6.4e-05 512 140 320 230400 17.0903 6.62557 47.1053 206.458 277.488 277.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 610 6.4e-05 512 155 260 153600 25.8014 6.62554 24.8766 206.468 264.012 264.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1630 0.000512 512 420 340 31680 1.1577 0.821088 6.07053 26.2874 34.4372 34.5293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1950 0.000128 512 310 300 142080 5.39146 3.41776 25.4802 104.664 139.085 139.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1960 0.000128 2048 330 1020 144128 11.5366 14.445 425.337 418.915 870.316 870.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 300 0.000256 2048 92 940 4096 22.5023 7.14298 14.4464 209.357 253.609 253.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 740 6.4e-05 4096 210 2160 200704 121.56 55.5253 2995.71 1671.56 4844.52 4844.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1620 0.000256 1024 220 900 71936 2.90262 3.40787 92.5 104.731 203.612 203.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 410 0.000128 512 140 460 0 3.34925 0.004736 99.1453 102.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 420 6.4e-05 2048 100 2400 155648 80.0114 31.6308 1284.52 935.023 2331.48 2229.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 6.4e-05 512 140 320 237568 16.9884 6.70829 69.8698 209.124 302.906 303.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 610 6.4e-05 512 155 260 163840 25.4248 6.70752 38.2293 209.193 279.799 279.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1630 0.000512 512 420 340 32768 1.16003 0.831552 8.86234 26.9205 37.8746 37.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1950 0.000128 512 310 300 143360 5.37069 3.40966 36.9143 104.666 150.492 150.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1960 0.000128 2048 330 1020 143872 11.5544 14.4225 287.226 418.277 731.559 731.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 300 0.000256 2048 92 940 4096 22.5369 7.03472 10.5581 209.551 249.847 249.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 740 6.4e-05 4096 210 2160 200704 121.554 55.542 2012.89 1671.07 3861.22 3861.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1620 0.000256 1024 220 900 71680 2.91008 3.41197 62.0076 104.828 173.23 173.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1960 0.000128 2048 330 1020 144000 11.5321 14.3596 371.981 419.143 817.099 817.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 300 0.000256 2048 92 940 3072 22.3768 6.93184 10.5312 206.845 246.849 246.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 740 6.4e-05 4096 210 2160 199680 121.336 55.3595 2613.58 1666.66 4457.1 4457.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1620 0.000256 1024 220 900 71424 2.89587 3.40701 80.023 104.493 190.89 190.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 410 0.000128 512 140 460 0 3.35238 0.005696 99.1987 102.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 420 6.4e-05 2048 100 2400 147456 80.3541 31.2502 1063.65 924.393 2099.94 1997.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 6.4e-05 512 140 320 233472 16.8378 6.61661 59.6857 206.458 289.812 289.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 610 6.4e-05 512 155 260 147456 24.8227 6.53341 30.202 198.217 260.014 260.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1630 0.000512 512 420 340 32256 1.15091 0.821408 7.56877 26.0479 35.6887 35.7825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1950 0.000128 512 310 300 142848 5.36282 3.40787 31.6908 104.38 144.967 145.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1960 0.000128 2048 330 1020 142848 11.5159 14.3667 259.344 417.594 702.902 702.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 300 0.000256 2048 92 940 0 6.67693 0.005504 199.032 205.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 740 6.4e-05 4096 210 2160 196608 120.761 61.6412 1788.93 1850.22 3821.8 3616.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1620 0.000256 1024 220 900 71424 2.90349 3.41107 56.7845 104.741 167.911 167.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 410 0.000128 512 140 460 0 3.34691 0.004864 99.321 102.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 420 6.4e-05 2048 100 2400 147456 80.3918 31.2812 744.693 925.003 1781.64 1679.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 6.4e-05 512 140 320 221184 16.3889 6.53578 40.1479 198.526 261.809 261.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 610 6.4e-05 512 155 260 147456 24.8136 6.53517 21.5638 198.344 251.497 251.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1630 0.000512 512 420 340 32256 1.16141 0.828 5.29616 26.1718 33.5587 33.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1950 0.000128 512 310 300 141312 5.30675 3.39466 22.4018 103.478 134.707 134.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1960 0.000128 2048 330 1020 144400 11.5972 14.3917 386.471 419.083 831.627 831.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 300 0.000256 2048 92 940 3200 22.428 7.06938 11.4487 206.663 247.775 247.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 740 6.4e-05 4096 210 2160 198400 122.097 55.5351 2659.73 1666.17 4503.7 4503.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 0.000256 1024 220 900 71600 2.91005 3.41734 83.4357 104.452 194.291 194.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 410 0.000128 512 140 460 0 3.40205 0.00512 103.236 106.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 420 6.4e-05 2048 100 2400 147200 80.6486 31.3437 1098.72 927.751 2138.77 2032.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 6.4e-05 512 140 320 230400 17.1331 6.62864 61.0899 206.283 291.342 291.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 610 6.4e-05 512 155 260 153600 25.8552 6.63296 32.4969 206.402 271.627 271.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1630 0.000512 512 420 340 32000 1.15994 0.819232 7.81139 26.0261 35.9154 36.0059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1950 0.000128 512 310 300 142400 5.38707 3.41546 32.9252 104.342 146.201 146.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1960 0.000128 2048 330 1020 143200 11.5347 14.3729 271.72 417.475 715.184 715.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 300 0.000256 2048 92 940 0 7.02614 0.004096 207.155 214.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 740 6.4e-05 4096 210 2160 192000 121.929 62.0544 1825.54 1857.31 3867.08 3652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 0.000256 1024 220 900 71200 2.90874 3.41594 58.8864 104.722 170.004 170.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 410 0.000128 512 140 460 0 3.39901 0.004128 103.365 106.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 420 6.4e-05 2048 100 2400 140800 82.0388 31.458 754.188 928.479 1796.43 1689.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 6.4e-05 512 140 320 230400 17.1005 6.63382 43.6006 206.416 273.962 274.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 610 6.4e-05 512 155 260 153600 25.8035 7.80902 23.4329 206.429 263.713 263.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1630 0.000512 512 420 340 32000 1.16352 0.827392 5.556 26.3721 34.0197 34.1099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1950 0.000128 512 310 300 140800 5.32464 3.40298 23.0452 103.405 135.306 135.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1960 0.000128 2048 330 1032 144256 11.5603 14.3729 324.644 419.41 770.073 770.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 300 0.000256 2048 92 936 2048 22.8443 7.10733 7.62992 209.128 246.864 246.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 740 6.4e-05 4096 210 2160 199168 122.518 55.5766 3380.4 1676.77 5235.44 5235.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1620 0.000256 1024 220 888 72256 2.91037 3.41805 60.8859 107.475 174.763 174.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 410 0.000128 512 140 456 12288 19.2997 3.41251 3.43997 106.181 132.567 132.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 420 6.4e-05 2048 100 2400 155648 80.2888 28.336 855.334 838.487 1802.64 1802.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 6.4e-05 512 140 312 235520 17.1224 6.7113 45.0268 209.091 278.162 278.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 610 6.4e-05 512 155 264 184320 23.4971 6.70634 51.9928 209.185 291.622 291.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1630 0.000512 512 420 336 32640 1.15325 0.82944 6.5985 27.6364 36.318 36.4155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1950 0.000128 512 310 312 144384 5.35731 3.40992 26.58 104.958 140.433 140.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1960 0.000128 2048 330 1032 144240 11.6224 14.5307 304.044 419.471 749.747 749.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 300 0.000256 2048 92 936 2560 22.918 7.07018 9.91834 209.868 249.932 250.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 740 6.4e-05 4096 210 2160 199040 122.971 55.7097 2106.87 1677.12 3962.83 3962.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1620 0.000256 1024 220 888 72240 2.92374 3.44646 64.5358 105.01 175.987 176.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 410 0.000128 512 140 456 10240 19.2502 3.39763 3.14266 103.315 129.339 129.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 6.4e-05 2048 100 2400 154880 80.7603 28.3812 901.101 838.603 1849.04 1849.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 6.4e-05 512 140 312 235520 17.3251 6.72781 47.3197 209.807 281.389 281.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 610 6.4e-05 512 155 264 184320 23.6303 6.73437 35.004 209.889 275.497 275.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1630 0.000512 512 420 336 32640 1.15571 0.82944 6.72707 26.9294 35.7418 35.8334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1950 0.000128 512 310 312 144320 5.39136 3.41949 27.5574 104.986 141.481 141.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1960 0.000128 2048 330 1032 144288 11.5604 14.5183 301.981 419.179 747.323 747.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 300 0.000256 2048 92 936 1536 22.8938 7.10656 4.4008 208.316 242.873 243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 740 6.4e-05 4096 210 2160 198144 122.779 55.6446 2067.11 1672.89 3918.59 3918.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 0.000256 1024 220 888 72192 2.91078 3.41542 63.3404 105.876 175.617 175.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 410 0.000128 512 140 456 12288 19.0734 3.39194 3.7215 103.219 129.645 129.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 6.4e-05 2048 100 2400 155136 80.4297 28.3264 892.438 837.768 1839.16 1839.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 6.4e-05 512 140 312 233472 17.1923 6.68672 46.9328 208.3 279.325 279.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 610 6.4e-05 512 155 264 178176 23.4829 6.61907 28.363 206.192 264.893 265.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1630 0.000512 512 420 336 32640 1.15939 0.831488 6.00707 26.6611 34.7539 34.8462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1950 0.000128 512 310 312 144000 5.36918 3.41606 26.0173 104.72 139.652 139.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1960 0.000128 2048 330 1032 144192 11.5323 14.3689 193.656 419.444 639.084 639.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 12 24 300 0.000256 2048 92 936 0 6.92902 0.01232 206.625 213.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 740 6.4e-05 4096 210 2160 198144 122.516 62.5194 1332.55 1881.39 3399.22 3185.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1620 0.000256 1024 220 888 72000 2.90381 3.41046 41.1855 104.965 152.535 152.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 410 0.000128 512 140 456 0 3.34438 0.004928 99.1477 102.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 420 6.4e-05 2048 100 2400 153600 79.9627 31.529 568.727 932.408 1612.9 1510.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 6.4e-05 512 140 312 227328 17.2816 6.61392 29.7812 206.411 260.298 260.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 610 6.4e-05 512 155 264 172032 24.0616 6.61648 25.8599 206.416 263.191 263.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1630 0.000512 512 420 336 32256 1.15891 0.829856 5.02333 26.4949 33.6076 33.6956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1950 0.000128 512 310 312 143616 5.3673 3.41251 19.2517 104.844 133.01 133.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1960 0.000128 2048 330 1032 144144 11.5994 14.3819 348.981 419.037 794.08 794.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 300 0.000256 2048 92 936 1792 23.0392 7.04378 5.63485 209.359 245.24 245.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 740 6.4e-05 4096 210 2160 198016 122.955 55.7056 2402.65 1672.76 4254.24 4254.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 0.000256 1024 220 888 72240 2.92771 3.42726 73.858 106.631 186.92 186.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 410 0.000128 512 140 456 7168 19.1652 3.3679 2.67965 101.164 126.627 126.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 420 6.4e-05 2048 100 2400 154112 80.8222 28.3259 1029.07 836.494 1974.91 1975.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 6.4e-05 512 140 312 236544 17.1711 6.72576 55.2938 209.265 288.668 288.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 610 6.4e-05 512 155 264 179200 23.5686 6.64294 33.3304 206.88 270.672 270.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1630 0.000512 512 420 336 32704 1.16259 0.83232 7.02624 26.7017 35.8244 35.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1950 0.000128 512 310 312 144256 5.39037 3.41462 30.3924 104.714 144.044 144.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1960 0.000128 2048 330 1032 144032 11.5589 14.4343 222.481 419.572 668.125 668.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 300 0.000256 2048 92 936 0 6.9471 0.005568 207.316 214.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 740 6.4e-05 4096 210 2160 197120 122.891 62.6343 1516.27 1881.97 3584.02 3369.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1620 0.000256 1024 220 888 72128 2.90803 3.4112 46.89 104.913 158.195 158.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 24 410 0.000128 512 140 456 0 3.25587 0.00592 96.5121 99.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 420 6.4e-05 2048 100 2400 154112 80.6359 31.744 646.848 933.978 1693.48 1593.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 6.4e-05 512 140 312 229376 17.2512 6.64896 34.4053 207.106 265.62 265.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 610 6.4e-05 512 155 264 172032 23.2674 6.568 20.67 202.311 253.057 253.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1630 0.000512 512 420 336 32256 1.1529 0.820672 4.49037 26.0763 32.6413 32.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1950 0.000128 512 310 312 144256 5.36029 3.41414 19.4554 104.856 133.214 133.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1960 0.000128 2048 330 1032 144256 11.5627 14.3541 340.215 419.037 785.25 785.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 300 0.000256 2048 92 936 2048 22.874 7.02256 6.13933 208.99 245.19 245.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 740 6.4e-05 4096 210 2160 198656 122.562 55.6099 2332.19 1675.17 4185.7 4185.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 0.000256 1024 220 888 72064 2.90534 3.41011 71.5039 104.716 182.608 182.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 410 0.000128 512 140 456 8192 19.7484 3.41184 2.89984 104.575 130.876 131.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 6.4e-05 2048 100 2400 153600 80.5211 28.3239 972.617 834.948 1916.61 1916.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 6.4e-05 512 140 312 233472 17.2736 6.7072 53.2986 208.958 286.454 286.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 610 6.4e-05 512 155 264 180224 23.8571 6.70854 32.2123 208.907 271.931 272.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1630 0.000512 512 420 336 32512 1.1591 0.833696 6.71117 26.8556 35.659 35.7536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1950 0.000128 512 310 312 144384 5.36538 3.41386 29.2454 104.864 143.02 143.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1960 0.000128 2048 330 1032 143872 11.5314 14.3524 226.906 419.021 671.893 671.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 300 0.000256 2048 92 936 2048 22.8887 7.04205 4.6879 209.469 244.255 244.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 740 6.4e-05 4096 210 2160 196608 122.656 55.5414 1529.86 1672 3380.23 3380.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1620 0.000256 1024 220 888 71936 2.9008 3.40947 47.3772 104.758 158.519 158.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 410 0.000128 512 140 456 0 3.34822 0.005952 99.158 102.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 420 6.4e-05 2048 100 2400 151552 80.8482 31.8516 630.132 935.819 1678.94 1576.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 6.4e-05 512 140 312 229376 17.6073 6.70515 35.1802 209.173 268.879 269.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 610 6.4e-05 512 155 264 180224 23.8452 6.70336 22.038 209.285 262.116 262.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1630 0.000512 512 420 336 32256 1.16624 0.834016 4.54528 26.8167 33.4641 33.5582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1950 0.000128 512 310 312 143360 5.36304 3.41315 19.6513 104.695 133.251 133.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1960 0.000128 2048 330 1032 144144 11.577 14.375 370.426 419.336 815.795 815.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 300 0.000256 2048 92 936 1152 22.9021 6.96406 4.26614 207.515 241.812 241.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 740 6.4e-05 4096 210 2160 198144 123.005 55.6872 2535.49 1676.31 4390.65 4390.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 0.000256 1024 220 888 72144 2.92211 3.4271 78.6821 104.97 190.073 190.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 410 0.000128 512 140 456 0 3.35114 0.004224 99.1093 102.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 420 6.4e-05 2048 100 2400 154368 80.3972 31.7232 1090.03 934.276 2136.73 2034.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 6.4e-05 512 140 312 230400 17.2768 6.65814 56.9696 207.398 288.517 288.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 610 6.4e-05 512 155 264 175104 23.4498 6.58637 34.348 204.315 268.947 269.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1630 0.000512 512 420 336 32544 1.16074 0.830176 7.39667 26.2859 35.772 35.8626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1950 0.000128 512 310 312 144000 5.39107 3.41402 32.1548 104.945 146.034 146.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1960 0.000128 2048 330 1032 144000 11.5548 14.3734 258.695 419.578 704.282 704.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 300 0.000256 2048 92 936 0 6.9551 0.005696 204.597 211.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 740 6.4e-05 4096 210 2160 195840 122.917 62.5542 1748.64 1875.3 3809.66 3598.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1620 0.000256 1024 220 888 71712 2.90093 3.41299 54.5994 104.692 165.68 165.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 410 0.000128 512 140 456 0 3.35072 0.005344 99.1724 102.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 420 6.4e-05 2048 100 2400 152064 79.9676 31.3984 749.834 928.514 1790 1687.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 6.4e-05 512 140 312 221184 17.4601 6.5744 38.3577 204.38 266.987 267.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 610 6.4e-05 512 155 264 165888 23.0799 6.54541 23.0631 198.2 251.128 251.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1630 0.000512 512 420 336 32256 1.15712 0.825472 5.29168 26.1432 33.5153 33.6097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1950 0.000128 512 310 312 142848 5.37923 3.41638 22.4108 104.617 135.955 136.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1960 0.000128 2048 330 1032 144160 11.5776 14.3799 350.395 419.581 796.014 796.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 300 0.000256 2048 92 936 1280 22.7027 6.94272 4.53555 206.533 240.887 241.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 740 6.4e-05 4096 210 2160 198400 122.739 55.669 2416.2 1677.23 4272.01 4272.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1620 0.000256 1024 220 888 72000 2.9079 3.41427 74.5128 107.153 188.063 188.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 410 0.000128 512 140 456 10240 19.229 3.39968 3.69718 103.334 129.901 130.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 420 6.4e-05 2048 100 2400 153600 80.8358 28.405 1026.7 838.865 1975 1975.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 6.4e-05 512 140 312 235520 17.2835 6.72054 55.4214 209.832 289.465 289.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 610 6.4e-05 512 155 264 174080 23.9603 6.61914 32.3784 206.407 269.603 269.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1630 0.000512 512 420 336 32320 1.1577 0.825376 6.9961 26.1847 35.2611 35.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1950 0.000128 512 310 312 144000 5.38189 3.41434 30.4786 105.006 144.411 144.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1960 0.000128 2048 330 1032 143680 11.5237 14.3934 251.358 418.85 696.209 696.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 300 0.000256 2048 92 936 0 6.92864 0.004544 206.658 213.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 740 6.4e-05 4096 210 2160 197120 122.752 62.5046 1708.92 1883.98 3778.41 3564.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1620 0.000256 1024 220 888 71680 2.90272 3.40992 53.1392 104.691 164.216 164.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 24 410 0.000128 512 140 456 0 3.26451 0.005024 96.4124 99.7635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 420 6.4e-05 2048 100 2400 153600 80.6935 31.6095 734.999 935.333 1782.91 1683.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 6.4e-05 512 140 312 225280 17.4451 6.61709 38.1511 206.411 268.832 268.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 610 6.4e-05 512 155 264 163840 24.8927 6.62282 22.2045 206.413 260.375 260.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1630 0.000512 512 420 336 32000 1.1465 0.819232 5.13318 26.0189 33.2186 33.3093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1950 0.000128 512 310 312 142080 5.35677 3.41277 21.6693 104.177 134.752 134.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1960 0.000128 2048 330 1032 144192 11.5337 14.4693 453.274 419.063 898.424 898.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 300 0.000256 2048 92 936 0 6.92442 0.005024 206.334 213.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 740 6.4e-05 4096 210 2160 198144 122.455 62.5194 3071.63 1879.37 5136.22 4923.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 0.000256 1024 220 888 72000 2.89971 3.41142 95.6323 104.786 206.802 206.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 410 0.000128 512 140 456 0 3.34589 0.004096 99.0464 102.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 420 6.4e-05 2048 100 2400 153600 79.9736 31.5324 1315.04 931.532 2358.36 2256.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 6.4e-05 512 140 312 227328 17.2637 6.6209 68.6938 206.213 299.003 299.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 610 6.4e-05 512 155 264 172032 24.0685 6.61699 41.4127 206.223 278.56 278.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1630 0.000512 512 420 336 32256 1.15616 0.82944 9.02829 26.2204 37.3317 37.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1950 0.000128 512 310 312 143616 5.36528 3.41197 39.1627 104.748 152.814 152.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1960 0.000128 2048 330 1032 144000 11.5465 14.4111 287.177 419.145 732.36 732.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 300 0.000256 2048 92 936 0 6.96694 0.004096 206.755 213.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 740 6.4e-05 4096 210 2160 196608 122.137 62.3285 1965.38 1873.38 4023.47 3809.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1620 0.000256 1024 220 888 71424 2.89587 3.40826 60.5867 104.485 171.445 171.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 410 0.000128 512 140 456 0 3.34813 0.004096 99.195 102.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 420 6.4e-05 2048 100 2400 147456 80.3468 31.4867 804.494 924.366 1840.96 1738.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 6.4e-05 512 140 312 221184 17.7484 6.61552 43.4343 206.446 274.454 274.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 610 6.4e-05 512 155 264 147456 24.8104 6.53533 23.1328 198.21 252.922 253.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1630 0.000512 512 420 336 31488 1.16074 0.81872 5.7655 26.0465 33.8892 33.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1950 0.000128 512 310 312 142848 5.35536 3.40787 25.3547 104.38 138.625 138.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1960 0.000128 2048 330 1032 144000 11.6314 14.4302 443.392 418.872 888.405 888.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 300 0.000256 2048 92 936 0 6.94691 0.005376 206.371 213.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 740 6.4e-05 4096 210 2160 198400 122.928 62.6878 3034.75 1880.66 5101.27 4888.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1620 0.000256 1024 220 888 72200 2.92506 3.42234 94.1689 105.689 206.274 206.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 410 0.000128 512 140 456 12800 19.0628 3.404 5.58854 103.281 131.581 131.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 420 6.4e-05 2048 100 2400 153600 80.3203 28.2931 1292.23 833.022 2234.05 2234.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 6.4e-05 512 140 312 230400 17.1045 6.65181 68.7263 206.244 298.932 299.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 610 6.4e-05 512 155 264 179200 23.4262 6.63757 42.5999 206.259 279.162 279.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1630 0.000512 512 420 336 32400 1.16326 0.828416 8.89949 26.5789 37.5712 37.6627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1950 0.000128 512 310 312 144000 5.40333 3.42013 38.8168 104.823 152.593 152.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1960 0.000128 2048 330 1032 144000 11.5975 14.3763 301.415 419.477 746.95 747.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 300 0.000256 2048 92 936 0 6.96115 0.00512 206.8 213.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 740 6.4e-05 4096 210 2160 195200 123.036 62.4964 2026.05 1874.36 4086.2 3872.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1620 0.000256 1024 220 888 71600 2.9056 3.41523 63.2584 104.55 174.201 174.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 410 0.000128 512 140 456 0 3.40717 0.004576 103.327 106.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 420 6.4e-05 2048 100 2400 147200 80.6305 31.3583 839.242 929.242 1880.75 1774.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 6.4e-05 512 140 312 230400 17.1256 6.63104 46.4412 206.472 276.883 277.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 610 6.4e-05 512 155 264 179200 23.4273 6.62938 29.0154 206.513 265.828 266.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1630 0.000512 512 420 336 32000 1.16019 0.819936 6.02547 26.0537 34.1602 34.2487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1950 0.000128 512 310 312 142400 5.39578 3.41683 25.9671 104.444 139.355 139.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1960 0.000128 2048 330 1032 144032 11.5577 14.3931 435.116 419.377 880.527 880.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 300 0.000256 2048 92 936 0 6.95091 0.00592 207.062 214.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 740 6.4e-05 4096 210 2160 197120 122.871 62.615 2959.83 1880.12 5025.67 4811.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 0.000256 1024 220 888 72128 2.91005 3.41354 92.2674 104.806 203.468 203.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 24 410 0.000128 512 140 456 0 3.25469 0.0056 96.3078 99.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 420 6.4e-05 2048 100 2400 154112 80.6247 31.5642 1273.74 932.933 2319.13 2219.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 6.4e-05 512 140 312 229376 17.2422 6.64678 67.0036 206.909 298.006 298.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 610 6.4e-05 512 155 264 172032 23.2771 6.57136 39.9815 203.677 273.748 273.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1630 0.000512 512 420 336 32256 1.14502 0.82 8.75027 26.0516 36.8672 36.9544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1950 0.000128 512 310 312 144256 5.36122 3.41379 37.9707 104.758 151.635 151.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1960 0.000128 2048 330 1032 143808 11.5284 14.3421 287.633 419.232 732.813 732.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1960 0.000128 2048 330 1032 144000 11.5857 14.4023 422.261 418.919 867.249 867.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 300 0.000256 2048 92 936 0 6.93498 0.005632 206.427 213.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 740 6.4e-05 4096 210 2160 197760 122.638 62.5689 2866.08 1875.66 4927.2 4713.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 0.000256 1024 220 888 72000 2.92083 3.43008 89.6954 106.287 202.405 202.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 410 0.000128 512 140 456 0 3.40227 0.005024 103.193 106.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 420 6.4e-05 2048 100 2400 153600 80.6791 31.7096 1231.81 937.894 2282.36 2175.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 6.4e-05 512 140 312 230400 17.1264 6.6377 65.6404 206.254 295.864 296.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 610 6.4e-05 512 155 264 168960 24.4584 6.6335 38.402 206.294 276.026 276.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1630 0.000512 512 420 336 32640 1.16342 0.833536 8.4377 26.3005 36.8301 36.9246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1950 0.000128 512 310 312 143040 5.38819 3.41632 36.5564 104.516 150.001 150.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1960 0.000128 2048 330 1032 144000 11.56 14.3931 273.556 419.579 719.169 719.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 300 0.000256 2048 92 936 0 6.93862 0.004096 206.908 213.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 740 6.4e-05 4096 210 2160 195840 122.912 62.5301 1831.77 1878.12 3895.58 3681.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 0.000256 1024 220 888 71520 2.90438 3.41402 57.4394 104.818 168.649 168.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 410 0.000128 512 140 456 0 3.40218 0.005632 103.354 106.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 420 6.4e-05 2048 100 2400 145920 80.705 31.3676 754.274 928.828 1795.44 1688.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 6.4e-05 512 140 312 230400 17.098 6.62854 42.5267 207.256 273.716 273.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 610 6.4e-05 512 155 264 153600 25.8102 6.62118 22.7656 206.514 261.954 262.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1630 0.000512 512 420 336 31680 1.1591 0.820224 5.50013 26.0805 33.6572 33.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1950 0.000128 512 310 312 142080 5.40432 3.41392 23.633 104.678 137.258 137.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1960 0.000128 2048 330 1032 143872 11.5417 14.3839 404.001 418.633 848.639 848.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 300 0.000256 2048 92 936 2048 22.8957 7.03162 7.7215 209.21 247.018 247.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 740 6.4e-05 4096 210 2160 196608 122.697 55.5357 2730.66 1670.43 4579.49 4579.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1620 0.000256 1024 220 888 71936 2.90464 3.40739 85.4055 104.655 196.444 196.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 410 0.000128 512 140 456 0 3.34758 0.005504 99.2991 102.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 420 6.4e-05 2048 100 2400 151552 80.8288 31.7162 1162.2 934.604 2209.64 2107.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 6.4e-05 512 140 312 229376 17.6012 6.70323 62.1299 208.978 295.626 295.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 610 6.4e-05 512 155 264 180224 23.863 6.70515 38.9582 209.062 278.829 279.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1630 0.000512 512 420 336 32256 1.16854 0.832992 8.06518 28.0036 38.1688 38.2606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1950 0.000128 512 310 312 143360 5.36608 3.41094 35.2283 104.6 148.732 148.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1960 0.000128 2048 330 1032 143360 11.5412 14.4167 269.296 418.281 713.613 713.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1960 0.000128 2048 330 1025 144448 11.5559 14.4104 365.217 419.068 810.337 810.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 300 0.000256 2048 92 925 4608 22.3958 7.01645 18.3738 208.958 256.906 257.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 740 6.4e-05 4096 210 2150 199168 122.456 55.5909 3825.58 1675.41 5679.21 5679.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1620 0.000256 1024 220 900 72320 2.91328 3.41606 69.4436 104.872 180.719 180.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 410 0.000128 512 140 450 8192 19.7266 3.40992 2.6647 104.581 130.621 130.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 420 6.4e-05 2048 100 2400 157696 79.8124 28.4148 981.92 839.511 1929.85 1930.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 6.4e-05 512 140 325 233472 17.2833 6.70426 51.0155 208.917 284.136 284.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 610 6.4e-05 512 155 250 180224 23.8746 6.7113 55.7274 209.047 295.606 295.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1630 0.000512 512 420 325 32640 1.1544 0.831488 7.41178 27.2074 36.7014 36.7945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1950 0.000128 512 310 300 144128 5.35776 3.41402 29.7198 104.879 143.495 143.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1960 0.000128 2048 330 1025 144480 11.6124 14.4486 289.335 419.025 734.5 734.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 300 0.000256 2048 92 925 5120 22.5124 7.2873 18.14 209.644 257.743 257.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 740 6.4e-05 4096 210 2150 199040 123.024 55.7144 2010.82 1675.25 3864.98 3865.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1620 0.000256 1024 220 900 72320 2.92294 3.42387 61.133 104.87 172.419 172.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 410 0.000128 512 140 450 5120 19.7532 3.39968 1.68595 103.21 128.285 128.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 6.4e-05 2048 100 2400 157440 80.1581 28.373 880.97 837.716 1827.4 1827.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 6.4e-05 512 140 325 232960 17.4998 6.73066 44.6063 209.581 278.621 278.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 610 6.4e-05 512 155 250 179200 24.143 6.73098 32.0335 209.597 272.744 272.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1630 0.000512 512 420 325 32480 1.16045 0.825856 6.31955 26.9023 35.3088 35.4009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1950 0.000128 512 310 300 144000 5.39251 3.41645 26.0076 104.862 139.809 139.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1960 0.000128 2048 330 1025 144480 11.5572 14.377 188.193 419.49 633.701 633.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 300 0.000256 2048 92 925 3840 22.2536 6.93798 12.8886 206.582 248.816 248.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 740 6.4e-05 4096 210 2150 198400 122.922 55.6749 3112.66 1676.88 4968.3 4968.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1620 0.000256 1024 220 900 72160 2.91226 3.41341 40.3617 104.8 151.557 151.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 25 410 0.000128 512 140 450 0 3.40093 0.004576 103.233 106.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 420 6.4e-05 2048 100 2400 156160 80.3247 31.7251 566.078 956.579 1634.99 1528.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 6.4e-05 512 140 325 230400 17.6651 14.0337 29.3474 209.791 271.052 271.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 610 6.4e-05 512 155 250 174080 23.9684 7.81427 45.8054 206.361 284.187 284.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1630 0.000512 512 420 325 32320 1.15357 0.826144 5.02925 26.1837 33.2927 33.3888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1950 0.000128 512 310 300 144000 5.3785 3.41606 18.9692 104.984 132.879 132.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1960 0.000128 2048 330 1025 144480 11.5814 14.3922 308.501 419.245 753.8 753.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 300 0.000256 2048 92 925 4608 22.3764 6.9904 11.618 208.337 249.487 249.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 740 6.4e-05 4096 210 2150 198912 122.587 55.6544 2135.71 1672.96 3987.07 3987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 0.000256 1024 220 900 72288 2.9145 3.41843 66.3429 106.943 179.693 179.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 410 0.000128 512 140 450 6144 19.6551 3.39968 2.07558 103.237 128.604 128.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 6.4e-05 2048 100 2400 156672 80.0338 28.2999 933.284 836.861 1878.68 1878.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 6.4e-05 512 140 325 230400 17.4214 6.68701 47.468 208.262 280.047 280.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 610 6.4e-05 512 155 250 178176 23.4877 6.6304 28.4581 206.221 265.038 265.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1630 0.000512 512 420 325 32640 1.15917 0.831744 6.08717 26.6726 34.8499 34.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1950 0.000128 512 310 300 143616 5.37651 3.41549 26.2032 104.727 139.852 139.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1960 0.000128 2048 330 1025 144384 11.5406 14.3585 198.676 419.453 644.111 644.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 300 0.000256 2048 92 925 3072 22.3155 7.03402 11.3953 206.583 247.482 247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 740 6.4e-05 4096 210 2150 198144 122.537 55.5875 1372.64 1674.87 3225.81 3225.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1620 0.000256 1024 220 900 72192 2.9056 3.41155 42.9558 104.887 154.234 154.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 410 0.000128 512 140 450 0 3.35053 0.004096 99.1353 102.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 420 6.4e-05 2048 100 2400 153600 80.0365 31.5764 592.693 932.404 1636.99 1534.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 6.4e-05 512 140 325 227328 17.25 6.6127 30.9668 206.467 261.511 261.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 610 6.4e-05 512 155 250 172032 24.0754 6.62483 25.9803 206.484 263.409 263.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1630 0.000512 512 420 325 32256 1.1584 0.82944 5.05264 27.0203 34.1573 34.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1950 0.000128 512 310 300 143616 5.36262 3.41101 19.4415 104.846 133.188 133.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1960 0.000128 2048 330 1025 144368 11.5959 14.4436 332.471 419.433 778.024 778.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 300 0.000256 2048 92 925 4480 22.5553 7.03933 11.8557 209.565 251.175 251.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 740 6.4e-05 4096 210 2150 198912 122.796 55.7216 2304.55 1674.35 4157.59 4157.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 0.000256 1024 220 900 72352 2.91917 3.42534 71.1251 104.987 182.529 182.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 25 410 0.000128 512 140 450 0 3.37072 0.004416 101.175 104.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 6.4e-05 2048 100 2400 155904 80.3653 31.7068 1002.5 938.453 2053.33 1948.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 6.4e-05 512 140 325 232960 17.4261 6.7312 52.3902 209.468 286.227 286.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 610 6.4e-05 512 155 250 179200 23.5664 6.65174 31.17 207.082 268.712 268.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1630 0.000512 512 420 325 32704 1.1599 0.833216 6.64243 26.7316 35.4685 35.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1950 0.000128 512 310 300 143808 5.38461 3.41798 28.5061 104.818 142.257 142.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1960 0.000128 2048 330 1025 144256 11.5636 14.414 212.928 419.58 658.568 658.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 300 0.000256 2048 92 925 3584 22.3793 6.94272 6.9449 207.364 243.789 243.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 740 6.4e-05 4096 210 2150 198912 122.476 55.6605 1465.2 1674.66 3318.16 3318.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1620 0.000256 1024 220 900 72128 2.9137 3.41629 45.272 104.916 156.587 156.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1960 0.000128 2048 330 1025 144384 11.5654 14.3643 346.829 419.216 792.055 792.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 300 0.000256 2048 92 925 4096 22.4773 7.01533 11.6899 209.077 250.419 250.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 740 6.4e-05 4096 210 2150 198656 122.57 55.5953 2379.07 1675.97 4233.37 4233.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 0.000256 1024 220 900 72192 2.90784 3.41101 74.5334 104.76 185.683 185.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 410 0.000128 512 140 450 8192 19.7352 3.40992 2.93501 104.621 130.937 131.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 6.4e-05 2048 100 2400 155648 80.0038 28.2952 1029.86 835.27 1973.62 1973.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 6.4e-05 512 140 325 233472 17.3016 6.7112 54.4919 208.962 287.674 287.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 610 6.4e-05 512 155 250 180224 23.8515 6.70752 32.413 208.982 272.191 272.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1630 0.000512 512 420 325 32512 1.15664 0.82944 6.81549 26.7615 35.6603 35.7519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1950 0.000128 512 310 300 143872 5.37802 3.41402 29.5961 104.913 143.429 143.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1960 0.000128 2048 330 1025 144128 11.5274 14.3465 231.364 419.022 676.339 676.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 300 0.000256 2048 92 925 4096 22.4877 7.02176 8.51606 209.475 247.66 247.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 740 6.4e-05 4096 210 2150 196608 122.69 55.5479 1567.47 1672.02 3417.9 3418.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1620 0.000256 1024 220 900 71936 2.90371 3.41005 49.3884 104.753 160.528 160.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 410 0.000128 512 140 450 0 3.34397 0.004512 99.1626 102.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 420 6.4e-05 2048 100 2400 155648 79.9475 31.6596 673.357 935.274 1720.54 1618.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 6.4e-05 512 140 325 229376 17.5989 6.71139 36.1443 209.174 269.838 270.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 610 6.4e-05 512 155 250 180224 32.4176 6.70515 22.1182 209.183 270.668 270.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1630 0.000512 512 420 325 32256 1.16352 0.831392 4.65386 26.3491 33.0934 33.1857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1950 0.000128 512 310 300 143360 5.3672 3.40861 19.9302 104.698 133.531 133.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1960 0.000128 2048 330 1025 144288 11.579 14.3729 365.104 418.993 810.133 810.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 300 0.000256 2048 92 925 3456 22.4882 6.96461 10.7008 207.349 247.661 247.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 740 6.4e-05 4096 210 2150 199296 122.827 55.6943 2528.79 1674.92 4382.4 4382.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 0.000256 1024 220 900 72288 2.9175 3.42538 78.8587 106.161 191.434 191.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 25 410 0.000128 512 140 450 0 3.35053 0.004416 99.0288 102.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 6.4e-05 2048 100 2400 154368 80.4386 31.8478 1090.06 933.511 2136.16 2033.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 6.4e-05 512 140 325 230400 17.2844 6.66624 56.8643 207.235 288.261 288.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 610 6.4e-05 512 155 250 175104 23.4402 6.58397 33.3601 204.149 267.773 267.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1630 0.000512 512 420 325 32544 1.15939 0.82944 7.23725 26.2669 35.5954 35.6863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1950 0.000128 512 310 300 144000 5.39376 3.41782 31.4604 104.856 145.261 145.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1960 0.000128 2048 330 1025 144288 11.5678 14.4315 262.164 419.545 707.79 707.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 300 0.000256 2048 92 925 2304 22.2606 6.94083 5.79526 204.627 239.784 239.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 740 6.4e-05 4096 210 2150 198144 122.328 55.5562 1793.44 1670.56 3642.05 3642.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1620 0.000256 1024 220 900 72000 2.90515 3.40938 56.2378 104.68 167.307 167.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 410 0.000128 512 140 450 0 3.3528 0.0048 99.1589 102.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 420 6.4e-05 2048 100 2400 152064 79.958 31.3842 768.797 928.403 1808.84 1706.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 6.4e-05 512 140 325 221184 17.4411 6.57734 39.2564 204.356 267.83 268.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 610 6.4e-05 512 155 250 165888 23.0624 6.54205 22.936 198.497 251.278 251.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1630 0.000512 512 420 325 32256 1.15302 0.823296 5.25213 26.716 34.046 34.1341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1950 0.000128 512 310 300 142848 5.37421 3.41488 22.495 104.61 136.028 136.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1960 0.000128 2048 330 1025 144480 11.5721 14.3795 356.698 419.239 801.978 802.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 300 0.000256 2048 92 925 3840 22.2669 6.93146 11.4135 206.363 247.137 247.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 740 6.4e-05 4096 210 2150 198400 122.742 55.6741 2446.32 1675.88 4300.79 4300.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 0.000256 1024 220 900 72160 2.90509 3.41094 76.7954 104.739 187.921 187.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 25 410 0.000128 512 140 450 0 3.39949 0.005408 103.167 106.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 6.4e-05 2048 100 2400 156160 80.2271 31.7596 1071.98 941.992 2126.26 2019.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 6.4e-05 512 140 325 230400 17.6575 6.72067 55.3547 209.675 289.62 289.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 610 6.4e-05 512 155 250 174080 23.9612 6.62554 32.4268 206.301 269.556 269.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1630 0.000512 512 420 325 32320 1.15712 0.825056 7.06598 26.1669 35.315 35.4079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1950 0.000128 512 310 300 144000 5.37699 3.42016 30.672 104.923 144.525 144.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1960 0.000128 2048 330 1025 144000 11.5195 14.4056 250.661 418.604 695.271 695.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 300 0.000256 2048 92 925 2560 22.3773 6.93206 6.12678 206.583 242.182 242.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 740 6.4e-05 4096 210 2150 197120 122.742 55.5903 1702.92 1676.68 3558.1 3558.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 0.000256 1024 220 900 72000 2.89792 3.71114 53.8214 104.628 165.131 165.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1960 0.000128 2048 330 1025 144384 11.532 14.3954 435.254 419.323 880.589 880.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 300 0.000256 2048 92 925 3072 22.3138 6.92467 11.5814 206.416 247.395 247.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 740 6.4e-05 4096 210 2150 198144 122.452 55.6103 2969.83 1673.23 4821.29 4821.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 0.000256 1024 220 900 72192 2.90406 3.41187 93.8537 104.86 205.101 205.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 410 0.000128 512 140 450 0 3.34669 0.004544 99.0701 102.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 420 6.4e-05 2048 100 2400 153600 79.959 31.6232 1280.72 931.667 2324.26 2221.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 6.4e-05 512 140 325 227328 17.2631 6.62141 67.2178 206.239 297.555 297.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 610 6.4e-05 512 155 250 172032 24.0773 6.61578 39.5509 208.065 278.553 278.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1630 0.000512 512 420 325 32256 1.15706 0.827392 8.66797 26.2213 36.9724 37.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1950 0.000128 512 310 300 143616 5.36554 3.40803 37.6035 104.762 151.272 151.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1960 0.000128 2048 330 1025 144000 11.5446 14.4588 290.632 419.107 735.819 735.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 300 0.000256 2048 92 925 3072 22.3584 6.92224 7.96246 206.793 244.196 244.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 740 6.4e-05 4096 210 2150 196608 122.139 55.3591 1983.36 1666.5 3827.51 3827.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1620 0.000256 1024 220 900 71808 2.89821 3.40285 62.363 104.48 173.215 173.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 410 0.000128 512 140 450 0 3.35053 0.005184 99.1809 102.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 420 6.4e-05 2048 100 2400 147456 80.345 31.2709 822.566 924.279 1858.75 1756.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 6.4e-05 512 140 325 221184 17.739 6.61709 43.7458 206.43 274.739 274.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 610 6.4e-05 512 155 250 147456 24.7938 6.53558 22.6957 198.195 252.46 252.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1630 0.000512 512 420 325 31488 1.15584 0.8192 5.73085 26.6137 34.4181 34.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1950 0.000128 512 310 300 142848 5.35379 3.40646 25.0923 104.373 138.353 138.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1960 0.000128 2048 330 1025 144200 11.6271 14.383 434.458 419.2 879.748 879.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 300 0.000256 2048 92 925 3200 22.4047 6.95261 11.9255 206.64 248.082 248.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 740 6.4e-05 4096 210 2150 198400 122.934 55.7547 2995.54 1675.63 4850.03 4850.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 0.000256 1024 220 900 72200 2.92301 3.42134 93.9739 106.875 207.264 207.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 25 410 0.000128 512 140 450 0 3.40403 0.004096 103.271 106.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 6.4e-05 2048 100 2400 153600 80.3351 31.6851 1284.54 937.55 2334.4 2227.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 6.4e-05 512 140 325 224000 17.5812 6.63824 66.694 206.47 297.59 297.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 610 6.4e-05 512 155 250 166400 24.7403 6.63478 38.1027 206.529 276.244 276.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1630 0.000512 512 420 325 32400 1.16483 0.83296 8.65677 26.4982 37.2504 37.3432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1950 0.000128 512 310 300 144000 5.39814 3.4209 37.6401 104.909 151.497 151.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1960 0.000128 2048 330 1025 144000 11.5963 14.3856 293.006 418.988 738.059 738.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 300 0.000256 2048 92 925 3200 22.436 6.9568 8.4792 206.621 244.655 244.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 740 6.4e-05 4096 210 2150 195200 123.066 55.5463 1978.36 1665.64 3822.78 3822.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 0.000256 1024 220 900 71600 2.9072 3.41565 62.2365 104.428 173.058 173.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 410 0.000128 512 140 450 0 3.40173 0.004576 103.206 106.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 420 6.4e-05 2048 100 2400 147200 80.6217 31.3569 824.524 927.545 1864.33 1757.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 6.4e-05 512 140 325 217600 18.0396 6.63142 43.1187 206.237 274.238 274.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 610 6.4e-05 512 155 250 153600 25.8404 6.63133 23.6909 206.247 262.657 262.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1630 0.000512 512 420 325 32000 1.15578 0.819264 5.80211 26.235 34.1118 34.2076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1950 0.000128 512 310 300 142400 5.38906 3.41744 25.0136 104.319 138.265 138.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1960 0.000128 2048 330 1025 144256 11.557 14.3701 422.004 419.244 867.255 867.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 300 0.000256 2048 92 925 3584 22.3734 6.94531 12.8771 207.14 249.498 249.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 740 6.4e-05 4096 210 2150 198912 122.486 55.6752 2892.27 1673.32 4743.92 4744.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 0.000256 1024 220 900 72128 2.90838 3.4127 90.914 105.52 202.827 202.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1960 0.000128 2048 330 1025 143808 11.5302 14.3483 277.334 418.878 722.172 722.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 300 0.000256 2048 92 925 0 6.80314 0.0056 202.559 209.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 740 6.4e-05 4096 210 2150 197120 122.632 62.3939 1880.56 1876.26 3942.1 3732.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1620 0.000256 1024 220 900 71680 2.89424 3.40378 59.3499 104.356 170.077 170.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1960 0.000128 2048 330 1025 144240 11.5846 14.4024 409.137 419.159 854.366 854.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 300 0.000256 2048 92 925 3840 22.3194 6.94752 13.4778 206.593 249.501 249.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 740 6.4e-05 4096 210 2150 197760 122.663 55.6319 2782.34 1670.16 4630.97 4631.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 0.000256 1024 220 900 72240 2.92067 3.4256 88.0781 104.958 199.451 199.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 25 410 0.000128 512 140 450 0 3.40173 0.004096 103.251 106.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 6.4e-05 2048 100 2400 153600 80.6815 31.8075 1205.33 938.418 2256.54 2149.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 6.4e-05 512 140 325 222720 17.6797 6.62938 61.7731 206.374 292.669 292.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 610 6.4e-05 512 155 250 168960 24.46 6.63472 36.4049 206.383 274.118 274.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1630 0.000512 512 420 325 32160 1.16579 0.828256 8.02957 26.6608 36.7825 36.8766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1950 0.000128 512 310 300 143040 5.3863 3.41408 35.068 104.577 148.569 148.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1960 0.000128 2048 330 1025 144000 11.5585 14.3809 269.412 419.243 714.676 714.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 300 0.000256 2048 92 925 3840 22.2898 6.94346 9.49709 206.798 245.688 245.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 740 6.4e-05 4096 210 2150 195840 122.932 55.5996 1831.12 1670.05 3679.87 3680.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 0.000256 1024 220 900 72000 2.90813 3.41539 58.1552 104.739 169.292 169.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 410 0.000128 512 140 450 0 3.39904 0.005856 103.275 106.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 420 6.4e-05 2048 100 2400 145920 80.7262 31.3379 758.749 928.086 1799.19 1692.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 6.4e-05 512 140 325 215040 18.2393 6.62528 39.7127 206.34 271.13 271.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 610 6.4e-05 512 155 250 153600 25.81 6.62864 22.2696 206.347 261.294 261.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1630 0.000512 512 420 325 31680 1.16013 0.822208 5.42803 26.2721 33.7861 33.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1950 0.000128 512 310 300 142080 5.41408 3.41802 23.2956 104.596 136.853 136.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1960 0.000128 2048 330 1025 144128 11.5412 14.3534 391.399 418.999 836.376 836.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 300 0.000256 2048 92 925 4096 22.4869 7.03072 13.8942 209.395 252.972 253.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 740 6.4e-05 4096 210 2150 196608 122.727 55.542 2656.26 1671.95 4506.65 4506.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1620 0.000256 1024 220 900 71936 2.90394 3.40778 83.8042 105.216 195.404 195.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 410 0.000128 512 140 450 0 3.34234 0.004608 99.1569 102.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 420 6.4e-05 2048 100 2400 155648 79.9625 31.6094 1166.74 935.2 2213.81 2111.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 6.4e-05 512 140 325 229376 17.6025 6.70525 60.8688 209.169 294.561 294.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 610 6.4e-05 512 155 250 180224 23.866 6.70515 37.1689 209.176 277.16 277.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1630 0.000512 512 420 325 32256 1.16477 0.833984 7.81891 26.3454 36.264 36.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1950 0.000128 512 310 300 143360 5.37046 3.40858 33.75 104.698 147.356 147.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1960 0.000128 2048 330 1025 143872 11.5368 14.3631 273.841 418.667 718.488 718.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 300 0.000256 2048 92 925 4096 22.5219 7.03725 10.1206 209.752 249.599 249.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 740 6.4e-05 4096 210 2150 196608 122.754 55.5377 1887.83 1672.66 3738.94 3739.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1620 0.000256 1024 220 900 71680 2.90806 3.40787 58.6857 104.925 169.998 170.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1960 0.000128 2048 330 1024 144512 11.5521 14.379 285.766 419.455 731.233 731.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 300 0.000256 2048 92 928 3072 22.6237 7.01146 10.6348 209.153 249.579 249.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 740 6.4e-05 4096 210 2176 200704 122.017 55.5945 3267.21 1676.97 5121.96 5122.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1620 0.000256 1024 220 896 72384 2.90589 3.41606 59.5574 106.254 172.207 172.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 410 0.000128 512 140 448 4096 20.0703 3.40803 1.46438 104.677 129.854 130.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 420 6.4e-05 2048 100 2400 154624 80.5036 28.3179 843.684 838.597 1791.3 1791.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 6.4e-05 512 140 320 235520 17.1167 6.7072 44.3548 209.11 277.5 277.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 610 6.4e-05 512 155 256 172032 24.6893 6.70784 44.636 211.914 288.191 288.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1630 0.000512 512 420 352 32640 1.15366 0.831488 6.74278 27.3625 36.1862 36.2811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1950 0.000128 512 310 320 142592 5.39418 3.43315 26.6023 104.975 140.535 140.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1960 0.000128 2048 330 1024 144512 11.6081 14.3667 507.255 419.535 952.844 952.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 300 0.000256 2048 92 928 3072 22.6627 7.01274 11.0626 209.243 250.138 250.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 740 6.4e-05 4096 210 2176 200704 122.354 55.5928 3503.5 1677.14 5358.76 5358.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1620 0.000256 1024 220 896 72192 2.90723 3.4095 39.1274 105.912 151.428 151.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1960 0.000128 2048 330 1024 144560 11.6163 14.4073 288.377 419.384 733.869 733.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 300 0.000256 2048 92 928 3200 22.8056 7.05741 11.7966 209.813 251.631 251.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 740 6.4e-05 4096 210 2176 200320 122.502 55.7117 2032.19 1676.63 3887.21 3887.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1620 0.000256 1024 220 896 72320 2.92045 3.42835 61.2376 106.252 173.909 173.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 32 410 0.000128 512 140 448 0 3.40323 0.004576 103.199 106.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 420 6.4e-05 2048 100 2400 154880 80.7683 31.8377 863.449 941.616 1917.94 1811.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 6.4e-05 512 140 320 238080 17.1168 6.72646 45.7397 209.952 279.742 279.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 610 6.4e-05 512 155 256 174080 24.615 6.72806 31.2556 209.761 272.6 272.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1630 0.000512 512 420 352 32640 1.15664 0.828864 6.0488 27.9324 36.0641 36.1561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1950 0.000128 512 310 320 142720 5.42013 3.41728 25.9686 104.952 139.887 139.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1960 0.000128 2048 330 1024 144480 11.5612 14.4175 185.33 419.584 630.972 631.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 300 0.000256 2048 92 928 1280 22.6761 6.97555 4.85498 206.635 241.293 241.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 740 6.4e-05 4096 210 2176 199680 122.515 55.6861 1311.66 1677.43 3167.45 3167.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1620 0.000256 1024 220 896 72160 2.91085 3.41184 39.9283 104.976 151.298 151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 32 410 0.000128 512 140 448 0 3.39642 0.005536 103.258 106.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 420 6.4e-05 2048 100 2400 153600 80.8337 31.8575 551.132 942.634 1606.73 1500.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 6.4e-05 512 140 320 235520 17.2849 6.72349 29.7167 209.84 263.78 263.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 610 6.4e-05 512 155 256 163840 24.9805 6.61914 43.8758 206.406 282.128 282.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1630 0.000512 512 420 352 32320 1.15846 0.826176 4.99658 27.1586 34.2383 34.3367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1950 0.000128 512 310 320 142720 5.40938 3.41942 19.2217 105.006 133.182 133.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1960 0.000128 2048 330 1024 144576 11.5805 14.6357 314.237 419.246 759.778 759.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 300 0.000256 2048 92 928 2304 22.754 6.98573 6.49914 208.348 244.749 244.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 740 6.4e-05 4096 210 2176 199680 122.194 55.6564 2192.84 1672.99 4043.84 4044.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1620 0.000256 1024 220 896 72288 2.9143 3.41629 67.1375 106.861 180.4 180.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 32 410 0.000128 512 140 448 0 3.39968 0.004416 103.154 106.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 420 6.4e-05 2048 100 2400 153600 80.7517 31.7111 930.916 939.742 1983.41 1876.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 6.4e-05 512 140 320 233472 17.2004 6.68832 49.2644 208.266 281.634 281.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 610 6.4e-05 512 155 256 165888 24.74 6.62538 27.4131 206.218 265.243 265.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1630 0.000512 512 420 352 32640 1.1617 0.833216 6.63174 26.6636 35.392 35.4847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1950 0.000128 512 310 320 142464 5.39667 3.41606 28.2414 104.729 141.909 142.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1960 0.000128 2048 330 1024 144384 11.5261 14.3585 201.671 419.362 647 647.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 300 0.000256 2048 92 928 1536 22.594 6.92358 3.51757 206.59 239.786 239.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 740 6.4e-05 4096 210 2176 199680 121.93 55.5971 1400.93 1674.2 3252.81 3252.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1620 0.000256 1024 220 896 72192 2.89997 3.41008 43.7128 106.114 156.206 156.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1960 0.000128 2048 330 1024 144480 11.5976 14.5557 310.535 419.392 756.164 756.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 300 0.000256 2048 92 928 2688 22.8492 7.04272 7.39648 209.533 246.988 247.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 740 6.4e-05 4096 210 2176 199808 122.361 55.7188 2160.39 1674.17 4012.8 4012.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1620 0.000256 1024 220 896 72352 2.92323 3.42768 66.435 104.972 177.831 177.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1960 0.000128 2048 330 1024 144480 11.5569 14.3704 199.493 419.182 644.681 644.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 300 0.000256 2048 92 928 1792 22.6752 6.95286 4.01875 207.175 240.983 241.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 740 6.4e-05 4096 210 2176 198912 122.443 55.662 1385.39 1673.05 3236.71 3236.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1620 0.000256 1024 220 896 72128 2.9087 3.41402 42.4476 104.804 153.646 153.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1960 0.000128 2048 330 1024 144144 11.5694 14.3785 165.278 419.086 610.393 610.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 300 0.000256 2048 92 928 2688 22.9173 7.05661 10.286 209.945 250.362 250.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 740 6.4e-05 4096 210 2176 198912 122.773 55.7362 1150.04 1674.78 3003.49 3003.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1620 0.000256 1024 220 896 72240 2.92381 3.42272 35.3234 104.972 146.715 146.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1960 0.000128 2048 330 1024 144512 11.5671 14.3606 315.392 419.486 760.884 760.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 300 0.000256 2048 92 928 3072 22.6714 7.01235 8.54477 209.218 247.613 247.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 740 6.4e-05 4096 210 2176 200704 121.952 55.5937 2204.57 1676.98 4059.26 4059.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1620 0.000256 1024 220 896 72192 2.90899 3.41139 67.2411 104.831 178.462 178.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1960 0.000128 2048 330 1024 144128 11.5302 14.3559 213.067 419.049 658.08 658.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 300 0.000256 2048 92 928 2048 22.8978 7.0343 4.56429 209.471 244.127 244.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 740 6.4e-05 4096 210 2176 198656 122.23 55.5459 1484.12 1671.98 3334.03 3334.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1620 0.000256 1024 220 896 71936 2.90202 3.4064 45.0995 104.765 156.246 156.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1960 0.000128 2048 330 1024 144000 11.5226 14.3954 177.938 419.19 623.127 623.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 300 0.000256 2048 92 928 0 6.93162 0.004928 206.881 213.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 740 6.4e-05 4096 210 2176 196608 122.151 62.2867 1212.74 1873.71 3271.13 3057.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1620 0.000256 1024 220 896 71808 2.90234 3.40762 37.8747 104.501 148.758 148.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1960 0.000128 2048 330 1024 144432 11.5809 14.3974 448.475 419.047 893.582 893.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 300 0.000256 2048 92 928 2304 22.6635 6.96115 8.62003 207.584 245.987 246.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 740 6.4e-05 4096 210 2176 200448 122.278 55.7101 3112.55 1675.16 4965.86 4966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1620 0.000256 1024 220 896 72288 2.91757 3.4265 96.0818 104.898 207.395 207.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1960 0.000128 2048 330 1024 144288 11.5585 14.3749 280.44 419.243 725.698 725.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 300 0.000256 2048 92 928 0 6.89229 0.004128 204.426 211.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 740 6.4e-05 4096 210 2176 198144 122.259 62.4684 1961.23 1873.79 4020 3808.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1620 0.000256 1024 220 896 72000 2.9057 3.41117 60.41 104.611 171.408 171.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1960 0.000128 2048 330 1024 144288 11.5634 14.383 230.926 419.345 676.299 676.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 300 0.000256 2048 92 928 0 6.91405 0.004096 204.769 211.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 740 6.4e-05 4096 210 2176 196992 122.868 62.5582 1597.47 1875.7 3658.84 3447.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1620 0.000256 1024 220 896 71712 2.9184 3.41811 49.9855 104.778 161.175 161.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1960 0.000128 2048 330 1024 144480 11.5612 14.4316 417.604 419.591 863.271 863.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 300 0.000256 2048 92 928 1280 22.6606 6.94067 5.16205 206.598 241.518 241.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 740 6.4e-05 4096 210 2176 199680 122.484 55.6584 2910.95 1677.25 4766.51 4766.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1620 0.000256 1024 220 896 72160 2.90189 3.41763 89.6305 104.821 200.842 200.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 410 0.000128 512 140 448 0 3.39846 0.005376 103.251 106.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 420 6.4e-05 2048 100 2400 153600 80.8125 31.7534 1232.67 941.966 2287.5 2180.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 6.4e-05 512 140 320 235520 17.3002 6.72227 66.8778 209.838 300.969 301.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 610 6.4e-05 512 155 256 163840 24.8974 6.61709 36.3725 206.412 274.543 274.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1630 0.000512 512 420 352 32320 1.15446 0.825344 8.83446 26.5331 37.4449 37.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1950 0.000128 512 310 320 142720 5.40218 3.41402 38.2348 105.01 152.185 152.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1960 0.000128 2048 330 1024 144000 11.5323 14.3538 281.659 418.602 726.231 726.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 32 300 0.000256 2048 92 928 0 6.92829 0.004672 206.539 213.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 740 6.4e-05 4096 210 2176 199680 122.203 62.5254 1965.71 1882.88 4033.57 3820.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1620 0.000256 1024 220 896 72000 2.89997 3.40787 59.9637 105.558 171.902 171.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1960 0.000128 2048 330 1024 144000 11.558 14.3729 234.002 419.565 679.58 679.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 300 0.000256 2048 92 928 0 6.97549 0.005504 206.894 213.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 740 6.4e-05 4096 210 2176 195840 122.921 62.5986 1619.54 1877.94 3683.24 3469.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1620 0.000256 1024 220 896 72000 2.90752 3.4143 50.4602 104.812 161.666 161.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 410 0.000128 512 140 448 0 3.40173 0.004096 103.345 106.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 420 6.4e-05 2048 100 2400 145920 80.7149 31.3248 658.375 928.9 1699.59 1592.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 6.4e-05 512 140 320 230400 17.0967 6.62336 36.9637 206.479 267.373 267.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 610 6.4e-05 512 155 256 153600 25.8071 6.6273 19.6753 206.489 258.84 259.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1630 0.000512 512 420 352 31680 1.15786 0.823296 4.91213 26.0764 33.0708 33.1612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1950 0.000128 512 310 320 142080 5.39731 3.41389 21.5349 104.668 135.147 135.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1960 0.000128 2048 330 1024 144384 11.5348 14.4237 396.392 419.406 841.838 841.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 300 0.000256 2048 92 928 1536 22.5877 6.93206 5.77734 206.761 242.216 242.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 740 6.4e-05 4096 210 2176 199680 121.946 55.5827 2746.71 1674.4 4598.81 4598.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1620 0.000256 1024 220 896 72192 2.90704 3.40992 85.1948 106.627 198.21 198.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1960 0.000128 2048 330 1024 144000 11.5298 14.3831 255.543 419.079 700.618 700.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 300 0.000256 2048 92 928 0 6.92429 0.006144 206.731 213.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 740 6.4e-05 4096 210 2176 196608 122.108 62.2725 1752.5 1873.09 3810.22 3596.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1620 0.000256 1024 220 896 71808 2.8969 3.40378 55.0969 104.468 165.937 166.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1960 0.000128 2048 330 1024 143424 11.5323 14.3588 223.234 418.277 667.481 667.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1960 0.000128 2048 330 1024 144400 11.6163 14.4256 390.631 418.811 835.571 835.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 300 0.000256 2048 92 928 1600 22.6986 6.97958 6.00982 206.391 242.243 242.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 740 6.4e-05 4096 210 2176 200000 122.532 55.7411 2712.1 1674.03 4564.56 4564.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1620 0.000256 1024 220 896 72200 2.92362 3.424 83.6052 104.857 194.882 194.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 410 0.000128 512 140 448 0 3.40502 0.004672 103.164 106.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 420 6.4e-05 2048 100 2400 150400 81.1006 31.7466 1124.37 935.973 2173.48 2066.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 6.4e-05 512 140 320 230400 17.1042 6.63939 60.9702 206.208 291.131 291.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 610 6.4e-05 512 155 256 166400 24.7623 6.63942 34.5249 206.222 272.392 272.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1630 0.000512 512 420 352 32400 1.16243 0.82944 8.32998 26.2274 36.6467 36.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1950 0.000128 512 310 320 142400 5.42941 3.41811 35.2648 104.813 149.053 149.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1960 0.000128 2048 330 1024 144400 11.5876 14.4012 268.68 419.078 713.831 713.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 300 0.000256 2048 92 928 0 6.98115 0.00544 206.61 213.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 740 6.4e-05 4096 210 2176 198400 122.076 62.5159 1881.43 1872.59 3938.86 3725.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1620 0.000256 1024 220 896 71600 2.90739 3.41811 57.4537 104.534 168.386 168.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 410 0.000128 512 140 448 0 3.40406 0.00464 103.232 106.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 420 6.4e-05 2048 100 2400 147200 80.627 31.5096 765.471 927.729 1805.63 1699.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 6.4e-05 512 140 320 230400 17.1278 6.63347 42.7542 206.326 273.053 273.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 610 6.4e-05 512 155 256 153600 25.8443 6.63347 22.4967 207.18 262.397 262.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1630 0.000512 512 420 352 32000 1.15459 0.82176 5.77926 26.2429 34.1019 34.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1950 0.000128 512 310 320 140800 5.42634 3.41629 24.4875 104.342 137.806 137.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1960 0.000128 2048 330 1024 143400 11.5828 14.4425 223.387 418.037 667.529 667.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 300 0.000256 2048 92 928 0 6.96403 0.004384 207.024 214.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 740 6.4e-05 4096 210 2176 196800 123.536 62.7244 1548.45 1883.34 3618.29 3404.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1620 0.000256 1024 220 896 71400 2.91635 3.41283 48.1511 104.395 158.948 159.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 410 0.000128 512 140 448 0 3.40362 0.004576 103.37 106.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 420 6.4e-05 2048 100 2400 144000 81.5003 31.41 622.575 929.748 1665.5 1558.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 6.4e-05 512 140 320 230400 17.1399 8.30531 35.7715 206.496 267.926 268.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 610 6.4e-05 512 155 256 153600 25.8465 6.63914 19.0492 206.56 258.335 258.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1630 0.000512 512 420 352 31200 1.17757 0.823648 4.828 26.1192 33.0461 33.1399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1950 0.000128 512 310 320 139200 5.38499 3.40304 20.2336 103.414 132.562 132.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1960 0.000128 2048 330 1024 144480 11.5553 14.4527 377.746 419.083 822.918 822.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 300 0.000256 2048 92 928 1792 22.6852 6.94954 6.40499 207.061 243.265 243.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 740 6.4e-05 4096 210 2176 198912 122.448 55.6512 2640.35 1672.65 4491.26 4491.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1620 0.000256 1024 220 896 72128 2.90973 3.41843 81.5822 104.78 192.765 192.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1960 0.000128 2048 330 1024 144256 11.5199 14.3516 262.054 418.772 706.773 706.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 300 0.000256 2048 92 928 0 6.79795 0.00464 202.504 209.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 740 6.4e-05 4096 210 2176 197120 122.615 62.3911 1819.51 1875.93 3880.69 3671.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1620 0.000256 1024 220 896 71680 2.89437 3.40525 56.1793 104.329 166.88 166.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1960 0.000128 2048 330 1024 143808 11.5493 14.3688 216.833 419.537 662.37 662.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 300 0.000256 2048 92 928 0 6.82464 0.004096 203.033 209.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 740 6.4e-05 4096 210 2176 198912 122.45 62.4771 1507.76 1878.74 3571.67 3361.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1620 0.000256 1024 220 896 71232 2.89792 3.39763 46.29 104.302 156.958 157.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1960 0.000128 2048 330 1024 144240 11.5835 14.3852 370.394 418.93 815.376 815.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 300 0.000256 2048 92 928 1920 22.5839 6.9488 6.77018 206.483 242.95 243.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 740 6.4e-05 4096 210 2176 197760 122.676 55.6216 2589.4 1669.27 4437.13 4437.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1620 0.000256 1024 220 896 72240 2.9224 3.42432 79.3918 105.519 191.33 191.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 410 0.000128 512 140 448 0 3.4015 0.004096 103.199 106.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 420 6.4e-05 2048 100 2400 153600 80.687 31.7567 1098.65 937.937 2149.33 2042.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 6.4e-05 512 140 320 230400 17.1274 6.63347 58.2085 206.271 288.454 288.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 610 6.4e-05 512 155 256 168960 24.4918 6.64496 33.2657 206.266 270.911 271.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1630 0.000512 512 420 352 32640 1.16038 0.831392 7.9039 26.5698 36.5661 36.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1950 0.000128 512 310 320 142080 5.4111 3.42083 33.4442 104.519 146.921 147.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1960 0.000128 2048 330 1024 144000 11.5523 14.3928 265.996 419.192 711.211 711.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 300 0.000256 2048 92 928 0 6.94394 0.004544 206.717 213.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 740 6.4e-05 4096 210 2176 195840 122.913 62.5348 1812.83 1876.36 3874.88 3661.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1620 0.000256 1024 220 896 72000 2.90998 3.41389 57.0795 104.72 168.193 168.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 410 0.000128 512 140 448 0 3.39958 0.005696 103.258 106.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 420 6.4e-05 2048 100 2400 145920 80.7077 31.3471 747.106 927.928 1787.36 1680.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 6.4e-05 512 140 320 230400 17.0886 6.62528 41.6298 206.307 271.865 272.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 610 6.4e-05 512 155 256 153600 25.7908 6.6311 22.1754 206.313 261.149 261.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1630 0.000512 512 420 352 31680 1.15859 0.821088 5.54902 26.2707 33.8995 33.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1950 0.000128 512 310 320 142080 5.40157 3.40944 24.2882 104.587 137.812 137.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1960 0.000128 2048 330 1024 143280 11.5778 14.4365 217.84 418.22 662.154 662.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 30 32 300 0.000256 2048 92 928 0 6.78298 0.004704 201.892 208.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 740 6.4e-05 4096 210 2176 195840 123.28 62.4562 1511.98 1872.21 3570.17 3361.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1620 0.000256 1024 220 896 72000 2.92416 3.42445 47.4242 104.89 158.736 158.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1960 0.000128 2048 330 1024 144128 11.5263 14.3835 373.038 418.627 817.674 817.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 300 0.000256 2048 92 928 2048 22.8994 7.02464 7.12637 209.216 246.428 246.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 740 6.4e-05 4096 210 2176 198656 122.247 55.5274 2585.26 1670.55 4433.75 4433.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1620 0.000256 1024 220 896 71936 2.90371 3.41325 80.0644 104.66 191.116 191.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1960 0.000128 2048 330 1024 143872 11.5371 14.3544 252.989 418.63 697.594 697.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1960 0.000128 2048 330 1024 142848 11.5159 14.3438 225.876 417.176 668.995 669.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1960 0.000128 2048 330 1040 144448 11.5495 14.3812 294.663 419.058 739.732 739.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 300 0.000256 2048 92 960 1536 22.9132 7.05706 5.95069 208.957 245.036 245.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 740 6.4e-05 4096 210 2160 199168 122.422 55.5889 3308.23 1675.39 5161.81 5161.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1620 0.000256 1024 220 920 72128 2.91421 3.42019 63.5573 105.218 175.181 175.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1960 0.000128 2048 330 1040 144384 11.6122 14.4108 521.909 419.141 967.159 967.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 300 0.000256 2048 92 960 1024 23.0223 7.01853 4.25411 209.041 243.491 243.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 740 6.4e-05 4096 210 2160 198656 122.701 55.6168 3117.53 1675.55 4971.56 4971.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1620 0.000256 1024 220 920 71936 2.90982 3.41402 40.9682 104.752 152.117 152.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1960 0.000128 2048 330 1040 144400 11.6122 14.3853 329.835 419.074 774.993 775.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 300 0.000256 2048 92 960 1920 23.0425 7.0535 8.39085 209.663 248.307 248.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 740 6.4e-05 4096 210 2160 199040 122.872 55.7229 2282.05 1675.43 4136.24 4136.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1620 0.000256 1024 220 920 72160 2.92198 3.42835 72.1315 104.938 183.491 183.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1960 0.000128 2048 330 1040 144320 11.5642 14.4129 211.574 419.249 656.878 656.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 40 300 0.000256 2048 92 960 0 6.93658 0.012 206.387 213.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 740 6.4e-05 4096 210 2160 198400 122.681 62.6074 1443.66 1882.29 3511.49 3298.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1620 0.000256 1024 220 920 72000 2.91024 3.41446 46.201 104.805 157.404 157.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1960 0.000128 2048 330 1040 144240 11.5847 14.3913 173.388 418.867 618.312 618.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 40 300 0.000256 2048 92 960 0 6.94394 0.012288 206.509 213.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 740 6.4e-05 4096 210 2160 197760 122.749 62.5591 3501.39 1875.54 5562.49 5349.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1620 0.000256 1024 220 920 72000 2.92278 3.42675 38.1861 104.894 149.503 149.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1960 0.000128 2048 330 1040 144480 11.5764 14.4591 305.117 419.584 750.819 750.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 300 0.000256 2048 92 960 1536 22.8836 6.98576 4.83686 208.512 243.382 243.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 740 6.4e-05 4096 210 2160 198144 122.67 55.6544 2077.11 1674.32 3929.92 3930.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 0.000256 1024 220 920 72096 2.91062 3.41606 66.2893 104.947 177.635 177.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1960 0.000128 2048 330 1040 144384 11.5244 14.3529 200.781 419.059 645.798 645.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 40 300 0.000256 2048 92 960 0 6.93555 0.004992 206.338 213.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 740 6.4e-05 4096 210 2160 198144 122.431 62.5125 1358.35 1879.33 3422.87 3209.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1620 0.000256 1024 220 920 72000 2.9096 3.41197 43.8393 104.787 155.018 155.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1960 0.000128 2048 330 1040 144288 11.5658 14.4446 163.779 419.582 609.458 609.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 12 40 300 0.000256 2048 92 960 0 6.92774 0.010624 204.696 211.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 740 6.4e-05 4096 210 2160 195840 122.897 62.4987 1106.71 1875.4 3167.76 2956.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1620 0.000256 1024 220 920 71712 2.90509 3.41418 36.1384 104.695 147.225 147.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1960 0.000128 2048 330 1040 144368 11.5919 14.3914 441.548 418.934 886.547 886.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 300 0.000256 2048 92 960 1792 23.007 7.05395 7.42803 209.309 246.962 247.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 740 6.4e-05 4096 210 2160 198016 122.948 55.7097 2969.39 1672.35 4820.56 4820.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 0.000256 1024 220 920 72128 2.92054 3.4263 96.8347 105.554 208.808 208.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1960 0.000128 2048 330 1040 144256 11.5625 14.3729 277.411 419.579 723.009 723.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 300 0.000256 2048 92 960 0 6.95075 0.005184 207.259 214.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 740 6.4e-05 4096 210 2160 197120 122.824 62.6203 1862.99 1882.11 3930.79 3716.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1620 0.000256 1024 220 920 71904 2.90816 3.41376 60.3902 104.902 171.686 171.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1960 0.000128 2048 330 1040 144144 11.5814 14.5439 226.101 418.733 671.042 671.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1960 0.000128 2048 330 1040 144384 11.5484 14.3847 411.086 419.096 856.199 856.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 300 0.000256 2048 92 960 1024 23.0395 7.03059 4.63786 209.017 243.894 244.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 740 6.4e-05 4096 210 2160 198656 122.518 55.6179 2768.11 1675.34 4621.76 4621.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 0.000256 1024 220 920 71936 2.90406 3.40963 90.0348 104.729 201.154 201.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1960 0.000128 2048 330 1040 144128 11.5345 14.3544 262.14 419.047 707.159 707.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1960 0.000128 2048 330 1040 144000 11.5343 14.3857 212.945 419.155 658.102 658.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 300 0.000256 2048 92 960 0 6.94477 0.004992 206.768 213.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 740 6.4e-05 4096 210 2160 196608 122.129 62.3126 1423.57 1873.43 3481.69 3268.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1620 0.000256 1024 220 920 71424 2.89638 3.40426 45.8471 105.937 158.158 158.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1960 0.000128 2048 330 1040 144288 11.5753 14.3766 418.866 418.982 863.882 863.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 300 0.000256 2048 92 960 1152 22.9114 6.95706 5.20496 207.407 242.644 242.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 740 6.4e-05 4096 210 2160 198144 122.962 55.7134 2827.5 1674.89 4681.23 4681.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 0.000256 1024 220 920 72000 2.92454 3.4263 91.8487 104.88 203.154 203.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1960 0.000128 2048 330 1040 144288 11.5569 14.3974 273.594 419.582 719.209 719.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 300 0.000256 2048 92 960 0 6.90656 0.00576 204.598 211.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 740 6.4e-05 4096 210 2160 195840 122.871 62.4776 1820.48 1875.33 3881.41 3669.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1620 0.000256 1024 220 920 71712 2.91318 3.41194 59.1227 104.695 170.215 170.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1960 0.000128 2048 330 1040 143856 11.5753 14.379 240.252 419.348 685.638 685.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 300 0.000256 2048 92 960 0 6.89971 0.005984 204.766 211.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 740 6.4e-05 4096 210 2160 196992 122.848 62.5397 1617.52 1875.68 3678.83 3467.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 0.000256 1024 220 920 71712 2.91584 3.41827 52.3735 104.778 163.556 163.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1960 0.000128 2048 330 1040 143424 11.52 14.3588 212.031 418.341 656.333 656.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1960 0.000128 2048 330 1040 144320 11.5616 14.3851 394.137 419.236 839.407 839.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 300 0.000256 2048 92 960 0 6.95011 0.004096 206.319 213.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 740 6.4e-05 4096 210 2160 198400 122.719 62.6339 2665.56 1882.16 4733.33 4520.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 0.000256 1024 220 920 72000 2.90816 3.4137 85.6659 105.674 197.738 197.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1960 0.000128 2048 330 1040 144000 11.52 14.3503 265.444 418.843 710.239 710.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 300 0.000256 2048 92 960 0 6.92624 0.00528 206.651 213.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 740 6.4e-05 4096 210 2160 197120 122.761 62.5234 1800.65 1883.93 3870.11 3656.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 0.000256 1024 220 920 71680 2.90029 3.40771 58.0055 104.692 169.075 169.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1960 0.000128 2048 330 1040 144000 11.5686 14.4074 223.439 419.588 669.082 669.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 300 0.000256 2048 92 960 0 6.94118 0.005792 206.912 213.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 740 6.4e-05 4096 210 2160 195840 122.94 62.5462 1500.89 1878.16 3564.79 3350.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 0.000256 1024 220 920 71520 2.90406 3.4128 48.9617 104.829 160.18 160.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1960 0.000128 2048 330 1040 143360 11.5372 14.3438 217.338 418.503 661.804 661.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 40 300 0.000256 2048 92 960 0 6.93578 0.004096 207.134 214.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 740 6.4e-05 4096 210 2160 189440 123.066 61.9102 1460.21 1858.16 3503.59 3289.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1620 0.000256 1024 220 920 71040 2.89997 3.40554 47.383 104.495 158.254 158.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1960 0.000128 2048 330 1040 144384 11.5442 14.3852 369.825 419.055 814.893 814.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 40 300 0.000256 2048 92 960 0 6.93862 0.004224 206.33 213.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 740 6.4e-05 4096 210 2160 198144 122.432 62.5317 2531.23 1879.29 4595.74 4382.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 0.000256 1024 220 920 72000 2.90918 3.40992 80.3064 104.783 191.478 191.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1960 0.000128 2048 330 1040 144000 11.5127 14.3811 263.274 419.097 708.344 708.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 300 0.000256 2048 92 960 0 6.93824 0.004192 206.733 213.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 740 6.4e-05 4096 210 2160 196608 122.1 62.3422 1772.85 1873.2 3830.73 3617.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1620 0.000256 1024 220 920 71424 2.90406 3.40643 57.0306 104.471 167.884 167.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1960 0.000128 2048 330 1040 143424 11.5282 14.3585 216.339 418.417 660.726 660.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1960 0.000128 2048 330 1040 142848 11.5245 14.3493 203.786 417.651 647.389 647.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1960 0.000128 2048 330 1040 144200 11.6276 14.4363 383.594 418.808 828.55 828.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 300 0.000256 2048 92 960 0 6.98573 0.004544 206.347 213.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 740 6.4e-05 4096 210 2160 198400 122.919 62.7364 2602.98 1880.4 4669.29 4456.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 0.000256 1024 220 920 72000 2.92253 3.42016 84.1648 104.857 195.439 195.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1960 0.000128 2048 330 1040 144000 11.5896 14.4404 262.607 419.429 708.144 708.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 300 0.000256 2048 92 960 0 6.94707 0.00576 206.786 213.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 740 6.4e-05 4096 210 2160 195200 123.031 62.5011 1742.47 1874.18 3802.43 3588.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 0.000256 1024 220 920 71600 2.90672 3.41043 56.9234 104.539 167.849 167.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1960 0.000128 2048 330 1040 143400 11.5876 14.5036 224.742 418.084 669.003 669.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 300 0.000256 2048 92 960 0 6.96346 0.005376 207.049 214.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 740 6.4e-05 4096 210 2160 196800 123.476 62.71 1564.14 1883.55 3634.13 3420.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 0.000256 1024 220 920 71400 2.91702 3.41146 49.1971 104.41 160.008 160.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1960 0.000128 2048 330 1040 143200 11.5482 14.4243 208.025 417.855 651.933 652.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 300 0.000256 2048 92 960 0 6.95091 0.004992 207.35 214.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 740 6.4e-05 4096 210 2160 192000 121.957 61.9745 1367.13 1858.82 3410.13 3195.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 0.000256 1024 220 920 71200 2.91027 3.41645 45.3401 104.82 156.56 156.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1960 0.000128 2048 330 1056 144064 11.5435 14.3582 324.2 419.447 769.633 769.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 300 0.000256 2048 92 960 1024 23.0018 7.03078 4.3921 209.148 243.731 243.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 740 6.4e-05 4096 210 2160 196096 123.172 55.5976 3732.58 1676.96 5588.47 5588.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1620 0.000256 1024 220 912 72192 2.91427 3.42019 67.6435 107.261 181.316 181.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1960 0.000128 2048 330 1056 144000 11.5876 14.3708 572.377 419.137 1017.55 1017.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 300 0.000256 2048 92 960 1024 23.0474 7.0144 4.68515 209.041 243.942 244.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 740 6.4e-05 4096 210 2160 195584 123.498 55.593 3519.67 1675.55 5374.48 5374.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1620 0.000256 1024 220 912 72064 2.90662 3.40992 44.3594 104.741 155.489 155.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1960 0.000128 2048 330 1056 144000 11.5566 14.4609 574.417 418.968 1019.48 1019.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 48 300 0.000256 2048 92 960 0 6.98486 0.003968 206.285 213.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 740 6.4e-05 4096 210 2160 195072 123.463 62.5959 4016.37 1878.91 6081.57 5868.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1620 0.000256 1024 220 912 72000 2.90506 3.40992 36.5588 105.786 148.733 148.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1960 0.000128 2048 330 1056 144080 11.6068 14.3881 309.985 419.128 755.19 755.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 300 0.000256 2048 92 960 1280 23.1487 7.06701 4.0823 209.694 244.153 244.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 740 6.4e-05 4096 210 2160 195840 123.742 55.7117 2061.09 1675.67 3916.37 3916.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1620 0.000256 1024 220 912 72160 2.91968 3.42426 65.4828 104.896 176.795 176.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1960 0.000128 2048 330 1056 144000 11.5606 14.4435 204.138 419.177 649.4 649.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 4 10 48 300 0.000256 2048 92 960 0 6.93738 0.011968 206.289 213.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 740 6.4e-05 4096 210 2160 195840 123.394 62.6082 1349.85 1881.93 3418.02 3204.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1620 0.000256 1024 220 912 72000 2.91469 3.41402 43.2981 104.72 154.416 154.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1960 0.000128 2048 330 1056 143760 11.5794 14.3653 166.095 418.922 611.043 611.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 48 300 0.000256 2048 92 960 0 6.94019 0.012288 206.526 213.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 740 6.4e-05 4096 210 2160 193920 123.944 62.5659 2968.68 1875.85 5031.28 4817.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1620 0.000256 1024 220 912 72000 2.92278 3.42842 36.0036 105.246 147.672 147.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1960 0.000128 2048 330 1056 144096 11.5651 14.4368 434.858 419.086 880.028 880.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 300 0.000256 2048 92 960 768 23.0236 7.00566 3.60192 208.265 242.051 242.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 740 6.4e-05 4096 210 2160 195072 123.479 55.6791 2837.21 1672.48 4689.01 4689.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1620 0.000256 1024 220 912 72096 2.91238 3.41827 93.5624 104.822 204.789 204.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1960 0.000128 2048 330 1056 144000 11.5298 14.3892 273.71 419.12 718.831 718.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 48 300 0.000256 2048 92 960 0 6.93264 0.0056 206.369 213.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 740 6.4e-05 4096 210 2160 195072 123.244 62.5195 1791.91 1879.63 3857.55 3644.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1620 0.000256 1024 220 912 72000 2.90253 3.40954 58.1511 104.807 169.343 169.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1960 0.000128 2048 330 1056 144000 11.5546 14.3968 219.911 419.615 665.557 665.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1960 0.000128 2048 330 1056 143616 11.5401 14.4179 186.003 419.06 631.099 631.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 48 300 0.000256 2048 92 960 0 7.0305 0.010624 206.819 213.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 740 6.4e-05 4096 210 2160 193536 123.159 62.382 1212.73 1873.13 3271.64 3057.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1620 0.000256 1024 220 912 71424 2.89901 3.40582 39.5735 104.465 150.414 150.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1960 0.000128 2048 330 1056 144032 11.5855 14.4548 402.979 418.984 848.086 848.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 300 0.000256 2048 92 960 896 23.157 7.03942 3.94314 209.335 243.634 243.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 740 6.4e-05 4096 210 2160 195328 123.772 55.7074 2631.19 1672.6 4483.44 4483.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1620 0.000256 1024 220 912 72128 2.91875 3.42349 86.3805 104.874 197.667 197.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1960 0.000128 2048 330 1056 144032 11.5589 14.3846 255.522 419.186 700.733 700.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 48 300 0.000256 2048 92 960 0 6.95219 0.00448 207.067 214.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 740 6.4e-05 4096 210 2160 195328 123.401 62.6205 1676.77 1880.15 3743.19 3529.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1620 0.000256 1024 220 912 71904 2.90726 3.41578 54.2148 104.809 165.418 165.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1960 0.000128 2048 330 1056 143808 11.5794 14.4929 209.767 418.783 654.707 654.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1960 0.000128 2048 330 1056 143808 11.5262 14.492 190.247 418.891 635.239 635.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1960 0.000128 2048 330 1056 144000 11.5572 14.3553 390.023 419.14 835.16 835.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 300 0.000256 2048 92 960 1024 23.0448 7.01997 4.25325 209.043 243.523 243.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 740 6.4e-05 4096 210 2160 195584 123.431 55.6014 2562.58 1675.59 4417.36 4417.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1620 0.000256 1024 220 912 72064 2.90858 3.41171 83.4213 104.745 194.559 194.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1960 0.000128 2048 330 1056 143616 11.5345 14.3568 253.539 419.024 698.538 698.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1960 0.000128 2048 330 1056 143616 11.5261 14.3647 213.298 419.037 658.31 658.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 300 0.000256 2048 92 960 0 6.9231 0.00432 206.59 213.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 740 6.4e-05 4096 210 2160 193536 123.186 62.2872 1384.62 1871.83 3442.16 3228.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1620 0.000256 1024 220 912 71424 2.896 3.4087 44.7452 104.398 155.52 155.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1960 0.000128 2048 330 1056 143360 11.536 14.3605 187.131 418.289 631.393 631.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1960 0.000128 2048 330 1056 144000 11.5794 14.3913 380.08 419.34 825.475 825.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 48 300 0.000256 2048 92 960 0 6.95421 0.004448 207.469 214.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 740 6.4e-05 4096 210 2160 195840 123.621 62.657 2531.29 1884.17 4601.99 4387.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1620 0.000256 1024 220 912 72144 2.92448 3.42474 81.2044 104.972 192.597 192.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1960 0.000128 2048 330 1056 144000 11.5596 14.3685 265.769 419.484 711.263 711.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1960 0.000128 2048 330 1056 143856 11.5712 14.377 224.584 419.342 669.956 670.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1960 0.000128 2048 330 1056 143424 11.5196 14.3711 224.024 418.025 668.019 668.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1960 0.000128 2048 330 1056 144000 11.5649 14.3761 377.699 419.483 823.202 823.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 48 300 0.000256 2048 92 960 0 7.00566 0.005152 206.438 213.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 740 6.4e-05 4096 210 2160 195840 123.407 62.6742 2515.38 1883.29 4585.01 4371.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1620 0.000256 1024 220 912 72000 2.90403 3.4152 79.7028 104.8 190.891 190.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1960 0.000128 2048 330 1056 143680 11.5202 14.3606 269.654 418.833 714.451 714.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 48 300 0.000256 2048 92 960 0 6.93248 0.005952 206.649 213.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 740 6.4e-05 4096 210 2160 194560 123.674 62.5241 1776.82 1883.9 3847.16 3633.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1620 0.000256 1024 220 912 71680 2.90102 3.4095 57.3454 104.69 168.415 168.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1960 0.000128 2048 330 1056 143520 11.5537 14.3912 222.439 419.484 667.95 668.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 300 0.000256 2048 92 960 0 6.95443 0.004416 206.862 213.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 740 6.4e-05 4096 210 2160 192000 124.233 62.5439 1442.06 1877.8 3506.88 3293.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1620 0.000256 1024 220 912 71520 2.9119 3.41034 47.3241 104.798 158.517 158.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1960 0.000128 2048 330 1056 143360 11.5505 14.3475 208.694 418.406 653.079 653.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 300 0.000256 2048 92 960 0 6.95706 0.005664 207.084 214.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 740 6.4e-05 4096 210 2160 189440 123.125 61.9248 1329.83 1857.72 3372.85 3158.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1620 0.000256 1024 220 912 71040 2.89411 3.40582 44.4583 104.48 155.311 155.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1960 0.000128 2048 330 1050 143936 11.5466 14.4978 338.517 419.05 783.692 783.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1960 0.000128 2048 330 1050 143872 11.5775 14.3651 578.767 419.207 1024 1024.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1960 0.000128 2048 330 1050 143808 11.5729 14.3618 582.17 419.052 1027.25 1027.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1960 0.000128 2048 330 1050 143920 11.6183 14.39 311.29 419.138 756.522 756.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1960 0.000128 2048 330 1050 143840 11.5671 14.3784 201.117 419.494 646.64 646.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1960 0.000128 2048 330 1050 143760 11.5773 14.3776 167.754 418.858 612.65 612.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1960 0.000128 2048 330 1050 143360 11.5164 14.3544 198.076 418.539 642.567 642.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1960 0.000128 2048 330 1050 143904 11.5637 14.377 427.991 419.499 873.517 873.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1960 0.000128 2048 330 1050 143808 11.5242 14.3599 266.521 419.408 711.894 711.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1960 0.000128 2048 330 1050 143712 11.5589 14.3705 216.925 419.254 662.19 662.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1960 0.000128 2048 330 1050 143616 11.5388 14.3898 184.133 418.794 628.942 629.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1960 0.000128 2048 330 1050 143920 11.5922 14.386 393.664 419.348 839.073 839.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1960 0.000128 2048 330 1050 143808 11.559 14.383 250.467 419.536 696.028 696.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1960 0.000128 2048 330 1050 143472 11.5732 14.3913 205.213 419.081 650.34 650.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1960 0.000128 2048 330 1050 143360 11.5188 14.4656 184.932 418.884 629.884 629.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1960 0.000128 2048 330 1050 143872 11.5514 14.3549 389.607 419.144 834.74 834.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1960 0.000128 2048 330 1050 143616 11.53 14.3605 252.271 419.012 697.252 697.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1960 0.000128 2048 330 1050 143616 11.5349 14.3872 215.435 419.203 660.639 660.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1960 0.000128 2048 330 1050 143360 11.5507 14.3578 190.126 418.597 634.712 634.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1960 0.000128 2048 330 1050 143856 11.5747 14.4094 398.485 418.921 843.472 843.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1960 0.000128 2048 330 1050 143712 11.5528 14.4176 282.415 419.244 727.713 727.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1960 0.000128 2048 330 1050 143424 11.5732 14.3708 231.907 419.048 676.982 677.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1960 0.000128 2048 330 1050 142848 11.5281 14.3912 221.84 418.033 665.874 665.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1960 0.000128 2048 330 1050 143280 11.5928 14.4323 202.759 418.281 647.146 647.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1960 0.000128 2048 330 1050 143840 11.561 14.3801 384.951 419.582 830.555 830.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1960 0.000128 2048 330 1050 143360 11.5265 14.4077 266.401 418.931 711.35 711.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1960 0.000128 2048 330 1050 143520 11.553 14.4606 224.659 419.241 669.996 670.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1960 0.000128 2048 330 1050 142720 11.5405 14.3386 206.111 418.098 650.172 650.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1960 0.000128 2048 330 1050 142400 11.5267 14.3954 198.146 417.827 641.981 642.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1960 0.000128 2048 330 1020 144000 11.5433 14.3585 302.927 419.044 747.956 748.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 300 0.000256 2048 92 960 2560 22.7114 7.00794 9.59706 208.954 248.424 248.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 740 6.4e-05 4096 210 2160 198656 122.558 55.5827 3314.08 1675.35 5167.74 5167.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1620 0.000256 1024 220 900 72192 2.90643 3.4183 64.9293 107.221 178.551 178.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1960 0.000128 2048 330 1020 144000 11.5528 14.3784 247.171 419.193 692.377 692.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 300 0.000256 2048 92 960 2048 22.8837 7.01037 7.4751 209.174 246.696 246.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 740 6.4e-05 4096 210 2160 198656 122.698 55.6023 3121.7 1675.79 4975.96 4976.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1620 0.000256 1024 220 900 72064 2.90845 3.40992 42.7579 104.758 153.909 153.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1960 0.000128 2048 330 1020 143808 11.5784 14.4097 514.671 419.065 959.804 959.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 300 0.000256 2048 92 960 1536 22.5946 6.98301 6.42742 206.387 242.546 242.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 740 6.4e-05 4096 210 2160 198144 122.545 55.5907 3036.92 1673.01 4888.23 4888.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1620 0.000256 1024 220 900 72000 2.90125 3.40867 35.0205 104.788 146.189 146.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1960 0.000128 2048 330 1020 143616 11.5832 14.4417 509.859 418.912 954.876 954.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 300 0.000256 2048 92 960 2048 22.9025 7.03254 8.25936 209.35 247.705 247.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 740 6.4e-05 4096 210 2160 196608 123.168 55.5577 3691.99 1671.56 5542.44 5542.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1620 0.000256 1024 220 900 71936 2.9079 3.40883 30.304 104.729 141.421 141.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1960 0.000128 2048 330 1020 144000 11.5855 14.4118 419.848 419.466 865.392 865.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 300 0.000256 2048 92 960 2560 22.9202 7.06694 9.60461 209.865 249.614 249.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 740 6.4e-05 4096 210 2160 198400 122.919 55.7061 2860.04 1677.13 4715.96 4716.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1620 0.000256 1024 220 900 72240 2.92461 3.42426 91.34 104.98 202.74 202.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1960 0.000128 2048 330 1020 144000 11.5548 14.3941 260.995 419.57 706.596 706.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 300 0.000256 2048 92 960 1280 22.6921 6.93792 7.13952 206.536 243.461 243.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 740 6.4e-05 4096 210 2160 198400 122.68 55.6813 1785.17 1677.22 3640.92 3641.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1620 0.000256 1024 220 900 72000 2.90906 3.41427 56.1004 104.821 167.318 167.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1960 0.000128 2048 330 1020 143760 11.5691 14.3645 212.663 419.248 657.928 658.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 60 300 0.000256 2048 92 960 0 7.01968 0.012128 206.577 213.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 740 6.4e-05 4096 210 2160 195840 123.148 62.653 1440.14 1876.99 3503.17 3289.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1620 0.000256 1024 220 900 72000 2.92451 3.42221 45.8301 104.973 157.222 157.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1960 0.000128 2048 330 1020 143680 11.5276 14.3672 180.064 418.941 624.977 625.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 60 300 0.000256 2048 92 960 0 6.92838 0.011264 206.799 213.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 740 6.4e-05 4096 210 2160 197120 122.81 62.519 4253.86 1884.49 6323.93 6110.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1620 0.000256 1024 220 900 71680 2.90387 3.41034 39.1168 104.718 150.221 150.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1960 0.000128 2048 330 1020 144000 11.563 14.3822 384.565 419.486 830.076 830.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 300 0.000256 2048 92 960 2304 22.7269 7.01862 8.42429 208.463 246.793 246.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 740 6.4e-05 4096 210 2160 198144 122.628 55.6562 2622.56 1674.09 4475.1 4475.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1620 0.000256 1024 220 900 72192 2.90218 3.41606 83.753 104.926 195.071 195.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1960 0.000128 2048 330 1020 143808 11.519 14.4098 241.266 418.981 686.256 686.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 300 0.000256 2048 92 960 1536 22.5961 6.93018 4.54224 206.352 240.584 240.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 740 6.4e-05 4096 210 2160 198144 122.395 55.5889 1648.42 1672.71 3499.27 3499.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1620 0.000256 1024 220 900 72000 2.90326 3.40925 52.351 104.77 163.505 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1960 0.000128 2048 330 1020 143712 11.557 14.4077 198.432 419.581 644.058 644.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 300 0.000256 2048 92 960 0 6.88947 0.005984 204.671 211.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 740 6.4e-05 4096 210 2160 195840 122.87 62.4443 1340.92 1875.62 3402.11 3190.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1620 0.000256 1024 220 900 71712 2.90861 3.40755 42.5246 104.694 153.606 153.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1960 0.000128 2048 330 1020 143616 11.5147 14.4168 178.312 419.148 623.474 623.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 60 300 0.000256 2048 92 960 0 6.92682 0.012288 206.869 213.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 740 6.4e-05 4096 210 2160 196608 122.152 62.2926 1217.51 1873.52 3275.72 3061.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1620 0.000256 1024 220 900 71424 2.89792 3.40992 38.3335 104.487 149.199 149.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1960 0.000128 2048 330 1020 143520 11.5634 14.4779 154.994 419.184 600.299 600.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 60 300 0.000256 2048 92 960 0 6.94067 0.011872 206.722 213.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 740 6.4e-05 4096 210 2160 195840 122.925 62.5273 1044.9 1876.34 3106.95 2893.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1620 0.000256 1024 220 900 71520 2.91226 3.40995 33.139 105.073 144.605 144.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1960 0.000128 2048 330 1020 143920 11.5937 14.3804 368.769 419.042 813.87 813.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 300 0.000256 2048 92 960 2688 22.8554 7.03283 9.37037 209.37 248.793 248.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 740 6.4e-05 4096 210 2160 198016 122.946 55.6995 2512.69 1672.8 4364.31 4364.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1620 0.000256 1024 220 900 72128 2.92086 3.42109 79.3674 104.889 190.67 190.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1960 0.000128 2048 330 1020 143808 11.5675 14.3885 234.893 419.207 680.136 680.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 300 0.000256 2048 92 960 1792 22.6576 6.95242 5.05392 207.102 241.927 242.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 740 6.4e-05 4096 210 2160 197120 122.82 55.6544 1594.21 1673.02 3445.87 3446.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1620 0.000256 1024 220 900 71904 2.90739 3.41811 50.1231 104.808 161.327 161.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1960 0.000128 2048 330 1020 143472 11.5735 14.379 197.185 419.078 642.297 642.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 300 0.000256 2048 92 960 2688 22.9083 7.05472 6.31277 209.944 246.38 246.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 740 6.4e-05 4096 210 2160 196224 123.494 55.7287 1338.54 1674.75 3192.67 3192.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1620 0.000256 1024 220 900 71904 2.92077 3.42221 42.6469 105.79 154.853 154.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1960 0.000128 2048 330 1020 143360 11.5194 14.4469 173.246 419.228 618.525 618.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 300 0.000256 2048 92 960 0 6.81773 0.006144 202.808 209.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 740 6.4e-05 4096 210 2160 197120 122.66 62.4123 1184.48 1877.74 3247.53 3037.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1620 0.000256 1024 220 900 71232 2.89869 3.40461 37.243 104.432 148.051 148.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1960 0.000128 2048 330 1020 143360 11.5875 14.402 154.243 418.745 599.062 599.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 300 0.000256 2048 92 960 0 6.91331 0.004576 205.26 212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 740 6.4e-05 4096 210 2160 192640 123.251 62.2196 1030.21 1866.02 3081.94 2869.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1620 0.000256 1024 220 900 71680 2.93181 3.42835 33.0355 104.956 144.421 144.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1960 0.000128 2048 330 1020 144000 11.5712 14.4507 350.866 419.14 796.11 796.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 300 0.000256 2048 92 960 2048 22.8703 7.01779 6.93216 209.07 246.053 246.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 740 6.4e-05 4096 210 2160 198656 122.523 55.5992 2392.18 1675.71 4246.18 4246.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1620 0.000256 1024 220 900 72064 2.91344 3.40787 75.6235 104.747 186.762 186.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1960 0.000128 2048 330 1020 143616 11.5265 14.3954 238.549 418.968 683.52 683.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 300 0.000256 2048 92 960 2048 22.8988 7.02819 5.70829 209.391 245.187 245.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 740 6.4e-05 4096 210 2160 196608 122.678 55.5428 1622 1671.81 3472.19 3472.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1620 0.000256 1024 220 900 71936 2.90192 3.40787 51.1885 104.747 162.318 162.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1960 0.000128 2048 330 1020 143616 11.5331 14.3579 198.791 419.14 643.905 643.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 300 0.000256 2048 92 960 0 6.9591 0.004928 206.765 213.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 740 6.4e-05 4096 210 2160 196608 122.138 62.3515 1348.46 1873.63 3406.82 3193.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1620 0.000256 1024 220 900 71424 2.90038 3.40333 42.2847 104.482 153.142 153.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1960 0.000128 2048 330 1020 143360 11.5397 14.3642 185.188 418.629 629.801 629.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1960 0.000128 2048 330 1020 143360 11.5447 14.4486 167.914 418.463 612.454 612.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 300 0.000256 2048 92 960 0 6.95738 0.004416 207.207 214.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 740 6.4e-05 4096 210 2160 189440 123.124 61.9211 1101.2 1858.26 3144.75 2930.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1620 0.000256 1024 220 900 71040 2.9017 3.40211 35.8798 104.493 146.749 146.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1960 0.000128 2048 330 1024 144512 11.538 14.4076 297.284 419.022 742.332 742.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 300 0.000256 2048 92 960 2560 22.7205 7.15091 9.4703 208.935 248.431 248.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 740 6.4e-05 4096 210 2176 197632 122.724 55.6055 3249.26 1675.75 5103.51 5103.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1620 0.000256 1024 220 896 72064 2.90698 3.41229 63.9706 104.861 175.223 175.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1960 0.000128 2048 330 1024 144512 11.5468 14.3723 193.805 419.307 639.113 639.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 300 0.000256 2048 92 960 2048 22.8635 7.01395 7.38128 209.252 246.669 246.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 740 6.4e-05 4096 210 2176 197632 122.916 55.5887 3052.79 1676.39 4907.85 4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1620 0.000256 1024 220 896 71936 2.90816 3.41197 41.6297 104.82 152.847 152.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1960 0.000128 2048 330 1024 144384 11.5749 14.4097 491.818 419.404 937.284 937.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 300 0.000256 2048 92 960 1536 22.5961 6.93043 6.34602 206.553 242.577 242.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 740 6.4e-05 4096 210 2176 196608 122.992 55.6002 2978.88 1674.39 4832.02 4832.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1620 0.000256 1024 220 896 71808 2.90406 3.41402 34.6525 104.87 145.911 145.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1960 0.000128 2048 330 1024 144128 11.5912 14.397 488.311 419.019 933.403 933.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 300 0.000256 2048 92 960 2048 22.8922 7.02109 8.19757 209.407 247.674 247.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 740 6.4e-05 4096 210 2176 196608 123.136 55.5476 3649.8 1671.97 5500.62 5500.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1620 0.000256 1024 220 896 71680 2.90128 3.40598 29.8803 104.753 141.015 141.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1960 0.000128 2048 330 1024 144560 11.5999 14.3792 400.708 419.371 846.138 846.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 300 0.000256 2048 92 960 2560 22.9091 7.05837 9.08454 209.815 249.028 249.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 740 6.4e-05 4096 210 2176 197760 123.042 55.7236 2763.59 1676.61 4619.13 4619.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1620 0.000256 1024 220 896 72080 2.92173 3.4248 87.182 105.888 199.49 199.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1960 0.000128 2048 330 1024 144480 11.563 14.4425 244.616 419.272 689.974 690.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 300 0.000256 2048 92 960 1280 22.6758 6.93453 6.96176 206.369 243.098 243.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 740 6.4e-05 4096 210 2176 197120 122.919 55.69 1678.24 1675.89 3532.9 3533.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1620 0.000256 1024 220 896 71840 2.9049 3.41606 53.3297 104.739 164.462 164.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1960 0.000128 2048 330 1024 144240 11.5773 14.4115 201.835 419.215 647.121 647.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 10 64 300 0.000256 2048 92 960 0 6.95114 0.012288 206.577 213.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 740 6.4e-05 4096 210 2176 195840 123.152 62.5676 1381.76 1876.96 3444.7 3231.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1620 0.000256 1024 220 896 72000 2.9225 3.43149 43.9733 104.97 155.368 155.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1960 0.000128 2048 330 1024 144000 11.5302 14.3565 173.33 418.435 617.729 617.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 64 300 0.000256 2048 92 960 0 6.99802 0.011904 206.571 213.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 740 6.4e-05 4096 210 2176 197120 122.749 62.591 4059.76 1882.25 6127.59 5914.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1620 0.000256 1024 220 896 71680 2.9056 3.40973 38.1969 105.564 150.15 150.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1960 0.000128 2048 330 1024 144400 11.5908 14.444 230.622 419.077 675.812 675.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 300 0.000256 2048 92 960 0 6.94982 0.004096 206.666 213.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 740 6.4e-05 4096 210 2176 195200 123.091 62.4852 3861.38 1872.62 5919.82 5706.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1620 0.000256 1024 220 896 71600 2.91232 3.41245 34.6469 104.449 145.492 145.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1960 0.000128 2048 330 1024 144576 11.5578 14.4975 368.468 419.585 814.19 814.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 300 0.000256 2048 92 960 2304 22.7435 7.00141 8.19805 208.511 246.616 246.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 740 6.4e-05 4096 210 2176 197376 122.799 55.6493 2539.25 1674.32 4392.19 4392.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1620 0.000256 1024 220 896 72000 2.90851 3.41731 81.0629 104.956 192.414 192.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1960 0.000128 2048 330 1024 144384 11.5364 14.3626 229.552 419.345 674.876 674.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 300 0.000256 2048 92 960 1536 22.5892 6.94374 4.66147 206.523 240.876 241.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 740 6.4e-05 4096 210 2176 196608 122.781 55.6134 1578.93 1674.14 3431.62 3431.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1620 0.000256 1024 220 896 71808 2.90118 3.41402 50.1735 104.857 161.415 161.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1960 0.000128 2048 330 1024 144288 11.5702 14.4295 188.93 419.584 634.597 634.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 300 0.000256 2048 92 960 0 6.88982 0.005376 204.696 211.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 740 6.4e-05 4096 210 2176 195840 122.928 62.458 1300.64 1875.51 3361.77 3150.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1620 0.000256 1024 220 896 71712 2.90682 3.40627 41.5124 104.692 152.591 152.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1960 0.000128 2048 330 1024 144000 11.5295 14.3606 168.842 419.193 614.003 614.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 12 64 300 0.000256 2048 92 960 0 6.94157 0.01216 206.883 213.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 740 6.4e-05 4096 210 2176 193536 123.184 62.3213 1142.28 1873.71 3201.75 2987.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1620 0.000256 1024 220 896 71424 2.89782 3.40787 36.4384 105.586 148.403 148.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1960 0.000128 2048 330 1024 144000 11.5616 14.3788 148.023 419.177 593.221 593.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 12 64 300 0.000256 2048 92 960 0 6.94275 0.012288 206.712 213.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 740 6.4e-05 4096 210 2176 195840 122.929 62.5439 1011.55 1876.57 3073.84 2860.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1620 0.000256 1024 220 896 71520 2.90576 3.41766 32.1955 105.068 143.66 143.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1960 0.000128 2048 330 1024 144480 11.5964 14.379 347.437 418.935 792.431 792.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 300 0.000256 2048 92 960 2688 22.8479 7.0615 9.01722 209.312 248.405 248.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 740 6.4e-05 4096 210 2176 197120 123.172 55.7156 2391.34 1672.32 4242.72 4242.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1620 0.000256 1024 220 896 72016 2.92602 3.42426 75.4572 106.603 188.482 188.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1960 0.000128 2048 330 1024 144480 11.5467 14.3823 221.214 419.493 666.718 666.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 300 0.000256 2048 92 960 1792 22.6591 6.96269 5.14253 207.26 242.183 242.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 740 6.4e-05 4096 210 2176 197120 122.837 55.6564 1526.1 1674.31 3379.06 3379.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1620 0.000256 1024 220 896 71904 2.91021 3.41261 47.7696 105.533 159.7 159.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1960 0.000128 2048 330 1024 144144 11.5743 14.3995 186.747 418.801 631.601 631.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 300 0.000256 2048 92 960 2688 22.893 7.08227 6.43462 209.799 246.377 246.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 740 6.4e-05 4096 210 2176 196224 123.539 55.731 1290.95 1673.62 3144 3144.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1620 0.000256 1024 220 896 71904 2.92128 3.42835 41.1981 104.899 152.518 152.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1960 0.000128 2048 330 1024 144256 11.52 14.3589 165.091 418.835 609.886 609.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 300 0.000256 2048 92 960 0 6.82038 0.004896 202.645 209.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 740 6.4e-05 4096 210 2176 197120 122.692 62.4185 1140.31 1876.16 3201.83 2992.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1620 0.000256 1024 220 896 71232 2.89558 3.40362 35.7061 104.346 146.424 146.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1960 0.000128 2048 330 1024 143920 11.602 14.4074 147.35 418.432 591.874 591.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 300 0.000256 2048 92 960 0 6.92016 0.006144 205.109 212.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 740 6.4e-05 4096 210 2176 192640 123.269 62.244 994.858 1864.65 3045.28 2833.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1620 0.000256 1024 220 896 71680 2.92435 3.4272 31.5673 104.887 142.877 142.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1960 0.000128 2048 330 1024 144512 11.5627 14.5743 343.786 419.132 789.134 789.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 300 0.000256 2048 92 960 2048 22.8667 7.0103 7.26934 209.04 246.349 246.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 740 6.4e-05 4096 210 2176 197632 122.711 55.6097 2378.59 1675.56 4232.63 4232.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1620 0.000256 1024 220 896 71936 2.90528 3.40883 75.518 104.746 186.65 186.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1960 0.000128 2048 330 1024 144128 11.5355 14.447 231.71 418.632 676.405 676.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 300 0.000256 2048 92 960 2048 22.8951 7.12317 5.91197 209.216 245.307 245.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 740 6.4e-05 4096 210 2176 196608 122.681 55.5298 1595.95 1670.41 3444.72 3444.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1620 0.000256 1024 220 896 71680 2.90771 3.40701 50.1931 104.656 161.234 161.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1960 0.000128 2048 330 1024 144000 11.5327 14.3616 192.258 418.748 636.981 637.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 300 0.000256 2048 92 960 0 6.97344 0.00608 206.673 213.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 740 6.4e-05 4096 210 2176 193536 123.205 62.3309 1304.41 1871.74 3361.91 3148.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1620 0.000256 1024 220 896 71424 2.89696 3.40378 41.6414 104.386 152.399 152.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1960 0.000128 2048 330 1024 143872 11.5408 14.4971 177.883 418.208 622.212 622.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1960 0.000128 2048 330 1024 143360 11.5444 14.4343 163.342 418.423 607.832 607.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 300 0.000256 2048 92 960 0 6.94141 0.005504 207.18 214.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 740 6.4e-05 4096 210 2176 189440 123.13 61.9034 1086.58 1858.03 3129.9 2915.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1620 0.000256 1024 220 896 71040 2.89904 3.41149 35.4361 104.474 146.289 146.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1960 0.000128 2048 330 1024 142848 11.5129 14.3464 154.589 417.245 597.77 597.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1960 0.000128 2048 330 1024 143712 11.6206 14.5375 505.787 419.583 951.614 951.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1960 0.000128 2048 330 1024 143616 11.5395 14.4287 340.068 419.062 785.178 785.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1960 0.000128 2048 330 1024 143616 11.5589 14.3572 219.56 419.542 665.102 665.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1960 0.000128 2048 330 1024 143424 11.5377 14.4504 180.392 419.455 625.916 626.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1960 0.000128 2048 330 1024 143360 11.5282 14.3483 219.782 419.026 664.762 664.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1960 0.000128 2048 330 1024 143040 11.5654 14.3647 527.305 418.934 972.248 972.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1960 0.000128 2048 330 1024 143232 11.5553 14.3426 526.053 419.099 971.13 971.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1960 0.000128 2048 330 1024 143360 11.5566 14.42 528.245 419.283 973.585 973.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1960 0.000128 2048 330 1024 142848 11.5887 14.3604 528.882 418.166 973.077 973.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1960 0.000128 2048 330 1020 143360 11.5548 14.3462 511.454 419.238 956.674 956.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 300 0.000256 2048 92 960 0 6.8871 0.004096 202.74 209.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 740 6.4e-05 4096 210 2160 197120 123.053 62.4991 3708.72 1877.82 5772.33 5562.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1620 0.000256 1024 220 900 71232 2.89338 3.40352 25.2491 106.162 137.778 137.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1960 0.000128 2048 330 1024 144256 11.5671 14.4961 490.715 418.881 935.742 935.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 300 0.000256 2048 92 960 0 6.79962 0.004096 202.553 209.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 740 6.4e-05 4096 210 2176 197120 122.995 62.3844 3664.12 1876.22 5725.97 5516.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1620 0.000256 1024 220 896 71232 2.89632 3.4048 24.8128 105.057 136.241 136.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1960 0.000128 2048 330 1050 143360 11.6488 14.3962 535.411 418.498 980.035 980.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1960 0.000128 2048 330 1056 143360 11.6379 14.4544 538.609 418.928 983.707 983.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1960 0.000128 2048 330 1024 144128 11.5894 14.3705 503.201 418.974 948.214 948.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 300 0.000256 2048 92 928 2048 22.9039 7.01789 7.94886 209.389 247.41 247.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 740 6.4e-05 4096 210 2176 198656 122.703 55.5665 3659.76 1671.81 5510.01 5510.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1620 0.000256 1024 220 896 71936 2.94093 3.40992 103.581 104.748 214.757 214.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1960 0.000128 2048 330 1024 143040 11.5299 14.3526 736.109 418.54 1180.61 1180.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 300 0.000256 2048 92 928 0 6.94979 0.004704 207.358 214.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 740 6.4e-05 4096 210 2176 192000 121.777 61.9384 5023.19 1857.67 7064.81 6850.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1620 0.000256 1024 220 896 71040 2.87718 3.37872 42.6273 103.763 152.718 152.797
