USE work.alu;

ENTITY BancoDeRegistradores_tb IS
END ENTITY;	

ARCHITECTURE BancoDeRegistradores_tb_arch OF BancoDeRegistradores_tb IS
	SIGNAL op: BIT_VECTOR (1 DOWNTO 0);
	SIGNAL x1,x2,x3,x4,x5,x6,x7,x8: BIT;
	SIGNAL y1,y2,y3,y4,y5,y6,y7,y8: BIT;
	SIGNAL s1,s2,s3,s4,s5,s6,s7,s8: BIT;
	SIGNAL overflow: BIT;
	
	component BancoDeRegistradores is port (
		reg1: IN BIT_VECTOR (1 DOWNTO 0);        
		reg2: IN BIT_VECTOR (1 DOWNTO 0);
		regWrite: IN BIT_VECTOR (1 DOWNTO 0);
		dataIn: IN BIT_VECTOR (7 DOWNTO 0);
		regWriteCond: IN BIT;
		dataOut1: OUT BIT_VECTOR (7 DOWNTO 0);
		dataOut2: OUT BIT_VECTOR (7 DOWNTO 0)
	);
   end component;
BEGIN
	BancoDeRegistradores_function: BancoDeRegistradores PORT MAP();
	
	op <= "10" AFTER 0ns, "10" AFTER 10ns, "11" AFTER 20ns, "11" AFTER 30ns, "11" AFTER 40ns;
	
	x1 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x2 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x3 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x4 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x5 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x6 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x7 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	x8 <= '1' AFTER 0ns, '0' AFTER 10ns, '1' AFTER 20ns, '0' AFTER 30ns;
	
	y1 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y2 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y3 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y4 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y5 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y6 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y7 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;
	y8 <= '1' AFTER 0ns, '1' AFTER 10ns, '1' AFTER 20ns, '1' AFTER 30ns;

END ARCHITECTURE;