#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan  3 13:15:25 2025
# Process ID: 46340
# Current directory: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent42944 E:\yingzong\CO-lab-material-CQU-2022\vivado\lab4\project_1\project_1.xpr
# Log file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/vivado.log
# Journal file: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 913.379 ; gain = 225.375
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1016.449 ; gain = 32.516
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1106.812 ; gain = 2.164
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1148.926 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1207.332 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
launch_runs -jobs 10 inst_ram_synth_1
[Fri Jan  3 14:07:15 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
launch_runs -jobs 10 inst_ram_synth_1
[Fri Jan  3 14:08:27 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.801 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:111]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1259.488 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
file mkdir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new
close [ open E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v w ]
add_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v
update_compile_order -fileset sources_1
close [ open E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v w ]
add_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v
update_compile_order -fileset sources_1
close [ open E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v w ]
add_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v
update_compile_order -fileset sources_1
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:107]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 'writeregW' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:107]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 'regwriteW' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
ERROR: [VRFC 10-2922] 'hazard' expects 20 arguments [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:88]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.488 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1259.488 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/S_LInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../funcTest_independent/S_LInstTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/S_LInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/S_LInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../funcTest_independent/S_LInstTest/obj/inst_ram.coe'
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1

launch_runs -jobs 10 inst_ram_synth_1
[Fri Jan  3 20:39:50 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1

launch_runs -jobs 10 inst_ram_synth_1
[Fri Jan  3 20:41:18 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol alucontrolM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:123]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:159]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:164]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:170]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:187]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1457.301 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:124]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:125]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan  3 23:18:53 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1461.418 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1461.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1461.418 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1461.418 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../funcTest_independent/ArithmeticTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/ArithmeticTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../funcTest_independent/ArithmeticTest/obj/inst_ram.coe'
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1

launch_runs -jobs 10 inst_ram_synth_1
[Sat Jan  4 02:03:32 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
reset_run inst_ram_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1

launch_runs -jobs 10 inst_ram_synth_1
[Sat Jan  4 02:04:36 2025] Launched inst_ram_synth_1...
Run output will be captured here: E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1/runme.log
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1512.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1512.809 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1512.809 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: top
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1981.742 ; gain = 233.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:27]
INFO: [Synth 8-6157] synthesizing module 'mycpu_top' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'maindec' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v:23]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (1#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v:23]
INFO: [Synth 8-6157] synthesizing module 'aludec' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v:31]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (2#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc' (3#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
WARNING: [Synth 8-689] width (11) of port connection 'q' does not match port width (16) of module 'floprc' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [Synth 8-6157] synthesizing module 'flopr' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr' (4#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'q' does not match port width (8) of module 'flopr' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [Synth 8-689] width (2) of port connection 'q' does not match port width (8) of module 'flopr' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [Synth 8-3848] Net equalD in module/entity controller does not have driver. [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:27]
INFO: [Synth 8-6155] done synthesizing module 'controller' (5#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:24]
INFO: [Synth 8-6157] synthesizing module 'hazard' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (6#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (7#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pc' (8#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (9#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v:23]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (10#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (11#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopenrc' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenrc' (12#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v:23]
INFO: [Synth 8-6157] synthesizing module 'signext' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v:23]
INFO: [Synth 8-6155] done synthesizing module 'signext' (13#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v:23]
INFO: [Synth 8-6157] synthesizing module 'sl2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sl2' (14#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v:23]
INFO: [Synth 8-6157] synthesizing module 'eqcmp' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v:23]
INFO: [Synth 8-6155] done synthesizing module 'eqcmp' (15#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized0' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized0' (15#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized1' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized1' (15#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux3' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux3' (16#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu' (17#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v:23]
WARNING: [Synth 8-7023] instance 'alu' of module 'alu' has 7 connections declared, but only 5 given [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:152]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (17#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized0' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized0' (17#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized1' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized1' (17#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
INFO: [Synth 8-6157] synthesizing module 'flopr__parameterized2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopr__parameterized2' (17#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'q' does not match port width (16) of module 'flopr__parameterized2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
INFO: [Synth 8-6157] synthesizing module 'sw_select' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v:21]
INFO: [Synth 8-226] default block is never used [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sw_select' (18#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v:21]
INFO: [Synth 8-6157] synthesizing module 'addr_except' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v:23]
INFO: [Synth 8-6155] done synthesizing module 'addr_except' (19#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v:23]
WARNING: [Synth 8-689] width (6) of port connection 'q' does not match port width (8) of module 'flopr' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
INFO: [Synth 8-6157] synthesizing module 'floprc__parameterized2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'floprc__parameterized2' (19#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v:23]
INFO: [Synth 8-6157] synthesizing module 'lw_select' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v:23]
INFO: [Synth 8-226] default block is never used [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v:34]
INFO: [Synth 8-226] default block is never used [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v:41]
INFO: [Synth 8-6155] done synthesizing module 'lw_select' (20#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v:23]
WARNING: [Synth 8-3848] Net flushD in module/entity datapath does not have driver. [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:62]
WARNING: [Synth 8-3848] Net flushW in module/entity datapath does not have driver. [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (21#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:24]
INFO: [Synth 8-6155] done synthesizing module 'mips' (22#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v:52]
INFO: [Synth 8-6157] synthesizing module 'instdec' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v:116]
INFO: [Synth 8-6155] done synthesizing module 'instdec' (23#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v:27]
WARNING: [Synth 8-7023] instance 'instdec' of module 'instdec' has 2 connections declared, but only 1 given [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v:52]
INFO: [Synth 8-6155] done synthesizing module 'mycpu_top' (24#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'inst_ram' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/.Xil/Vivado-46340-LAPTOP-DB6FHK37/realtime/inst_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'inst_ram' (25#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/.Xil/Vivado-46340-LAPTOP-DB6FHK37/realtime/inst_ram_stub.v:6]
WARNING: [Synth 8-7023] instance 'inst_ram' of module 'inst_ram' has 8 connections declared, but only 6 given [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
INFO: [Synth 8-6157] synthesizing module 'data_ram' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/.Xil/Vivado-46340-LAPTOP-DB6FHK37/realtime/data_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'data_ram' (26#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/.Xil/Vivado-46340-LAPTOP-DB6FHK37/realtime/data_ram_stub.v:6]
WARNING: [Synth 8-7023] instance 'data_ram' of module 'data_ram' has 8 connections declared, but only 6 given [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
INFO: [Synth 8-6155] done synthesizing module 'top' (27#1) [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:27]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[31]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[30]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[29]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[28]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[27]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[26]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[25]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[24]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[23]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[22]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[21]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[20]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[19]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[18]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[17]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[16]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[15]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[14]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[13]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[12]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[11]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[10]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[9]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[8]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[7]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[6]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[5]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[4]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[3]
WARNING: [Synth 8-3331] design lw_select has unconnected port aluoutW[2]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[31]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[30]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[29]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[28]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[27]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[26]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[25]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[24]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[23]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[22]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[21]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[20]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[19]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[18]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[17]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[16]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[15]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[14]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[13]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[12]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[11]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[10]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[9]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[8]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[7]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[6]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[5]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[4]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[3]
WARNING: [Synth 8-3331] design addr_except has unconnected port addrs[2]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[31]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[30]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[29]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[28]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[27]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[26]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[25]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[24]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[23]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[22]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[21]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[20]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[19]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[18]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[17]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[16]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[15]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[14]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[13]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[12]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[11]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[10]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[9]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[8]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[7]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[6]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[5]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[4]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[3]
WARNING: [Synth 8-3331] design sw_select has unconnected port addressM[2]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2035.516 ; gain = 287.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2050.273 ; gain = 302.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2050.273 ; gain = 302.492
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'data_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2068.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2148.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2569.449 ; gain = 821.668
83 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2569.449 ; gain = 1056.641
save_wave_config {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilicoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2458] undeclared symbol hilicoE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [VRFC 10-2458] undeclared symbol hilicoM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol hilicoW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hilicoM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'aluoutM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'memwriteM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
WARNING: [VRFC 10-5021] port 'memtoregW' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2920.656 ; gain = 4.051
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilicoE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [VRFC 10-2458] undeclared symbol hilicoM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol hilicoW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hilicoM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'aluoutM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'memwriteM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
WARNING: [VRFC 10-5021] port 'memtoregW' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilicoE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [VRFC 10-2458] undeclared symbol hilicoM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol hilicoW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hilicoM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'aluoutM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'memwriteM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:119]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
WARNING: [VRFC 10-5021] port 'memtoregW' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.656 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../../../funcTest_independent/LogicInstTest/obj/inst_ram.coe'
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Coe_File {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
INFO: [IP_Flow 19-3484] Absolute path of file 'e:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/funcTest_independent/LogicInstTest/obj/inst_ram.coe' provided. It will be converted relative to IP Instance files '../../../funcTest_independent/LogicInstTest/obj/inst_ram.coe'
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = 459a97aae96746a6; cache size = 1.567 MB.
catch { [ delete_ip_run [get_ips -all inst_ram] ] }
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.runs/inst_ram_synth_1

INFO: [Project 1-386] Moving file 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci' from fileset 'inst_ram' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = e2d6a4cc7b84b597; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilicoE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [VRFC 10-2458] undeclared symbol hilicoM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol hilicoW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:48]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 1 for port 'regwriteE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'alucontrolE' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'hilicoM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:75]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 32 for port 'aluoutM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:76]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'memwriteM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:79]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'readdataM' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:80]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
WARNING: [VRFC 10-5021] port 'memtoregW' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:56]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2920.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilicoE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
INFO: [VRFC 10-2458] undeclared symbol hilicoM, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
INFO: [VRFC 10-2458] undeclared symbol hilicoW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2920.656 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.656 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Always_Enabled}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = 459a97aae96746a6; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips inst_ram]
generate_target all [get_files  E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'inst_ram'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'inst_ram'...
catch { config_ip_cache -export [get_ips -all inst_ram] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP inst_ram, cache-ID = e2d6a4cc7b84b597; cache size = 1.567 MB.
export_ip_user_files -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci'
export_simulation -of_objects [get_files E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/inst_ram.xci] -directory E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files -ipstatic_source_dir E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/modelsim} {questa=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/questa} {riviera=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/riviera} {activehdl=E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/vivado/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [SIM-utils-43] Exported 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/xilinx_ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/addr_except.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_except
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2458] undeclared symbol hilocoD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:54]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2458] undeclared symbol flushW, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:189]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/eqcmp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqcmp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/utils/instdec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instdec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/lw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2458] undeclared symbol branchD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol jumpD, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:42]
INFO: [VRFC 10-2458] undeclared symbol memwriteM_QAE, assumed default net type wire [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mips.v:51]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/myCPU/mycpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mycpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/new/sw_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sw_select
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/sim/mycpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 487c187e6bc74760aff3f9efe82821de --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:70]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:71]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:76]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:77]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:82]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'q' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/controller.v:83]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:117]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:118]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:130]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:131]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:151]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 1 for port 's2' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:153]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 16 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:160]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 8 for port 'd' [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.srcs/sources_1/imports/rtl/datapath.v:188]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:63]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/rtl/top.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.flopr(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.pc(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.flopenr(WIDTH=32)
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.flopr
Compiling module xil_defaultlib.sw_select
Compiling module xil_defaultlib.addr_except
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.lw_select
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.instdec
Compiling module xil_defaultlib.mycpu_top
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch {tb_top.tcl} -view {E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config E:/yingzong/CO-lab-material-CQU-2022/vivado/lab4/tb_top_behav.wcfg
source tb_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_top.soc.inst_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_top.soc.data_ram.inst.native_mem_mapped_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.656 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 14:59:47 2025...
