// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module srcnn_conv1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_bundle_1_AWVALID,
        m_axi_bundle_1_AWREADY,
        m_axi_bundle_1_AWADDR,
        m_axi_bundle_1_AWID,
        m_axi_bundle_1_AWLEN,
        m_axi_bundle_1_AWSIZE,
        m_axi_bundle_1_AWBURST,
        m_axi_bundle_1_AWLOCK,
        m_axi_bundle_1_AWCACHE,
        m_axi_bundle_1_AWPROT,
        m_axi_bundle_1_AWQOS,
        m_axi_bundle_1_AWREGION,
        m_axi_bundle_1_AWUSER,
        m_axi_bundle_1_WVALID,
        m_axi_bundle_1_WREADY,
        m_axi_bundle_1_WDATA,
        m_axi_bundle_1_WSTRB,
        m_axi_bundle_1_WLAST,
        m_axi_bundle_1_WID,
        m_axi_bundle_1_WUSER,
        m_axi_bundle_1_ARVALID,
        m_axi_bundle_1_ARREADY,
        m_axi_bundle_1_ARADDR,
        m_axi_bundle_1_ARID,
        m_axi_bundle_1_ARLEN,
        m_axi_bundle_1_ARSIZE,
        m_axi_bundle_1_ARBURST,
        m_axi_bundle_1_ARLOCK,
        m_axi_bundle_1_ARCACHE,
        m_axi_bundle_1_ARPROT,
        m_axi_bundle_1_ARQOS,
        m_axi_bundle_1_ARREGION,
        m_axi_bundle_1_ARUSER,
        m_axi_bundle_1_RVALID,
        m_axi_bundle_1_RREADY,
        m_axi_bundle_1_RDATA,
        m_axi_bundle_1_RLAST,
        m_axi_bundle_1_RID,
        m_axi_bundle_1_RFIFONUM,
        m_axi_bundle_1_RUSER,
        m_axi_bundle_1_RRESP,
        m_axi_bundle_1_BVALID,
        m_axi_bundle_1_BREADY,
        m_axi_bundle_1_BRESP,
        m_axi_bundle_1_BID,
        m_axi_bundle_1_BUSER,
        input_ftmap,
        m_axi_weights_AWVALID,
        m_axi_weights_AWREADY,
        m_axi_weights_AWADDR,
        m_axi_weights_AWID,
        m_axi_weights_AWLEN,
        m_axi_weights_AWSIZE,
        m_axi_weights_AWBURST,
        m_axi_weights_AWLOCK,
        m_axi_weights_AWCACHE,
        m_axi_weights_AWPROT,
        m_axi_weights_AWQOS,
        m_axi_weights_AWREGION,
        m_axi_weights_AWUSER,
        m_axi_weights_WVALID,
        m_axi_weights_WREADY,
        m_axi_weights_WDATA,
        m_axi_weights_WSTRB,
        m_axi_weights_WLAST,
        m_axi_weights_WID,
        m_axi_weights_WUSER,
        m_axi_weights_ARVALID,
        m_axi_weights_ARREADY,
        m_axi_weights_ARADDR,
        m_axi_weights_ARID,
        m_axi_weights_ARLEN,
        m_axi_weights_ARSIZE,
        m_axi_weights_ARBURST,
        m_axi_weights_ARLOCK,
        m_axi_weights_ARCACHE,
        m_axi_weights_ARPROT,
        m_axi_weights_ARQOS,
        m_axi_weights_ARREGION,
        m_axi_weights_ARUSER,
        m_axi_weights_RVALID,
        m_axi_weights_RREADY,
        m_axi_weights_RDATA,
        m_axi_weights_RLAST,
        m_axi_weights_RID,
        m_axi_weights_RFIFONUM,
        m_axi_weights_RUSER,
        m_axi_weights_RRESP,
        m_axi_weights_BVALID,
        m_axi_weights_BREADY,
        m_axi_weights_BRESP,
        m_axi_weights_BID,
        m_axi_weights_BUSER,
        conv1_weights,
        m_axi_biases_AWVALID,
        m_axi_biases_AWREADY,
        m_axi_biases_AWADDR,
        m_axi_biases_AWID,
        m_axi_biases_AWLEN,
        m_axi_biases_AWSIZE,
        m_axi_biases_AWBURST,
        m_axi_biases_AWLOCK,
        m_axi_biases_AWCACHE,
        m_axi_biases_AWPROT,
        m_axi_biases_AWQOS,
        m_axi_biases_AWREGION,
        m_axi_biases_AWUSER,
        m_axi_biases_WVALID,
        m_axi_biases_WREADY,
        m_axi_biases_WDATA,
        m_axi_biases_WSTRB,
        m_axi_biases_WLAST,
        m_axi_biases_WID,
        m_axi_biases_WUSER,
        m_axi_biases_ARVALID,
        m_axi_biases_ARREADY,
        m_axi_biases_ARADDR,
        m_axi_biases_ARID,
        m_axi_biases_ARLEN,
        m_axi_biases_ARSIZE,
        m_axi_biases_ARBURST,
        m_axi_biases_ARLOCK,
        m_axi_biases_ARCACHE,
        m_axi_biases_ARPROT,
        m_axi_biases_ARQOS,
        m_axi_biases_ARREGION,
        m_axi_biases_ARUSER,
        m_axi_biases_RVALID,
        m_axi_biases_RREADY,
        m_axi_biases_RDATA,
        m_axi_biases_RLAST,
        m_axi_biases_RID,
        m_axi_biases_RFIFONUM,
        m_axi_biases_RUSER,
        m_axi_biases_RRESP,
        m_axi_biases_BVALID,
        m_axi_biases_BREADY,
        m_axi_biases_BRESP,
        m_axi_biases_BID,
        m_axi_biases_BUSER,
        conv1_biases,
        m_axi_bundle_2_AWVALID,
        m_axi_bundle_2_AWREADY,
        m_axi_bundle_2_AWADDR,
        m_axi_bundle_2_AWID,
        m_axi_bundle_2_AWLEN,
        m_axi_bundle_2_AWSIZE,
        m_axi_bundle_2_AWBURST,
        m_axi_bundle_2_AWLOCK,
        m_axi_bundle_2_AWCACHE,
        m_axi_bundle_2_AWPROT,
        m_axi_bundle_2_AWQOS,
        m_axi_bundle_2_AWREGION,
        m_axi_bundle_2_AWUSER,
        m_axi_bundle_2_WVALID,
        m_axi_bundle_2_WREADY,
        m_axi_bundle_2_WDATA,
        m_axi_bundle_2_WSTRB,
        m_axi_bundle_2_WLAST,
        m_axi_bundle_2_WID,
        m_axi_bundle_2_WUSER,
        m_axi_bundle_2_ARVALID,
        m_axi_bundle_2_ARREADY,
        m_axi_bundle_2_ARADDR,
        m_axi_bundle_2_ARID,
        m_axi_bundle_2_ARLEN,
        m_axi_bundle_2_ARSIZE,
        m_axi_bundle_2_ARBURST,
        m_axi_bundle_2_ARLOCK,
        m_axi_bundle_2_ARCACHE,
        m_axi_bundle_2_ARPROT,
        m_axi_bundle_2_ARQOS,
        m_axi_bundle_2_ARREGION,
        m_axi_bundle_2_ARUSER,
        m_axi_bundle_2_RVALID,
        m_axi_bundle_2_RREADY,
        m_axi_bundle_2_RDATA,
        m_axi_bundle_2_RLAST,
        m_axi_bundle_2_RID,
        m_axi_bundle_2_RFIFONUM,
        m_axi_bundle_2_RUSER,
        m_axi_bundle_2_RRESP,
        m_axi_bundle_2_BVALID,
        m_axi_bundle_2_BREADY,
        m_axi_bundle_2_BRESP,
        m_axi_bundle_2_BID,
        m_axi_bundle_2_BUSER,
        output_ftmap
);

parameter    ap_ST_fsm_state1 = 108'd1;
parameter    ap_ST_fsm_state2 = 108'd2;
parameter    ap_ST_fsm_state3 = 108'd4;
parameter    ap_ST_fsm_state4 = 108'd8;
parameter    ap_ST_fsm_state5 = 108'd16;
parameter    ap_ST_fsm_state6 = 108'd32;
parameter    ap_ST_fsm_state7 = 108'd64;
parameter    ap_ST_fsm_state8 = 108'd128;
parameter    ap_ST_fsm_state9 = 108'd256;
parameter    ap_ST_fsm_state10 = 108'd512;
parameter    ap_ST_fsm_state11 = 108'd1024;
parameter    ap_ST_fsm_state12 = 108'd2048;
parameter    ap_ST_fsm_state13 = 108'd4096;
parameter    ap_ST_fsm_state14 = 108'd8192;
parameter    ap_ST_fsm_state15 = 108'd16384;
parameter    ap_ST_fsm_state16 = 108'd32768;
parameter    ap_ST_fsm_state17 = 108'd65536;
parameter    ap_ST_fsm_state18 = 108'd131072;
parameter    ap_ST_fsm_state19 = 108'd262144;
parameter    ap_ST_fsm_state20 = 108'd524288;
parameter    ap_ST_fsm_state21 = 108'd1048576;
parameter    ap_ST_fsm_state22 = 108'd2097152;
parameter    ap_ST_fsm_state23 = 108'd4194304;
parameter    ap_ST_fsm_state24 = 108'd8388608;
parameter    ap_ST_fsm_state25 = 108'd16777216;
parameter    ap_ST_fsm_state26 = 108'd33554432;
parameter    ap_ST_fsm_state27 = 108'd67108864;
parameter    ap_ST_fsm_state28 = 108'd134217728;
parameter    ap_ST_fsm_state29 = 108'd268435456;
parameter    ap_ST_fsm_state30 = 108'd536870912;
parameter    ap_ST_fsm_state31 = 108'd1073741824;
parameter    ap_ST_fsm_state32 = 108'd2147483648;
parameter    ap_ST_fsm_state33 = 108'd4294967296;
parameter    ap_ST_fsm_state34 = 108'd8589934592;
parameter    ap_ST_fsm_state35 = 108'd17179869184;
parameter    ap_ST_fsm_state36 = 108'd34359738368;
parameter    ap_ST_fsm_state37 = 108'd68719476736;
parameter    ap_ST_fsm_state38 = 108'd137438953472;
parameter    ap_ST_fsm_state39 = 108'd274877906944;
parameter    ap_ST_fsm_state40 = 108'd549755813888;
parameter    ap_ST_fsm_state41 = 108'd1099511627776;
parameter    ap_ST_fsm_state42 = 108'd2199023255552;
parameter    ap_ST_fsm_state43 = 108'd4398046511104;
parameter    ap_ST_fsm_state44 = 108'd8796093022208;
parameter    ap_ST_fsm_state45 = 108'd17592186044416;
parameter    ap_ST_fsm_state46 = 108'd35184372088832;
parameter    ap_ST_fsm_state47 = 108'd70368744177664;
parameter    ap_ST_fsm_state48 = 108'd140737488355328;
parameter    ap_ST_fsm_state49 = 108'd281474976710656;
parameter    ap_ST_fsm_state50 = 108'd562949953421312;
parameter    ap_ST_fsm_state51 = 108'd1125899906842624;
parameter    ap_ST_fsm_state52 = 108'd2251799813685248;
parameter    ap_ST_fsm_state53 = 108'd4503599627370496;
parameter    ap_ST_fsm_state54 = 108'd9007199254740992;
parameter    ap_ST_fsm_state55 = 108'd18014398509481984;
parameter    ap_ST_fsm_state56 = 108'd36028797018963968;
parameter    ap_ST_fsm_state57 = 108'd72057594037927936;
parameter    ap_ST_fsm_state58 = 108'd144115188075855872;
parameter    ap_ST_fsm_state59 = 108'd288230376151711744;
parameter    ap_ST_fsm_state60 = 108'd576460752303423488;
parameter    ap_ST_fsm_state61 = 108'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 108'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 108'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 108'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 108'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 108'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 108'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 108'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 108'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 108'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 108'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 108'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 108'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 108'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 108'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 108'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 108'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 108'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 108'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 108'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 108'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 108'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 108'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 108'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 108'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 108'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 108'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 108'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 108'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 108'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 108'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 108'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 108'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 108'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 108'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 108'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 108'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 108'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 108'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 108'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 108'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 108'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 108'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 108'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 108'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 108'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 108'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 108'd162259276829213363391578010288128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_bundle_1_AWVALID;
input   m_axi_bundle_1_AWREADY;
output  [63:0] m_axi_bundle_1_AWADDR;
output  [0:0] m_axi_bundle_1_AWID;
output  [31:0] m_axi_bundle_1_AWLEN;
output  [2:0] m_axi_bundle_1_AWSIZE;
output  [1:0] m_axi_bundle_1_AWBURST;
output  [1:0] m_axi_bundle_1_AWLOCK;
output  [3:0] m_axi_bundle_1_AWCACHE;
output  [2:0] m_axi_bundle_1_AWPROT;
output  [3:0] m_axi_bundle_1_AWQOS;
output  [3:0] m_axi_bundle_1_AWREGION;
output  [0:0] m_axi_bundle_1_AWUSER;
output   m_axi_bundle_1_WVALID;
input   m_axi_bundle_1_WREADY;
output  [15:0] m_axi_bundle_1_WDATA;
output  [1:0] m_axi_bundle_1_WSTRB;
output   m_axi_bundle_1_WLAST;
output  [0:0] m_axi_bundle_1_WID;
output  [0:0] m_axi_bundle_1_WUSER;
output   m_axi_bundle_1_ARVALID;
input   m_axi_bundle_1_ARREADY;
output  [63:0] m_axi_bundle_1_ARADDR;
output  [0:0] m_axi_bundle_1_ARID;
output  [31:0] m_axi_bundle_1_ARLEN;
output  [2:0] m_axi_bundle_1_ARSIZE;
output  [1:0] m_axi_bundle_1_ARBURST;
output  [1:0] m_axi_bundle_1_ARLOCK;
output  [3:0] m_axi_bundle_1_ARCACHE;
output  [2:0] m_axi_bundle_1_ARPROT;
output  [3:0] m_axi_bundle_1_ARQOS;
output  [3:0] m_axi_bundle_1_ARREGION;
output  [0:0] m_axi_bundle_1_ARUSER;
input   m_axi_bundle_1_RVALID;
output   m_axi_bundle_1_RREADY;
input  [15:0] m_axi_bundle_1_RDATA;
input   m_axi_bundle_1_RLAST;
input  [0:0] m_axi_bundle_1_RID;
input  [13:0] m_axi_bundle_1_RFIFONUM;
input  [0:0] m_axi_bundle_1_RUSER;
input  [1:0] m_axi_bundle_1_RRESP;
input   m_axi_bundle_1_BVALID;
output   m_axi_bundle_1_BREADY;
input  [1:0] m_axi_bundle_1_BRESP;
input  [0:0] m_axi_bundle_1_BID;
input  [0:0] m_axi_bundle_1_BUSER;
input  [63:0] input_ftmap;
output   m_axi_weights_AWVALID;
input   m_axi_weights_AWREADY;
output  [63:0] m_axi_weights_AWADDR;
output  [0:0] m_axi_weights_AWID;
output  [31:0] m_axi_weights_AWLEN;
output  [2:0] m_axi_weights_AWSIZE;
output  [1:0] m_axi_weights_AWBURST;
output  [1:0] m_axi_weights_AWLOCK;
output  [3:0] m_axi_weights_AWCACHE;
output  [2:0] m_axi_weights_AWPROT;
output  [3:0] m_axi_weights_AWQOS;
output  [3:0] m_axi_weights_AWREGION;
output  [0:0] m_axi_weights_AWUSER;
output   m_axi_weights_WVALID;
input   m_axi_weights_WREADY;
output  [15:0] m_axi_weights_WDATA;
output  [1:0] m_axi_weights_WSTRB;
output   m_axi_weights_WLAST;
output  [0:0] m_axi_weights_WID;
output  [0:0] m_axi_weights_WUSER;
output   m_axi_weights_ARVALID;
input   m_axi_weights_ARREADY;
output  [63:0] m_axi_weights_ARADDR;
output  [0:0] m_axi_weights_ARID;
output  [31:0] m_axi_weights_ARLEN;
output  [2:0] m_axi_weights_ARSIZE;
output  [1:0] m_axi_weights_ARBURST;
output  [1:0] m_axi_weights_ARLOCK;
output  [3:0] m_axi_weights_ARCACHE;
output  [2:0] m_axi_weights_ARPROT;
output  [3:0] m_axi_weights_ARQOS;
output  [3:0] m_axi_weights_ARREGION;
output  [0:0] m_axi_weights_ARUSER;
input   m_axi_weights_RVALID;
output   m_axi_weights_RREADY;
input  [15:0] m_axi_weights_RDATA;
input   m_axi_weights_RLAST;
input  [0:0] m_axi_weights_RID;
input  [13:0] m_axi_weights_RFIFONUM;
input  [0:0] m_axi_weights_RUSER;
input  [1:0] m_axi_weights_RRESP;
input   m_axi_weights_BVALID;
output   m_axi_weights_BREADY;
input  [1:0] m_axi_weights_BRESP;
input  [0:0] m_axi_weights_BID;
input  [0:0] m_axi_weights_BUSER;
input  [63:0] conv1_weights;
output   m_axi_biases_AWVALID;
input   m_axi_biases_AWREADY;
output  [63:0] m_axi_biases_AWADDR;
output  [0:0] m_axi_biases_AWID;
output  [31:0] m_axi_biases_AWLEN;
output  [2:0] m_axi_biases_AWSIZE;
output  [1:0] m_axi_biases_AWBURST;
output  [1:0] m_axi_biases_AWLOCK;
output  [3:0] m_axi_biases_AWCACHE;
output  [2:0] m_axi_biases_AWPROT;
output  [3:0] m_axi_biases_AWQOS;
output  [3:0] m_axi_biases_AWREGION;
output  [0:0] m_axi_biases_AWUSER;
output   m_axi_biases_WVALID;
input   m_axi_biases_WREADY;
output  [7:0] m_axi_biases_WDATA;
output  [0:0] m_axi_biases_WSTRB;
output   m_axi_biases_WLAST;
output  [0:0] m_axi_biases_WID;
output  [0:0] m_axi_biases_WUSER;
output   m_axi_biases_ARVALID;
input   m_axi_biases_ARREADY;
output  [63:0] m_axi_biases_ARADDR;
output  [0:0] m_axi_biases_ARID;
output  [31:0] m_axi_biases_ARLEN;
output  [2:0] m_axi_biases_ARSIZE;
output  [1:0] m_axi_biases_ARBURST;
output  [1:0] m_axi_biases_ARLOCK;
output  [3:0] m_axi_biases_ARCACHE;
output  [2:0] m_axi_biases_ARPROT;
output  [3:0] m_axi_biases_ARQOS;
output  [3:0] m_axi_biases_ARREGION;
output  [0:0] m_axi_biases_ARUSER;
input   m_axi_biases_RVALID;
output   m_axi_biases_RREADY;
input  [7:0] m_axi_biases_RDATA;
input   m_axi_biases_RLAST;
input  [0:0] m_axi_biases_RID;
input  [10:0] m_axi_biases_RFIFONUM;
input  [0:0] m_axi_biases_RUSER;
input  [1:0] m_axi_biases_RRESP;
input   m_axi_biases_BVALID;
output   m_axi_biases_BREADY;
input  [1:0] m_axi_biases_BRESP;
input  [0:0] m_axi_biases_BID;
input  [0:0] m_axi_biases_BUSER;
input  [63:0] conv1_biases;
output   m_axi_bundle_2_AWVALID;
input   m_axi_bundle_2_AWREADY;
output  [63:0] m_axi_bundle_2_AWADDR;
output  [0:0] m_axi_bundle_2_AWID;
output  [31:0] m_axi_bundle_2_AWLEN;
output  [2:0] m_axi_bundle_2_AWSIZE;
output  [1:0] m_axi_bundle_2_AWBURST;
output  [1:0] m_axi_bundle_2_AWLOCK;
output  [3:0] m_axi_bundle_2_AWCACHE;
output  [2:0] m_axi_bundle_2_AWPROT;
output  [3:0] m_axi_bundle_2_AWQOS;
output  [3:0] m_axi_bundle_2_AWREGION;
output  [0:0] m_axi_bundle_2_AWUSER;
output   m_axi_bundle_2_WVALID;
input   m_axi_bundle_2_WREADY;
output  [15:0] m_axi_bundle_2_WDATA;
output  [1:0] m_axi_bundle_2_WSTRB;
output   m_axi_bundle_2_WLAST;
output  [0:0] m_axi_bundle_2_WID;
output  [0:0] m_axi_bundle_2_WUSER;
output   m_axi_bundle_2_ARVALID;
input   m_axi_bundle_2_ARREADY;
output  [63:0] m_axi_bundle_2_ARADDR;
output  [0:0] m_axi_bundle_2_ARID;
output  [31:0] m_axi_bundle_2_ARLEN;
output  [2:0] m_axi_bundle_2_ARSIZE;
output  [1:0] m_axi_bundle_2_ARBURST;
output  [1:0] m_axi_bundle_2_ARLOCK;
output  [3:0] m_axi_bundle_2_ARCACHE;
output  [2:0] m_axi_bundle_2_ARPROT;
output  [3:0] m_axi_bundle_2_ARQOS;
output  [3:0] m_axi_bundle_2_ARREGION;
output  [0:0] m_axi_bundle_2_ARUSER;
input   m_axi_bundle_2_RVALID;
output   m_axi_bundle_2_RREADY;
input  [15:0] m_axi_bundle_2_RDATA;
input   m_axi_bundle_2_RLAST;
input  [0:0] m_axi_bundle_2_RID;
input  [13:0] m_axi_bundle_2_RFIFONUM;
input  [0:0] m_axi_bundle_2_RUSER;
input  [1:0] m_axi_bundle_2_RRESP;
input   m_axi_bundle_2_BVALID;
output   m_axi_bundle_2_BREADY;
input  [1:0] m_axi_bundle_2_BRESP;
input  [0:0] m_axi_bundle_2_BID;
input  [0:0] m_axi_bundle_2_BUSER;
input  [63:0] output_ftmap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_bundle_1_ARVALID;
reg[63:0] m_axi_bundle_1_ARADDR;
reg[31:0] m_axi_bundle_1_ARLEN;
reg m_axi_bundle_1_RREADY;
reg m_axi_weights_ARVALID;
reg[63:0] m_axi_weights_ARADDR;
reg m_axi_weights_RREADY;
reg m_axi_biases_ARVALID;
reg m_axi_biases_RREADY;
reg m_axi_bundle_2_AWVALID;
reg[63:0] m_axi_bundle_2_AWADDR;
reg[0:0] m_axi_bundle_2_AWID;
reg[31:0] m_axi_bundle_2_AWLEN;
reg[2:0] m_axi_bundle_2_AWSIZE;
reg[1:0] m_axi_bundle_2_AWBURST;
reg[1:0] m_axi_bundle_2_AWLOCK;
reg[3:0] m_axi_bundle_2_AWCACHE;
reg[2:0] m_axi_bundle_2_AWPROT;
reg[3:0] m_axi_bundle_2_AWQOS;
reg[3:0] m_axi_bundle_2_AWREGION;
reg[0:0] m_axi_bundle_2_AWUSER;
reg m_axi_bundle_2_WVALID;
reg[15:0] m_axi_bundle_2_WDATA;
reg[1:0] m_axi_bundle_2_WSTRB;
reg m_axi_bundle_2_WLAST;
reg[0:0] m_axi_bundle_2_WID;
reg[0:0] m_axi_bundle_2_WUSER;
reg m_axi_bundle_2_BREADY;

(* fsm_encoding = "none" *) reg   [107:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q1;
reg   [10:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q1;
reg   [10:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q0;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d1;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q0;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d1;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q1;
reg   [13:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0;
reg   [13:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0;
reg   [13:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
reg    conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
reg   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
wire   [15:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0;
reg    bundle_1_blk_n_AR;
wire    ap_CS_fsm_state4;
reg    bundle_1_blk_n_R;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state37;
reg    weights_blk_n_AR;
wire    ap_CS_fsm_state54;
reg    weights_blk_n_R;
wire    ap_CS_fsm_state63;
wire    ap_CS_fsm_state65;
wire    ap_CS_fsm_state74;
reg   [0:0] exitcond101715_reg_2655;
reg    biases_blk_n_AR;
wire    ap_CS_fsm_state78;
reg    biases_blk_n_R;
wire    ap_CS_fsm_state86;
reg    bundle_2_blk_n_AW;
wire    ap_CS_fsm_state88;
reg    bundle_2_blk_n_B;
wire    ap_CS_fsm_state95;
reg   [0:0] icmp_ln134_reg_2719;
wire    ap_CS_fsm_state96;
wire    ap_CS_fsm_state103;
reg   [15:0] reg_925;
reg   [15:0] reg_932;
wire   [8:0] zext_ln130_fu_953_p1;
reg   [8:0] zext_ln130_reg_2405;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln28_fu_947_p2;
wire  signed [63:0] sext_ln91_fu_963_p1;
reg  signed [63:0] sext_ln91_reg_2411;
wire  signed [31:0] sext_ln87_fu_967_p1;
reg  signed [31:0] sext_ln87_reg_2417;
wire  signed [10:0] trunc_ln87_fu_971_p1;
reg  signed [10:0] trunc_ln87_reg_2423;
wire    ap_CS_fsm_state3;
wire   [31:0] trunc_ln91_fu_975_p1;
reg   [31:0] trunc_ln91_reg_2428;
reg   [63:0] bundle_1_addr_reg_2433;
reg   [63:0] bundle_1_addr_2_reg_2439;
reg   [15:0] bundle_1_addr_2_read_reg_2445;
wire   [2:0] add_ln97_fu_1124_p2;
wire    ap_CS_fsm_state14;
wire   [5:0] add_ln97_4_fu_1130_p2;
wire   [0:0] icmp_ln97_fu_1118_p2;
wire   [7:0] empty_406_fu_1246_p2;
reg   [7:0] empty_406_reg_2471;
wire    ap_CS_fsm_state23;
wire   [63:0] grp_fu_919_p2;
reg   [63:0] mul_ln99_1_reg_2476;
wire   [0:0] exitcond1010_011_fu_1240_p2;
wire   [10:0] trunc_ln87_1_fu_1259_p1;
reg   [10:0] trunc_ln87_1_reg_2481;
reg   [63:0] bundle_1_addr_3_reg_2490;
wire   [0:0] icmp_ln87_fu_1263_p2;
reg   [63:0] bundle_1_addr_4_reg_2496;
wire   [7:0] idx_urem_fu_1440_p3;
wire    ap_CS_fsm_state27;
reg   [15:0] bundle_1_addr_4_read_reg_2515;
wire   [2:0] add_ln97_1_fu_1462_p2;
wire    ap_CS_fsm_state38;
wire   [5:0] add_ln97_5_fu_1468_p2;
wire   [0:0] icmp_ln97_1_fu_1456_p2;
wire   [7:0] empty_432_fu_1578_p2;
reg   [7:0] empty_432_reg_2541;
wire    ap_CS_fsm_state47;
wire   [63:0] add_ln87_fu_1584_p2;
wire   [0:0] exitcond1010_113_fu_1572_p2;
wire   [7:0] idx_urem3083_fu_1631_p3;
wire    ap_CS_fsm_state50;
wire   [5:0] trunc_ln129_fu_1647_p1;
reg   [5:0] trunc_ln129_reg_2562;
wire    ap_CS_fsm_state51;
wire   [0:0] tmp_395_fu_1639_p3;
wire   [0:0] trunc_ln114_fu_1661_p1;
reg   [0:0] trunc_ln114_reg_2568;
wire    ap_CS_fsm_state52;
wire   [3:0] add_ln114_1_fu_1675_p2;
reg   [3:0] add_ln114_1_reg_2575;
wire   [5:0] zext_ln114_2_fu_1710_p1;
reg   [5:0] zext_ln114_2_reg_2580;
wire   [0:0] icmp_ln114_fu_1669_p2;
wire   [63:0] empty_411_fu_1724_p2;
reg   [63:0] empty_411_reg_2586;
wire   [8:0] empty_413_fu_1750_p2;
reg   [8:0] empty_413_reg_2592;
wire    ap_CS_fsm_state53;
wire   [0:0] icmp_ln116_fu_1756_p2;
reg   [0:0] icmp_ln116_reg_2597;
wire   [7:0] tmp_158_fu_1772_p4;
reg   [7:0] tmp_158_reg_2601;
reg   [63:0] weights_addr_reg_2606;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_899_reg_2612;
wire    ap_CS_fsm_state62;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_900_reg_2617;
wire   [3:0] empty_417_fu_1832_p2;
reg   [3:0] empty_417_reg_2625;
wire   [8:0] empty_420_fu_1865_p2;
reg   [8:0] empty_420_reg_2630;
wire   [0:0] exitcond101614_fu_1826_p2;
reg   [63:0] weights_addr_1_reg_2638;
wire   [0:0] icmp_ln116_1_fu_1885_p2;
reg   [15:0] weights_addr_read_reg_2644;
wire   [8:0] empty_423_fu_1915_p2;
reg   [8:0] empty_423_reg_2650;
wire    ap_CS_fsm_state73;
wire   [0:0] exitcond101715_fu_1920_p2;
wire   [3:0] empty_424_fu_1926_p2;
reg   [3:0] empty_424_reg_2659;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_901_reg_2664;
reg   [8:0] conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_902_reg_2669;
reg   [15:0] weights_addr_1_read_reg_2674;
wire   [3:0] add_ln116_fu_1937_p2;
wire   [3:0] add_ln133_fu_1949_p2;
reg   [3:0] add_ln133_reg_2688;
wire    ap_CS_fsm_state77;
reg   [63:0] biases_addr_reg_2693;
wire   [0:0] icmp_ln133_fu_1943_p2;
wire   [63:0] add_ln137_fu_1993_p2;
reg   [63:0] add_ln137_reg_2699;
wire  signed [9:0] sext_ln133_fu_2020_p1;
reg  signed [9:0] sext_ln133_reg_2705;
wire   [13:0] shl_ln6_fu_2024_p3;
reg   [13:0] shl_ln6_reg_2711;
wire   [0:0] icmp_ln134_fu_2032_p2;
wire    ap_CS_fsm_state87;
wire   [13:0] mul_ln134_fu_2051_p2;
reg   [13:0] mul_ln134_reg_2723;
reg   [62:0] trunc_ln4_reg_2729;
wire   [63:0] add_ln137_4_fu_2169_p2;
reg   [63:0] add_ln137_4_reg_2735;
wire   [9:0] add_ln140_4_fu_2178_p2;
reg  signed [9:0] add_ln140_4_reg_2740;
wire   [0:0] icmp_ln134_1_fu_2183_p2;
reg   [0:0] icmp_ln134_1_reg_2745;
wire   [13:0] mul_ln134_1_fu_2202_p2;
reg   [13:0] mul_ln134_1_reg_2754;
reg   [62:0] trunc_ln149_2_reg_2760;
wire   [4:0] add_ln134_fu_2218_p2;
reg   [4:0] add_ln134_reg_2766;
wire   [3:0] add_ln70_fu_2240_p2;
reg   [3:0] add_ln70_reg_2779;
wire    ap_CS_fsm_state104;
wire  signed [9:0] sext_ln70_fu_2268_p1;
reg  signed [9:0] sext_ln70_reg_2784;
wire   [0:0] icmp_ln70_fu_2234_p2;
wire   [6:0] add_ln32_fu_2272_p2;
wire   [0:0] icmp_ln71_fu_2278_p2;
reg   [0:0] icmp_ln71_reg_2795;
wire    ap_CS_fsm_state105;
wire   [13:0] mul_ln71_fu_2297_p2;
reg   [13:0] mul_ln71_reg_2799;
wire   [13:0] mul_ln71_1_fu_2327_p2;
reg   [13:0] mul_ln71_1_reg_2804;
wire    ap_CS_fsm_state106;
wire   [4:0] add_ln71_fu_2339_p2;
reg   [4:0] add_ln71_reg_2812;
wire   [0:0] icmp_ln71_1_fu_2333_p2;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_done;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_idle;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_ready;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0;
wire   [8:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0;
wire   [10:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address1;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
wire   [15:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
wire   [15:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [13:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
wire   [15:0] grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
wire    grp_conv1_Pipeline_RELU_fu_843_ap_start;
wire    grp_conv1_Pipeline_RELU_fu_843_ap_done;
wire    grp_conv1_Pipeline_RELU_fu_843_ap_idle;
wire    grp_conv1_Pipeline_RELU_fu_843_ap_ready;
wire   [13:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
wire   [15:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [13:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
wire   [15:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [13:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
wire   [15:0] grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
wire    grp_conv1_Pipeline_3_fu_856_ap_start;
wire    grp_conv1_Pipeline_3_fu_856_ap_done;
wire    grp_conv1_Pipeline_3_fu_856_ap_idle;
wire    grp_conv1_Pipeline_3_fu_856_ap_ready;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWID;
wire   [31:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWUSER;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WVALID;
wire   [15:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WDATA;
wire   [1:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WSTRB;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WLAST;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WID;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WUSER;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARID;
wire   [31:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARUSER;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_RREADY;
wire    grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_BREADY;
wire   [13:0] grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire   [13:0] grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire   [13:0] grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_870_ap_start;
wire    grp_conv1_Pipeline_RELU7_fu_870_ap_done;
wire    grp_conv1_Pipeline_RELU7_fu_870_ap_idle;
wire    grp_conv1_Pipeline_RELU7_fu_870_ap_ready;
wire   [13:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
wire   [15:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [13:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
wire   [15:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [13:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
wire   [15:0] grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
wire    grp_conv1_Pipeline_5_fu_883_ap_start;
wire    grp_conv1_Pipeline_5_fu_883_ap_done;
wire    grp_conv1_Pipeline_5_fu_883_ap_idle;
wire    grp_conv1_Pipeline_5_fu_883_ap_ready;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWVALID;
wire   [63:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWADDR;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWID;
wire   [31:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLEN;
wire   [2:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWSIZE;
wire   [1:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWBURST;
wire   [1:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLOCK;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWCACHE;
wire   [2:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWPROT;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWQOS;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWREGION;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWUSER;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WVALID;
wire   [15:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WDATA;
wire   [1:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WSTRB;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WLAST;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WID;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WUSER;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARVALID;
wire   [63:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARADDR;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARID;
wire   [31:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARLEN;
wire   [2:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARSIZE;
wire   [1:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARBURST;
wire   [1:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARLOCK;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARCACHE;
wire   [2:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARPROT;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARQOS;
wire   [3:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARREGION;
wire   [0:0] grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARUSER;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_RREADY;
wire    grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_BREADY;
wire   [13:0] grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire   [13:0] grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire   [13:0] grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_BW_fu_897_ap_start;
wire    grp_conv1_Pipeline_BW_fu_897_ap_done;
wire    grp_conv1_Pipeline_BW_fu_897_ap_idle;
wire    grp_conv1_Pipeline_BW_fu_897_ap_ready;
wire   [13:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
wire   [15:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [13:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
wire   [15:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [13:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
wire   [15:0] grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
wire    grp_conv1_Pipeline_BW8_fu_908_ap_start;
wire    grp_conv1_Pipeline_BW8_fu_908_ap_done;
wire    grp_conv1_Pipeline_BW8_fu_908_ap_idle;
wire    grp_conv1_Pipeline_BW8_fu_908_ap_ready;
wire   [13:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
wire   [15:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
wire   [13:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
wire   [15:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
wire   [13:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
wire    grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
wire   [15:0] grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
reg  signed [63:0] bh_reg_617;
reg   [2:0] p_reg_629;
reg   [5:0] phi_mul_reg_640;
reg   [7:0] loop_index_i_0_reg_651;
wire    ap_CS_fsm_state22;
reg   [7:0] phi_urem_reg_662;
reg   [2:0] p_1_reg_674;
reg   [5:0] phi_mul3079_reg_685;
reg   [7:0] loop_index_i_1_reg_696;
wire    ap_CS_fsm_state46;
reg   [7:0] phi_urem3081_reg_707;
reg   [6:0] out_reg_719;
reg   [3:0] bout_reg_731;
reg   [3:0] k_reg_742;
reg    ap_block_state74;
reg   [3:0] loop_index_0_i_reg_754;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state64;
reg   [3:0] loop_index_1_i_reg_765;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state75;
reg   [3:0] bout_1_reg_776;
reg    ap_block_state95;
wire    ap_CS_fsm_state76;
reg   [4:0] bh_2_reg_788;
reg   [3:0] o_2_reg_800;
reg    ap_block_state106_on_subcall_done;
reg   [4:0] h_2_reg_811;
wire    ap_CS_fsm_state108;
reg    grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg;
reg    grp_conv1_Pipeline_RELU_fu_843_ap_start_reg;
reg    grp_conv1_Pipeline_3_fu_856_ap_start_reg;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
reg    grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg;
reg    ap_block_state95_ignore_call0;
reg    grp_conv1_Pipeline_5_fu_883_ap_start_reg;
wire    ap_CS_fsm_state97;
wire    ap_CS_fsm_state98;
reg    grp_conv1_Pipeline_BW_fu_897_ap_start_reg;
reg    grp_conv1_Pipeline_BW8_fu_908_ap_start_reg;
reg   [107:0] ap_NS_fsm;
wire    ap_NS_fsm_state107;
wire   [63:0] zext_ln99_fu_1166_p1;
wire   [63:0] zext_ln100_2_fu_1229_p1;
wire   [63:0] p_cast3228_fu_1418_p1;
wire   [63:0] zext_ln99_8_fu_1499_p1;
wire   [63:0] zext_ln100_5_fu_1561_p1;
wire   [63:0] p_cast3232_fu_1608_p1;
wire   [63:0] p_cast3234_fu_1820_p1;
wire   [63:0] p_cast3241_fu_1932_p1;
wire  signed [63:0] sext_ln99_fu_1074_p1;
wire  signed [63:0] sext_ln100_fu_1100_p1;
wire  signed [63:0] sext_ln99_2_fu_1369_p1;
wire  signed [63:0] sext_ln100_1_fu_1395_p1;
wire  signed [63:0] sext_ln120_fu_1801_p1;
wire  signed [63:0] sext_ln120_2_fu_1901_p1;
wire   [63:0] empty_426_fu_1972_p2;
wire  signed [63:0] sext_ln149_fu_2189_p1;
wire  signed [63:0] sext_ln149_2_fu_2224_p1;
reg   [7:0] h_fu_278;
wire   [7:0] add_ln28_fu_1651_p2;
wire   [1:0] select_ln97_fu_1185_p3;
wire   [1:0] empty_408_fu_1424_p1;
wire   [1:0] select_ln97_1_fu_1518_p3;
wire   [1:0] empty_434_fu_1615_p1;
reg  signed [63:0] grp_fu_919_p0;
wire  signed [63:0] bh_1_fu_1252_p2;
wire   [7:0] grp_fu_919_p1;
wire  signed [8:0] add_ln91_fu_957_p2;
wire   [63:0] add_ln91_2_fu_979_p2;
wire   [0:0] tmp_fu_984_p3;
wire   [0:0] icmp_ln56_fu_992_p2;
wire   [0:0] or_ln55_fu_1011_p2;
wire   [31:0] select_ln55_fu_1003_p3;
wire   [31:0] add_ln56_fu_998_p2;
wire   [31:0] hclamp_fu_1017_p3;
wire   [40:0] shl_ln_fu_1025_p3;
wire   [32:0] shl_ln99_2_fu_1037_p3;
wire  signed [41:0] sext_ln99_3_fu_1033_p1;
wire  signed [41:0] sext_ln99_4_fu_1045_p1;
wire   [41:0] sub_ln99_fu_1049_p2;
wire  signed [63:0] sext_ln99_5_fu_1055_p1;
wire   [63:0] add_ln99_fu_1059_p2;
wire   [62:0] trunc_ln_fu_1064_p4;
wire   [63:0] add_ln100_fu_1084_p2;
wire   [62:0] trunc_ln2_fu_1090_p4;
wire   [9:0] tmp_391_fu_1148_p4;
wire   [0:0] tmp_390_fu_1136_p3;
wire   [10:0] tmp_159_fu_1158_p3;
wire   [1:0] trunc_ln97_fu_1110_p1;
wire   [0:0] icmp_ln97_2_fu_1173_p2;
wire   [1:0] add_ln97_2_fu_1179_p2;
wire   [8:0] zext_ln97_fu_1114_p1;
wire   [8:0] add_ln100_1_fu_1193_p2;
wire   [8:0] mul_ln100_fu_1203_p0;
wire   [10:0] mul_ln100_fu_1203_p1;
wire   [18:0] mul_ln100_fu_1203_p2;
wire   [7:0] tmp_392_fu_1209_p4;
wire   [10:0] trunc_ln99_fu_1144_p1;
wire   [10:0] zext_ln100_1_fu_1219_p1;
wire   [10:0] add_ln100_4_fu_1223_p2;
wire   [63:0] add_ln91_3_fu_1274_p2;
wire   [31:0] or_ln91_fu_1269_p2;
wire   [0:0] tmp_394_fu_1279_p3;
wire   [0:0] icmp_ln56_1_fu_1287_p2;
wire   [0:0] or_ln55_1_fu_1306_p2;
wire   [31:0] select_ln55_3_fu_1298_p3;
wire   [31:0] add_ln56_60_fu_1293_p2;
wire   [31:0] hclamp_1_fu_1312_p3;
wire   [40:0] shl_ln99_3_fu_1320_p3;
wire   [32:0] shl_ln99_4_fu_1332_p3;
wire  signed [41:0] sext_ln99_6_fu_1328_p1;
wire  signed [41:0] sext_ln99_7_fu_1340_p1;
wire   [41:0] sub_ln99_1_fu_1344_p2;
wire  signed [63:0] sext_ln99_8_fu_1350_p1;
wire   [63:0] add_ln99_2_fu_1354_p2;
wire   [62:0] trunc_ln99_1_fu_1359_p4;
wire   [63:0] add_ln100_2_fu_1379_p2;
wire   [62:0] trunc_ln100_1_fu_1385_p4;
wire   [18:0] tmp_393_fu_1405_p1;
wire  signed [18:0] grp_fu_2345_p3;
wire   [7:0] tmp_393_fu_1405_p4;
wire  signed [10:0] p_cast3228_fu_1418_p0;
wire   [10:0] grp_fu_2354_p3;
wire   [7:0] next_urem_fu_1428_p2;
wire   [0:0] empty_409_fu_1434_p2;
wire   [9:0] tmp_397_fu_1482_p4;
wire   [0:0] tmp_396_fu_1474_p3;
wire   [10:0] tmp_165_fu_1491_p3;
wire   [1:0] trunc_ln97_1_fu_1448_p1;
wire   [0:0] icmp_ln97_3_fu_1506_p2;
wire   [1:0] add_ln97_3_fu_1512_p2;
wire   [8:0] zext_ln97_1_fu_1452_p1;
wire   [8:0] add_ln100_3_fu_1526_p2;
wire   [8:0] mul_ln100_1_fu_1536_p0;
wire   [10:0] mul_ln100_1_fu_1536_p1;
wire   [18:0] mul_ln100_1_fu_1536_p2;
wire   [7:0] tmp_398_fu_1542_p4;
wire   [10:0] zext_ln100_4_fu_1552_p1;
wire   [10:0] add_ln100_5_fu_1556_p2;
wire   [18:0] tmp_400_fu_1590_p1;
wire  signed [18:0] grp_fu_2362_p3;
wire   [7:0] tmp_400_fu_1590_p4;
wire   [10:0] tmp_170_cast_fu_1599_p1;
wire   [10:0] empty_433_fu_1603_p2;
wire   [7:0] next_urem3082_fu_1619_p2;
wire   [0:0] empty_435_fu_1625_p2;
wire   [5:0] zext_ln114_fu_1665_p1;
wire   [5:0] add_ln114_fu_1681_p2;
wire   [1:0] lshr_ln_fu_1690_p4;
wire   [4:0] tmp_399_fu_1700_p4;
wire   [5:0] empty_410_fu_1714_p0;
wire   [8:0] empty_410_fu_1714_p1;
wire   [13:0] empty_410_fu_1714_p2;
wire   [63:0] p_cast46_fu_1720_p1;
wire   [5:0] k_cast_fu_1729_p1;
wire   [5:0] empty_412_fu_1733_p2;
wire   [8:0] p_shl_fu_1742_p3;
wire   [8:0] p_cast3221_fu_1738_p1;
wire   [2:0] tmp_157_fu_1762_p4;
wire   [63:0] p_cast52_fu_1782_p1;
wire   [63:0] empty_414_fu_1786_p2;
wire   [62:0] trunc_ln3_fu_1791_p4;
wire   [8:0] loop_index_0_i_cast3222_fu_1811_p1;
wire   [8:0] empty_416_fu_1815_p2;
wire   [3:0] empty_418_fu_1838_p2;
wire   [5:0] p_cast3223_fu_1844_p1;
wire   [5:0] empty_419_fu_1848_p2;
wire   [8:0] p_shl3_fu_1857_p3;
wire   [8:0] p_cast3224_fu_1853_p1;
wire   [7:0] tmp1_fu_1871_p2;
wire   [63:0] tmp1_cast_fu_1876_p1;
wire   [63:0] empty_421_fu_1880_p2;
wire   [62:0] trunc_ln120_2_fu_1891_p4;
wire   [8:0] loop_index_1_i_cast3225_fu_1911_p1;
wire   [5:0] zext_ln133_fu_1955_p1;
wire   [5:0] empty_425_fu_1959_p2;
wire   [63:0] p_cast50_fu_1964_p1;
wire   [5:0] mul_ln137_fu_1983_p0;
wire   [17:0] mul_ln137_fu_1983_p1;
wire   [22:0] mul_ln137_fu_1983_p2;
wire   [63:0] zext_ln137_fu_1989_p1;
wire   [7:0] tmp_s_fu_2002_p3;
wire   [8:0] zext_ln140_4_fu_2010_p1;
wire   [8:0] zext_ln140_fu_1998_p1;
wire   [8:0] sub_ln140_fu_2014_p2;
wire   [9:0] zext_ln140_5_fu_2038_p1;
wire  signed [9:0] add_ln140_fu_2042_p2;
wire   [7:0] mul_ln134_fu_2051_p1;
wire   [8:0] zext_ln134_fu_2062_p1;
wire   [8:0] add_ln137_1_fu_2066_p2;
wire   [17:0] shl_ln7_fu_2071_p3;
wire   [9:0] shl_ln137_1_fu_2083_p3;
wire   [18:0] zext_ln137_1_fu_2079_p1;
wire   [18:0] zext_ln137_2_fu_2091_p1;
wire   [18:0] sub_ln137_fu_2095_p2;
wire  signed [63:0] sext_ln137_fu_2101_p1;
wire   [63:0] add_ln137_2_fu_2105_p2;
wire   [3:0] trunc_ln134_fu_2058_p1;
wire   [3:0] or_ln137_fu_2120_p2;
wire   [8:0] zext_ln137_3_fu_2126_p1;
wire   [8:0] add_ln137_3_fu_2130_p2;
wire   [17:0] shl_ln137_2_fu_2135_p3;
wire   [9:0] shl_ln137_3_fu_2147_p3;
wire   [18:0] zext_ln137_4_fu_2143_p1;
wire   [18:0] zext_ln137_5_fu_2155_p1;
wire   [18:0] sub_ln137_1_fu_2159_p2;
wire  signed [63:0] sext_ln137_1_fu_2165_p1;
wire   [9:0] zext_ln140_6_fu_2174_p1;
wire   [7:0] mul_ln134_1_fu_2202_p1;
wire   [7:0] tmp_401_fu_2250_p3;
wire   [8:0] zext_ln75_3_fu_2258_p1;
wire   [8:0] zext_ln75_fu_2246_p1;
wire   [8:0] sub_ln75_fu_2262_p2;
wire   [9:0] zext_ln75_4_fu_2284_p1;
wire  signed [9:0] add_ln75_fu_2288_p2;
wire   [7:0] mul_ln71_fu_2297_p1;
wire   [3:0] trunc_ln71_fu_2304_p1;
wire   [3:0] or_ln71_fu_2308_p2;
wire   [9:0] zext_ln75_5_fu_2314_p1;
wire  signed [9:0] add_ln75_1_fu_2318_p2;
wire   [7:0] mul_ln71_1_fu_2327_p1;
wire   [7:0] grp_fu_2345_p0;
wire   [2:0] grp_fu_2345_p1;
wire   [9:0] grp_fu_2345_p2;
wire   [6:0] grp_fu_2354_p1;
wire   [7:0] grp_fu_2354_p2;
wire    ap_CS_fsm_state24;
wire   [7:0] grp_fu_2362_p0;
wire   [2:0] grp_fu_2362_p1;
wire   [9:0] grp_fu_2362_p2;
reg    grp_fu_2345_ce;
wire    ap_CS_fsm_state25;
reg    grp_fu_2354_ce;
reg    grp_fu_2362_ce;
wire    ap_CS_fsm_state48;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
reg    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
reg    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
reg    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
reg    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
reg    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
reg    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
reg    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
reg    ap_ST_fsm_state95_blk;
reg    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
reg    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
reg    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
reg    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
reg    ap_ST_fsm_state108_blk;
wire   [13:0] empty_410_fu_1714_p00;
wire   [8:0] grp_fu_2345_p00;
wire   [10:0] grp_fu_2354_p20;
wire   [8:0] grp_fu_2362_p00;
wire   [18:0] mul_ln100_1_fu_1536_p00;
wire   [18:0] mul_ln100_fu_1203_p00;
wire   [22:0] mul_ln137_fu_1983_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 108'd1;
#0 grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_RELU_fu_843_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_3_fu_856_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_5_fu_883_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_BW_fu_897_ap_start_reg = 1'b0;
#0 grp_conv1_Pipeline_BW8_fu_908_ap_start_reg = 1'b0;
end

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb #(
    .DataWidth( 16 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address1),
    .ce1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1),
    .q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q1)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb #(
    .DataWidth( 16 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address1),
    .ce1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1),
    .q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q1)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_RAM_T2Pbkb #(
    .DataWidth( 16 ),
    .AddressRange( 2024 ),
    .AddressWidth( 11 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q0),
    .address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address1),
    .ce1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1),
    .q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q1)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 324 ),
    .AddressWidth( 9 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q0),
    .address1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1),
    .ce1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1),
    .we1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1),
    .d1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d1),
    .q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q1)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_RAM_2P_eOg #(
    .DataWidth( 16 ),
    .AddressRange( 324 ),
    .AddressWidth( 9 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q0),
    .address1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1),
    .ce1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1),
    .we1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1),
    .d1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d1),
    .q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q1)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j #(
    .DataWidth( 16 ),
    .AddressRange( 10200 ),
    .AddressWidth( 14 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j #(
    .DataWidth( 16 ),
    .AddressRange( 10200 ),
    .AddressWidth( 14 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0)
);

srcnn_conv1_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_RAM_T2Pg8j #(
    .DataWidth( 16 ),
    .AddressRange( 10200 ),
    .AddressWidth( 14 ))
conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .ce0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .we0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .d0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0),
    .q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_OUT_ROW_COL grp_conv1_Pipeline_OUT_ROW_COL_fu_823(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start),
    .ap_done(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_done),
    .ap_idle(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_idle),
    .ap_ready(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_ready),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_q1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_q1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_q1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_q1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q1(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_q1),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0(grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_RELU grp_conv1_Pipeline_RELU_fu_843(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_RELU_fu_843_ap_start),
    .ap_done(grp_conv1_Pipeline_RELU_fu_843_ap_done),
    .ap_idle(grp_conv1_Pipeline_RELU_fu_843_ap_idle),
    .ap_ready(grp_conv1_Pipeline_RELU_fu_843_ap_ready),
    .mul_ln140(mul_ln134_reg_2723),
    .sext_ln137(shl_ln6_reg_2711),
    .sext_ln140(shl_ln6_reg_2711),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0(grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_3 grp_conv1_Pipeline_3_fu_856(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_3_fu_856_ap_start),
    .ap_done(grp_conv1_Pipeline_3_fu_856_ap_done),
    .ap_idle(grp_conv1_Pipeline_3_fu_856_ap_idle),
    .ap_ready(grp_conv1_Pipeline_3_fu_856_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(m_axi_bundle_2_AWREADY),
    .m_axi_bundle_2_AWADDR(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(m_axi_bundle_2_WREADY),
    .m_axi_bundle_2_WDATA(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(1'b0),
    .m_axi_bundle_2_ARADDR(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(1'b0),
    .m_axi_bundle_2_RREADY(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(16'd0),
    .m_axi_bundle_2_RLAST(1'b0),
    .m_axi_bundle_2_RID(1'd0),
    .m_axi_bundle_2_RFIFONUM(14'd0),
    .m_axi_bundle_2_RUSER(1'd0),
    .m_axi_bundle_2_RRESP(2'd0),
    .m_axi_bundle_2_BVALID(m_axi_bundle_2_BVALID),
    .m_axi_bundle_2_BREADY(grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(m_axi_bundle_2_BRESP),
    .m_axi_bundle_2_BID(m_axi_bundle_2_BID),
    .m_axi_bundle_2_BUSER(m_axi_bundle_2_BUSER),
    .sext_ln149(trunc_ln4_reg_2729),
    .mul_ln140(mul_ln134_reg_2723),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_RELU7 grp_conv1_Pipeline_RELU7_fu_870(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_RELU7_fu_870_ap_start),
    .ap_done(grp_conv1_Pipeline_RELU7_fu_870_ap_done),
    .ap_idle(grp_conv1_Pipeline_RELU7_fu_870_ap_idle),
    .ap_ready(grp_conv1_Pipeline_RELU7_fu_870_ap_ready),
    .mul_ln140_1(mul_ln134_1_reg_2754),
    .sext_ln137(shl_ln6_reg_2711),
    .sext_ln140(shl_ln6_reg_2711),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0(grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_5 grp_conv1_Pipeline_5_fu_883(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_5_fu_883_ap_start),
    .ap_done(grp_conv1_Pipeline_5_fu_883_ap_done),
    .ap_idle(grp_conv1_Pipeline_5_fu_883_ap_idle),
    .ap_ready(grp_conv1_Pipeline_5_fu_883_ap_ready),
    .m_axi_bundle_2_AWVALID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWVALID),
    .m_axi_bundle_2_AWREADY(m_axi_bundle_2_AWREADY),
    .m_axi_bundle_2_AWADDR(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWADDR),
    .m_axi_bundle_2_AWID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWID),
    .m_axi_bundle_2_AWLEN(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLEN),
    .m_axi_bundle_2_AWSIZE(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWSIZE),
    .m_axi_bundle_2_AWBURST(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWBURST),
    .m_axi_bundle_2_AWLOCK(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLOCK),
    .m_axi_bundle_2_AWCACHE(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWCACHE),
    .m_axi_bundle_2_AWPROT(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWPROT),
    .m_axi_bundle_2_AWQOS(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWQOS),
    .m_axi_bundle_2_AWREGION(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWREGION),
    .m_axi_bundle_2_AWUSER(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWUSER),
    .m_axi_bundle_2_WVALID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WVALID),
    .m_axi_bundle_2_WREADY(m_axi_bundle_2_WREADY),
    .m_axi_bundle_2_WDATA(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WDATA),
    .m_axi_bundle_2_WSTRB(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WSTRB),
    .m_axi_bundle_2_WLAST(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WLAST),
    .m_axi_bundle_2_WID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WID),
    .m_axi_bundle_2_WUSER(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WUSER),
    .m_axi_bundle_2_ARVALID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARVALID),
    .m_axi_bundle_2_ARREADY(1'b0),
    .m_axi_bundle_2_ARADDR(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARADDR),
    .m_axi_bundle_2_ARID(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARID),
    .m_axi_bundle_2_ARLEN(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARLEN),
    .m_axi_bundle_2_ARSIZE(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARSIZE),
    .m_axi_bundle_2_ARBURST(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARBURST),
    .m_axi_bundle_2_ARLOCK(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARLOCK),
    .m_axi_bundle_2_ARCACHE(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARCACHE),
    .m_axi_bundle_2_ARPROT(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARPROT),
    .m_axi_bundle_2_ARQOS(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARQOS),
    .m_axi_bundle_2_ARREGION(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARREGION),
    .m_axi_bundle_2_ARUSER(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_ARUSER),
    .m_axi_bundle_2_RVALID(1'b0),
    .m_axi_bundle_2_RREADY(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_RREADY),
    .m_axi_bundle_2_RDATA(16'd0),
    .m_axi_bundle_2_RLAST(1'b0),
    .m_axi_bundle_2_RID(1'd0),
    .m_axi_bundle_2_RFIFONUM(14'd0),
    .m_axi_bundle_2_RUSER(1'd0),
    .m_axi_bundle_2_RRESP(2'd0),
    .m_axi_bundle_2_BVALID(m_axi_bundle_2_BVALID),
    .m_axi_bundle_2_BREADY(grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_BREADY),
    .m_axi_bundle_2_BRESP(m_axi_bundle_2_BRESP),
    .m_axi_bundle_2_BID(m_axi_bundle_2_BID),
    .m_axi_bundle_2_BUSER(m_axi_bundle_2_BUSER),
    .sext_ln149_2(trunc_ln149_2_reg_2760),
    .mul_ln140_1(mul_ln134_1_reg_2754),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_q0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0(conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_q0)
);

srcnn_conv1_Pipeline_BW grp_conv1_Pipeline_BW_fu_897(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_BW_fu_897_ap_start),
    .ap_done(grp_conv1_Pipeline_BW_fu_897_ap_done),
    .ap_idle(grp_conv1_Pipeline_BW_fu_897_ap_idle),
    .ap_ready(grp_conv1_Pipeline_BW_fu_897_ap_ready),
    .mul_ln75(mul_ln71_reg_2799),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0(grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0)
);

srcnn_conv1_Pipeline_BW8 grp_conv1_Pipeline_BW8_fu_908(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_conv1_Pipeline_BW8_fu_908_ap_start),
    .ap_done(grp_conv1_Pipeline_BW8_fu_908_ap_done),
    .ap_idle(grp_conv1_Pipeline_BW8_fu_908_ap_idle),
    .ap_ready(grp_conv1_Pipeline_BW8_fu_908_ap_ready),
    .mul_ln75_1(mul_ln71_1_reg_2804),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0),
    .conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0(grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0)
);

srcnn_mul_64s_8ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 64 ))
mul_64s_8ns_64_1_1_U315(
    .din0(grp_fu_919_p0),
    .din1(grp_fu_919_p1),
    .dout(grp_fu_919_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U316(
    .din0(mul_ln100_fu_1203_p0),
    .din1(mul_ln100_fu_1203_p1),
    .dout(mul_ln100_fu_1203_p2)
);

srcnn_mul_9ns_11ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 19 ))
mul_9ns_11ns_19_1_1_U317(
    .din0(mul_ln100_1_fu_1536_p0),
    .din1(mul_ln100_1_fu_1536_p1),
    .dout(mul_ln100_1_fu_1536_p2)
);

srcnn_mul_6ns_9ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_6ns_9ns_14_1_1_U318(
    .din0(empty_410_fu_1714_p0),
    .din1(empty_410_fu_1714_p1),
    .dout(empty_410_fu_1714_p2)
);

srcnn_mul_6ns_18ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 23 ))
mul_6ns_18ns_23_1_1_U319(
    .din0(mul_ln137_fu_1983_p0),
    .din1(mul_ln137_fu_1983_p1),
    .dout(mul_ln137_fu_1983_p2)
);

srcnn_mul_10s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_10s_8ns_14_1_1_U320(
    .din0(add_ln140_fu_2042_p2),
    .din1(mul_ln134_fu_2051_p1),
    .dout(mul_ln134_fu_2051_p2)
);

srcnn_mul_10s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_10s_8ns_14_1_1_U321(
    .din0(add_ln140_4_reg_2740),
    .din1(mul_ln134_1_fu_2202_p1),
    .dout(mul_ln134_1_fu_2202_p2)
);

srcnn_mul_10s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_10s_8ns_14_1_1_U322(
    .din0(add_ln75_fu_2288_p2),
    .din1(mul_ln71_fu_2297_p1),
    .dout(mul_ln71_fu_2297_p2)
);

srcnn_mul_10s_8ns_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 14 ))
mul_10s_8ns_14_1_1_U323(
    .din0(add_ln75_1_fu_2318_p2),
    .din1(mul_ln71_1_fu_2327_p1),
    .dout(mul_ln71_1_fu_2327_p2)
);

srcnn_am_addmul_8ns_3ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_8ns_3ns_10ns_19_4_1_U324(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2345_p0),
    .din1(grp_fu_2345_p1),
    .din2(grp_fu_2345_p2),
    .ce(grp_fu_2345_ce),
    .dout(grp_fu_2345_p3)
);

srcnn_mac_muladd_11s_7ns_8ns_11_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mac_muladd_11s_7ns_8ns_11_4_1_U325(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln87_reg_2423),
    .din1(grp_fu_2354_p1),
    .din2(grp_fu_2354_p2),
    .ce(grp_fu_2354_ce),
    .dout(grp_fu_2354_p3)
);

srcnn_am_addmul_8ns_3ns_10ns_19_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 3 ),
    .din2_WIDTH( 10 ),
    .dout_WIDTH( 19 ))
am_addmul_8ns_3ns_10ns_19_4_1_U326(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2362_p0),
    .din1(grp_fu_2362_p1),
    .din2(grp_fu_2362_p2),
    .ce(grp_fu_2362_ce),
    .dout(grp_fu_2362_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_3_fu_856_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state89)) begin
            grp_conv1_Pipeline_3_fu_856_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_3_fu_856_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_3_fu_856_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_5_fu_883_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state97)) begin
            grp_conv1_Pipeline_5_fu_883_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_5_fu_883_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_5_fu_883_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_BW8_fu_908_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state106) & (1'b1 == ap_NS_fsm_state107))) begin
            grp_conv1_Pipeline_BW8_fu_908_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_BW8_fu_908_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_BW8_fu_908_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_BW_fu_897_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln71_fu_2278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state105))) begin
            grp_conv1_Pipeline_BW_fu_897_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_BW_fu_897_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_BW_fu_897_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln114_fu_1669_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state52))) begin
            grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg <= 1'b0;
    end else begin
        if ((~((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln134_1_reg_2745 == 1'd0) & (icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
            grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_RELU7_fu_870_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_conv1_Pipeline_RELU_fu_843_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln134_fu_2032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state87))) begin
            grp_conv1_Pipeline_RELU_fu_843_ap_start_reg <= 1'b1;
        end else if ((grp_conv1_Pipeline_RELU_fu_843_ap_ready == 1'b1)) begin
            grp_conv1_Pipeline_RELU_fu_843_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
        bh_2_reg_788 <= 5'd0;
    end else if (((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state103))) begin
        bh_2_reg_788 <= add_ln134_reg_2766;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1010_113_fu_1572_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        bh_reg_617 <= add_ln87_fu_1584_p2;
    end else if (((icmp_ln28_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        bh_reg_617 <= 64'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
        bout_1_reg_776 <= 4'd0;
    end else if ((~((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state95) & ((icmp_ln134_1_reg_2745 == 1'd1) | (icmp_ln134_reg_2719 == 1'd0)))) begin
        bout_1_reg_776 <= add_ln133_reg_2688;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_395_fu_1639_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        bout_reg_731 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state62) & ((icmp_ln116_reg_2597 == 1'd0) | ((icmp_ln116_1_fu_1885_p2 == 1'd0) & (exitcond101614_fu_1826_p2 == 1'd1))))) begin
        bout_reg_731 <= add_ln114_1_reg_2575;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state104))) begin
        h_2_reg_811 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state108) & (grp_conv1_Pipeline_BW8_fu_908_ap_done == 1'b1))) begin
        h_2_reg_811 <= add_ln71_reg_2812;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        h_fu_278 <= 8'd0;
    end else if (((tmp_395_fu_1639_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
        h_fu_278 <= add_ln28_fu_1651_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        k_reg_742 <= 4'd0;
    end else if ((~((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0)) & (exitcond101715_reg_2655 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
        k_reg_742 <= add_ln116_fu_1937_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state64)) begin
        loop_index_0_i_reg_754 <= empty_417_reg_2625;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        loop_index_0_i_reg_754 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        loop_index_1_i_reg_765 <= empty_424_reg_2659;
    end else if ((1'b1 == ap_CS_fsm_state72)) begin
        loop_index_1_i_reg_765 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        loop_index_i_0_reg_651 <= empty_406_reg_2471;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        loop_index_i_0_reg_651 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        loop_index_i_1_reg_696 <= empty_432_reg_2541;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        loop_index_i_1_reg_696 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_1943_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
        o_2_reg_800 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state106) & (1'b0 == ap_block_state106_on_subcall_done) & ((icmp_ln71_1_fu_2333_p2 == 1'd1) | (icmp_ln71_reg_2795 == 1'd0)))) begin
        o_2_reg_800 <= add_ln70_reg_2779;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_1263_p2 == 1'd1) & (exitcond1010_011_fu_1240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        out_reg_719 <= 7'd0;
    end else if (((icmp_ln70_fu_2234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
        out_reg_719 <= add_ln32_fu_2272_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (m_axi_bundle_1_RVALID == 1'b1))) begin
        p_1_reg_674 <= 3'd0;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        p_1_reg_674 <= add_ln97_1_fu_1462_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (m_axi_bundle_1_RVALID == 1'b1))) begin
        p_reg_629 <= 3'd0;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        p_reg_629 <= add_ln97_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (m_axi_bundle_1_RVALID == 1'b1))) begin
        phi_mul3079_reg_685 <= 6'd0;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        phi_mul3079_reg_685 <= add_ln97_5_fu_1468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (m_axi_bundle_1_RVALID == 1'b1))) begin
        phi_mul_reg_640 <= 6'd0;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        phi_mul_reg_640 <= add_ln97_4_fu_1130_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        phi_urem3081_reg_707 <= idx_urem3083_fu_1631_p3;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        phi_urem3081_reg_707 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        phi_urem_reg_662 <= idx_urem_fu_1440_p3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        phi_urem_reg_662 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        add_ln114_1_reg_2575 <= add_ln114_1_fu_1675_p2;
        trunc_ln114_reg_2568 <= trunc_ln114_fu_1661_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        add_ln133_reg_2688 <= add_ln133_fu_1949_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_1_reg_2745 == 1'd0) & (icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        add_ln134_reg_2766 <= add_ln134_fu_2218_p2;
        trunc_ln149_2_reg_2760 <= {{add_ln137_4_reg_2735[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_fu_2032_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state87))) begin
        add_ln137_4_reg_2735 <= add_ln137_4_fu_2169_p2;
        add_ln140_4_reg_2740 <= add_ln140_4_fu_2178_p2;
        icmp_ln134_1_reg_2745 <= icmp_ln134_1_fu_2183_p2;
        mul_ln134_reg_2723 <= mul_ln134_fu_2051_p2;
        trunc_ln4_reg_2729 <= {{add_ln137_2_fu_2105_p2[63:1]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln133_fu_1943_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state77))) begin
        add_ln137_reg_2699 <= add_ln137_fu_1993_p2;
        biases_addr_reg_2693 <= empty_426_fu_1972_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state104)) begin
        add_ln70_reg_2779 <= add_ln70_fu_2240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_1_fu_2333_p2 == 1'd0) & (icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        add_ln71_reg_2812 <= add_ln71_fu_2339_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        bundle_1_addr_2_read_reg_2445 <= m_axi_bundle_1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        bundle_1_addr_2_reg_2439 <= sext_ln100_fu_1100_p1;
        bundle_1_addr_reg_2433 <= sext_ln99_fu_1074_p1;
        trunc_ln87_reg_2423 <= trunc_ln87_fu_971_p1;
        trunc_ln91_reg_2428 <= trunc_ln91_fu_975_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln87_fu_1263_p2 == 1'd0) & (exitcond1010_011_fu_1240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        bundle_1_addr_3_reg_2490 <= sext_ln99_2_fu_1369_p1;
        bundle_1_addr_4_reg_2496 <= sext_ln100_1_fu_1395_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        bundle_1_addr_4_read_reg_2515 <= m_axi_bundle_1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_reg_2597 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_899_reg_2612 <= p_cast3234_fu_1820_p1;
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_900_reg_2617 <= p_cast3234_fu_1820_p1;
        empty_417_reg_2625 <= empty_417_fu_1832_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_901_reg_2664 <= p_cast3241_fu_1932_p1;
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_902_reg_2669 <= p_cast3241_fu_1932_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        empty_406_reg_2471 <= empty_406_fu_1246_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln114_fu_1669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
        empty_411_reg_2586 <= empty_411_fu_1724_p2;
        zext_ln114_2_reg_2580[1 : 0] <= zext_ln114_2_fu_1710_p1[1 : 0];
zext_ln114_2_reg_2580[4 : 3] <= zext_ln114_2_fu_1710_p1[4 : 3];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        empty_413_reg_2592 <= empty_413_fu_1750_p2;
        icmp_ln116_reg_2597 <= icmp_ln116_fu_1756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond101614_fu_1826_p2 == 1'd1) & (icmp_ln116_reg_2597 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        empty_420_reg_2630 <= empty_420_fu_1865_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state73)) begin
        empty_423_reg_2650 <= empty_423_fu_1915_p2;
        empty_424_reg_2659 <= empty_424_fu_1926_p2;
        exitcond101715_reg_2655 <= exitcond101715_fu_1920_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        empty_432_reg_2541 <= empty_432_fu_1578_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state87)) begin
        icmp_ln134_reg_2719 <= icmp_ln134_fu_2032_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state105)) begin
        icmp_ln71_reg_2795 <= icmp_ln71_fu_2278_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
        mul_ln134_1_reg_2754 <= mul_ln134_1_fu_2202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        mul_ln71_1_reg_2804 <= mul_ln71_1_fu_2327_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_2278_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state105))) begin
        mul_ln71_reg_2799 <= mul_ln71_fu_2297_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond1010_011_fu_1240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        mul_ln99_1_reg_2476 <= grp_fu_919_p2;
        trunc_ln87_1_reg_2481 <= trunc_ln87_1_fu_1259_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_925 <= m_axi_bundle_1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state36))) begin
        reg_932 <= m_axi_bundle_1_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        sext_ln133_reg_2705 <= sext_ln133_fu_2020_p1;
        shl_ln6_reg_2711[13 : 6] <= shl_ln6_fu_2024_p3[13 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln70_fu_2234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state104))) begin
        sext_ln70_reg_2784 <= sext_ln70_fu_2268_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_fu_947_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        sext_ln87_reg_2417 <= sext_ln87_fu_967_p1;
        sext_ln91_reg_2411 <= sext_ln91_fu_963_p1;
        zext_ln130_reg_2405[7 : 0] <= zext_ln130_fu_953_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state53))) begin
        tmp_158_reg_2601[7 : 1] <= tmp_158_fu_1772_p4[7 : 1];
        weights_addr_reg_2606 <= sext_ln120_fu_1801_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_395_fu_1639_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state51))) begin
        trunc_ln129_reg_2562 <= trunc_ln129_fu_1647_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond101715_reg_2655 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
        weights_addr_1_read_reg_2674 <= m_axi_weights_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln116_1_fu_1885_p2 == 1'd1) & (exitcond101614_fu_1826_p2 == 1'd1) & (icmp_ln116_reg_2597 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        weights_addr_1_reg_2638 <= sext_ln120_2_fu_1901_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        weights_addr_read_reg_2644 <= m_axi_weights_RDATA;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_2_BVALID == 1'b0)) begin
        ap_ST_fsm_state103_blk = 1'b1;
    end else begin
        ap_ST_fsm_state103_blk = 1'b0;
    end
end

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state106_on_subcall_done)) begin
        ap_ST_fsm_state106_blk = 1'b1;
    end else begin
        ap_ST_fsm_state106_blk = 1'b0;
    end
end

assign ap_ST_fsm_state107_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_BW8_fu_908_ap_done == 1'b0)) begin
        ap_ST_fsm_state108_blk = 1'b1;
    end else begin
        ap_ST_fsm_state108_blk = 1'b0;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state29_blk = 1'b1;
    end else begin
        ap_ST_fsm_state29_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state36_blk = 1'b1;
    end else begin
        ap_ST_fsm_state36_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state39_blk = 1'b1;
    end else begin
        ap_ST_fsm_state39_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_RVALID == 1'b0)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

always @ (*) begin
    if ((m_axi_weights_ARREADY == 1'b0)) begin
        ap_ST_fsm_state54_blk = 1'b1;
    end else begin
        ap_ST_fsm_state54_blk = 1'b0;
    end
end

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((m_axi_bundle_1_ARREADY == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

always @ (*) begin
    if ((m_axi_weights_RVALID == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

assign ap_ST_fsm_state64_blk = 1'b0;

always @ (*) begin
    if ((m_axi_weights_ARREADY == 1'b0)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if (((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0))) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_done == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((m_axi_biases_ARREADY == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

always @ (*) begin
    if ((m_axi_biases_RVALID == 1'b0)) begin
        ap_ST_fsm_state86_blk = 1'b1;
    end else begin
        ap_ST_fsm_state86_blk = 1'b0;
    end
end

assign ap_ST_fsm_state87_blk = 1'b0;

always @ (*) begin
    if (((grp_conv1_Pipeline_RELU_fu_843_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0))) begin
        ap_ST_fsm_state88_blk = 1'b1;
    end else begin
        ap_ST_fsm_state88_blk = 1'b0;
    end
end

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_3_fu_856_ap_done == 1'b0)) begin
        ap_ST_fsm_state90_blk = 1'b1;
    end else begin
        ap_ST_fsm_state90_blk = 1'b0;
    end
end

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

always @ (*) begin
    if (((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0))) begin
        ap_ST_fsm_state95_blk = 1'b1;
    end else begin
        ap_ST_fsm_state95_blk = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_bundle_2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_870_ap_done == 1'b0))) begin
        ap_ST_fsm_state96_blk = 1'b1;
    end else begin
        ap_ST_fsm_state96_blk = 1'b0;
    end
end

assign ap_ST_fsm_state97_blk = 1'b0;

always @ (*) begin
    if ((grp_conv1_Pipeline_5_fu_883_ap_done == 1'b0)) begin
        ap_ST_fsm_state98_blk = 1'b1;
    end else begin
        ap_ST_fsm_state98_blk = 1'b0;
    end
end

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln28_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln28_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        biases_blk_n_AR = m_axi_biases_ARREADY;
    end else begin
        biases_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state86)) begin
        biases_blk_n_R = m_axi_biases_RVALID;
    end else begin
        biases_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state4))) begin
        bundle_1_blk_n_AR = m_axi_bundle_1_ARREADY;
    end else begin
        bundle_1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state12))) begin
        bundle_1_blk_n_R = m_axi_bundle_1_RVALID;
    end else begin
        bundle_1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state96) | (1'b1 == ap_CS_fsm_state88))) begin
        bundle_2_blk_n_AW = m_axi_bundle_2_AWREADY;
    end else begin
        bundle_2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state103) | ((icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95)))) begin
        bundle_2_blk_n_B = m_axi_bundle_2_BVALID;
    end else begin
        bundle_2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1 = conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_901_reg_2664;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1 = conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_899_reg_2612;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state64))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d1 = weights_addr_1_read_reg_2674;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d1 = weights_addr_read_reg_2644;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln114_reg_2568 == 1'd0) & (1'b1 == ap_CS_fsm_state75)) | ((trunc_ln114_reg_2568 == 1'd0) & (1'b1 == ap_CS_fsm_state64)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1 = 1'b1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state98)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_5_fu_883_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state90)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_3_fu_856_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state108)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = grp_conv1_Pipeline_BW8_fu_908_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
    end else if (((icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = grp_conv1_Pipeline_BW_fu_897_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state96)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = grp_conv1_Pipeline_RELU7_fu_870_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state88)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = grp_conv1_Pipeline_RELU_fu_843_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = p_cast3232_fu_1608_p1;
    end else if ((~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = zext_ln99_8_fu_1499_p1;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = zext_ln100_5_fu_1561_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = p_cast3228_fu_1418_p1;
    end else if ((~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = zext_ln99_fu_1166_p1;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = zext_ln100_2_fu_1229_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state27) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1)) | (~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)) | (~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0 = reg_932;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0 = bundle_1_addr_4_read_reg_2515;
    end else if (((1'b1 == ap_CS_fsm_state27) | (~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0 = reg_925;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0 = bundle_1_addr_2_read_reg_2445;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state50) & (empty_434_fu_1615_p1 == 2'd1)) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1)) | ((1'b1 == ap_CS_fsm_state27) & (empty_408_fu_1424_p1 == 2'd1)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1)) | (~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)) | (~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_we0 = 1'b1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = p_cast3232_fu_1608_p1;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = zext_ln100_5_fu_1561_p1;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = zext_ln99_8_fu_1499_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = p_cast3228_fu_1418_p1;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = zext_ln100_2_fu_1229_p1;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = zext_ln99_fu_1166_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state27) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0)) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0 = bundle_1_addr_4_read_reg_2515;
    end else if (((1'b1 == ap_CS_fsm_state50) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0 = reg_932;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0 = bundle_1_addr_2_read_reg_2445;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0 = reg_925;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state50) & (empty_434_fu_1615_p1 == 2'd0)) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0)) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd1)) | ((1'b1 == ap_CS_fsm_state27) & (empty_408_fu_1424_p1 == 2'd0)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd1)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_we0 = 1'b1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = p_cast3232_fu_1608_p1;
    end else if ((~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = zext_ln100_5_fu_1561_p1;
    end else if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = zext_ln99_8_fu_1499_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = p_cast3228_fu_1418_p1;
    end else if ((~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = zext_ln100_2_fu_1229_p1;
    end else if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = zext_ln99_fu_1166_p1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state27) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0)) | (~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)) | (~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0 = bundle_1_addr_4_read_reg_2515;
    end else if (((1'b1 == ap_CS_fsm_state50) | ((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0 = reg_932;
    end else if ((~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0 = bundle_1_addr_2_read_reg_2445;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0 = reg_925;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (select_ln97_1_fu_1518_p3 == 2'd0)) | ((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14) & (select_ln97_fu_1185_p3 == 2'd0)) | (~(empty_434_fu_1615_p1 == 2'd1) & ~(empty_434_fu_1615_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state50)) | (~(empty_408_fu_1424_p1 == 2'd1) & ~(empty_408_fu_1424_p1 == 2'd0) & (1'b1 == ap_CS_fsm_state27)) | (~(select_ln97_1_fu_1518_p3 == 2'd0) & ~(select_ln97_1_fu_1518_p3 == 2'd1) & (icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38)) | (~(select_ln97_fu_1185_p3 == 2'd0) & ~(select_ln97_fu_1185_p3 == 2'd1) & (icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_we0 = 1'b1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1 = conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_902_reg_2669;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1 = conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_900_reg_2617;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state64))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state76)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1 = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d1 = weights_addr_1_read_reg_2674;
    end else if ((1'b1 == ap_CS_fsm_state64)) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d1 = weights_addr_read_reg_2644;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln114_reg_2568 == 1'd1) & (1'b1 == ap_CS_fsm_state75)) | ((trunc_ln114_reg_2568 == 1'd1) & (1'b1 == ap_CS_fsm_state64)))) begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1 = 1'b1;
    end else begin
        conv1_ap_fixed_255_255_ap_fixed_1_9_9_ap_fixed_ap_fixed_255_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state26) & (m_axi_bundle_1_RVALID == 1'b1)))) begin
        grp_fu_2345_ce = 1'b1;
    end else begin
        grp_fu_2345_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((1'b1 == ap_CS_fsm_state26) & (m_axi_bundle_1_RVALID == 1'b1)))) begin
        grp_fu_2354_ce = 1'b1;
    end else begin
        grp_fu_2354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state48) | ((1'b1 == ap_CS_fsm_state49) & (m_axi_bundle_1_RVALID == 1'b1)))) begin
        grp_fu_2362_ce = 1'b1;
    end else begin
        grp_fu_2362_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_919_p0 = bh_1_fu_1252_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_fu_919_p0 = bh_reg_617;
    end else begin
        grp_fu_919_p0 = 'bx;
    end
end

always @ (*) begin
    if (((m_axi_biases_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
        m_axi_biases_ARVALID = 1'b1;
    end else begin
        m_axi_biases_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
        m_axi_biases_RREADY = 1'b1;
    end else begin
        m_axi_biases_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
        m_axi_bundle_1_ARADDR = bundle_1_addr_4_reg_2496;
    end else if ((((1'b1 == ap_CS_fsm_state39) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_bundle_1_ARREADY == 1'b1)))) begin
        m_axi_bundle_1_ARADDR = bundle_1_addr_3_reg_2490;
    end else if (((1'b1 == ap_CS_fsm_state5) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
        m_axi_bundle_1_ARADDR = bundle_1_addr_2_reg_2439;
    end else if ((((1'b1 == ap_CS_fsm_state15) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_bundle_1_ARREADY == 1'b1)))) begin
        m_axi_bundle_1_ARADDR = bundle_1_addr_reg_2433;
    end else begin
        m_axi_bundle_1_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state39) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state15) & (m_axi_bundle_1_ARREADY == 1'b1)))) begin
        m_axi_bundle_1_ARLEN = 32'd255;
    end else if ((((1'b1 == ap_CS_fsm_state29) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_bundle_1_ARREADY == 1'b1)))) begin
        m_axi_bundle_1_ARLEN = 32'd1;
    end else begin
        m_axi_bundle_1_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state39) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state28) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state5) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state15) & (m_axi_bundle_1_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (m_axi_bundle_1_ARREADY == 1'b1)))) begin
        m_axi_bundle_1_ARVALID = 1'b1;
    end else begin
        m_axi_bundle_1_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state37) & (m_axi_bundle_1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state49) & (m_axi_bundle_1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state36) & (m_axi_bundle_1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state13) & (m_axi_bundle_1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state26) & (m_axi_bundle_1_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (m_axi_bundle_1_RVALID == 1'b1)))) begin
        m_axi_bundle_1_RREADY = 1'b1;
    end else begin
        m_axi_bundle_1_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_bundle_2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_870_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state96))) begin
        m_axi_bundle_2_AWADDR = sext_ln149_2_fu_2224_p1;
    end else if ((~((grp_conv1_Pipeline_RELU_fu_843_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state88))) begin
        m_axi_bundle_2_AWADDR = sext_ln149_fu_2189_p1;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWADDR = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWADDR = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWADDR;
    end else begin
        m_axi_bundle_2_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWBURST = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWBURST = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWBURST;
    end else begin
        m_axi_bundle_2_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWCACHE = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWCACHE = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWCACHE;
    end else begin
        m_axi_bundle_2_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWID = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWID;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWID = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWID;
    end else begin
        m_axi_bundle_2_AWID = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_bundle_2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_870_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state96)) | (~((grp_conv1_Pipeline_RELU_fu_843_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state88)))) begin
        m_axi_bundle_2_AWLEN = 32'd255;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWLEN = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWLEN = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLEN;
    end else begin
        m_axi_bundle_2_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWLOCK = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWLOCK = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWLOCK;
    end else begin
        m_axi_bundle_2_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWPROT = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWPROT = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWPROT;
    end else begin
        m_axi_bundle_2_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWQOS = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWQOS = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWQOS;
    end else begin
        m_axi_bundle_2_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWREGION = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWREGION = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWREGION;
    end else begin
        m_axi_bundle_2_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWSIZE = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWSIZE = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWSIZE;
    end else begin
        m_axi_bundle_2_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWUSER = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWUSER = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWUSER;
    end else begin
        m_axi_bundle_2_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_bundle_2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_870_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state96)) | (~((grp_conv1_Pipeline_RELU_fu_843_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state88)))) begin
        m_axi_bundle_2_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_AWVALID = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_AWVALID = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_AWVALID;
    end else begin
        m_axi_bundle_2_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state103)) | (~((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95)))) begin
        m_axi_bundle_2_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_BREADY = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_BREADY = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_BREADY;
    end else begin
        m_axi_bundle_2_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WDATA = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WDATA = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WDATA;
    end else begin
        m_axi_bundle_2_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WID = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WID;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WID = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WID;
    end else begin
        m_axi_bundle_2_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WLAST = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WLAST = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WLAST;
    end else begin
        m_axi_bundle_2_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WSTRB = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WSTRB = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WSTRB;
    end else begin
        m_axi_bundle_2_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WUSER = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WUSER = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WUSER;
    end else begin
        m_axi_bundle_2_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state97))) begin
        m_axi_bundle_2_WVALID = grp_conv1_Pipeline_5_fu_883_m_axi_bundle_2_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state89))) begin
        m_axi_bundle_2_WVALID = grp_conv1_Pipeline_3_fu_856_m_axi_bundle_2_WVALID;
    end else begin
        m_axi_bundle_2_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_weights_ARREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state65)) begin
            m_axi_weights_ARADDR = weights_addr_1_reg_2638;
        end else if ((1'b1 == ap_CS_fsm_state54)) begin
            m_axi_weights_ARADDR = weights_addr_reg_2606;
        end else begin
            m_axi_weights_ARADDR = 'bx;
        end
    end else begin
        m_axi_weights_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((m_axi_weights_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state65)) | ((m_axi_weights_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state54)))) begin
        m_axi_weights_ARVALID = 1'b1;
    end else begin
        m_axi_weights_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_weights_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state63)) | (~((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0)) & (exitcond101715_reg_2655 == 1'd0) & (1'b1 == ap_CS_fsm_state74)))) begin
        m_axi_weights_RREADY = 1'b1;
    end else begin
        m_axi_weights_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state54))) begin
        weights_blk_n_AR = m_axi_weights_ARREADY;
    end else begin
        weights_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | ((exitcond101715_reg_2655 == 1'd0) & (1'b1 == ap_CS_fsm_state74)))) begin
        weights_blk_n_R = m_axi_weights_RVALID;
    end else begin
        weights_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln28_fu_947_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln97_fu_1118_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln87_fu_1263_p2 == 1'd1) & (exitcond1010_011_fu_1240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else if (((icmp_ln87_fu_1263_p2 == 1'd0) & (exitcond1010_011_fu_1240_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((1'b1 == ap_CS_fsm_state36) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((icmp_ln97_1_fu_1456_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            if (((1'b1 == ap_CS_fsm_state39) & (m_axi_bundle_1_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((exitcond1010_113_fu_1572_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (m_axi_bundle_1_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state51 : begin
            if (((tmp_395_fu_1639_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state51))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end
        end
        ap_ST_fsm_state52 : begin
            if (((icmp_ln114_fu_1669_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state52))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state53 : begin
            if (((icmp_ln116_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state53))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state54 : begin
            if (((m_axi_weights_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & ((icmp_ln116_reg_2597 == 1'd0) | ((icmp_ln116_1_fu_1885_p2 == 1'd0) & (exitcond101614_fu_1826_p2 == 1'd1))))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else if (((icmp_ln116_1_fu_1885_p2 == 1'd1) & (exitcond101614_fu_1826_p2 == 1'd1) & (icmp_ln116_reg_2597 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((m_axi_weights_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state63))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state65 : begin
            if (((m_axi_weights_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state65))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if ((~((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0)) & (exitcond101715_reg_2655 == 1'd1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if ((~((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0)) & (exitcond101715_reg_2655 == 1'd0) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state76 : begin
            if (((grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state76))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((icmp_ln133_fu_1943_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state77))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((m_axi_biases_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            if (((m_axi_biases_RVALID == 1'b1) & (1'b1 == ap_CS_fsm_state86))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state86;
            end
        end
        ap_ST_fsm_state87 : begin
            if (((icmp_ln134_fu_2032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state87))) begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state88 : begin
            if ((~((grp_conv1_Pipeline_RELU_fu_843_ap_done == 1'b0) | (m_axi_bundle_2_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state88))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state88;
            end
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            if (((grp_conv1_Pipeline_3_fu_856_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state90))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            if ((~((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state95) & ((icmp_ln134_1_reg_2745 == 1'd1) | (icmp_ln134_reg_2719 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else if ((~((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0)) & (icmp_ln134_1_reg_2745 == 1'd0) & (icmp_ln134_reg_2719 == 1'd1) & (1'b1 == ap_CS_fsm_state95))) begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state95;
            end
        end
        ap_ST_fsm_state96 : begin
            if ((~((m_axi_bundle_2_AWREADY == 1'b0) | (grp_conv1_Pipeline_RELU7_fu_870_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state96))) begin
                ap_NS_fsm = ap_ST_fsm_state97;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state96;
            end
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((1'b1 == ap_CS_fsm_state98) & (grp_conv1_Pipeline_5_fu_883_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            if (((m_axi_bundle_2_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state103))) begin
                ap_NS_fsm = ap_ST_fsm_state87;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end
        end
        ap_ST_fsm_state104 : begin
            if (((icmp_ln70_fu_2234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state104))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            if (((1'b1 == ap_CS_fsm_state106) & (1'b0 == ap_block_state106_on_subcall_done) & ((icmp_ln71_1_fu_2333_p2 == 1'd1) | (icmp_ln71_reg_2795 == 1'd0)))) begin
                ap_NS_fsm = ap_ST_fsm_state104;
            end else if (((icmp_ln71_1_fu_2333_p2 == 1'd0) & (icmp_ln71_reg_2795 == 1'd1) & (1'b1 == ap_CS_fsm_state106) & (1'b0 == ap_block_state106_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state107;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state106;
            end
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            if (((1'b1 == ap_CS_fsm_state108) & (grp_conv1_Pipeline_BW8_fu_908_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state105;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state108;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_1_fu_1193_p2 = ($signed(zext_ln97_fu_1114_p1) + $signed(9'd259));

assign add_ln100_2_fu_1379_p2 = (add_ln99_2_fu_1354_p2 + 64'd508);

assign add_ln100_3_fu_1526_p2 = ($signed(zext_ln97_1_fu_1452_p1) + $signed(9'd259));

assign add_ln100_4_fu_1223_p2 = (trunc_ln99_fu_1144_p1 + zext_ln100_1_fu_1219_p1);

assign add_ln100_5_fu_1556_p2 = (trunc_ln87_1_reg_2481 + zext_ln100_4_fu_1552_p1);

assign add_ln100_fu_1084_p2 = (add_ln99_fu_1059_p2 + 64'd508);

assign add_ln114_1_fu_1675_p2 = (bout_reg_731 + 4'd1);

assign add_ln114_fu_1681_p2 = (zext_ln114_fu_1665_p1 + trunc_ln129_reg_2562);

assign add_ln116_fu_1937_p2 = (k_reg_742 + 4'd2);

assign add_ln133_fu_1949_p2 = (bout_1_reg_776 + 4'd1);

assign add_ln134_fu_2218_p2 = (bh_2_reg_788 + 5'd2);

assign add_ln137_1_fu_2066_p2 = (zext_ln134_fu_2062_p1 + zext_ln130_reg_2405);

assign add_ln137_2_fu_2105_p2 = ($signed(sext_ln137_fu_2101_p1) + $signed(add_ln137_reg_2699));

assign add_ln137_3_fu_2130_p2 = (zext_ln137_3_fu_2126_p1 + zext_ln130_reg_2405);

assign add_ln137_4_fu_2169_p2 = ($signed(sext_ln137_1_fu_2165_p1) + $signed(add_ln137_reg_2699));

assign add_ln137_fu_1993_p2 = (zext_ln137_fu_1989_p1 + output_ftmap);

assign add_ln140_4_fu_2178_p2 = ($signed(sext_ln133_reg_2705) + $signed(zext_ln140_6_fu_2174_p1));

assign add_ln140_fu_2042_p2 = ($signed(sext_ln133_reg_2705) + $signed(zext_ln140_5_fu_2038_p1));

assign add_ln28_fu_1651_p2 = (h_fu_278 + 8'd15);

assign add_ln32_fu_2272_p2 = (out_reg_719 + 7'd8);

assign add_ln56_60_fu_1293_p2 = ($signed(or_ln91_fu_1269_p2) + $signed(sext_ln87_reg_2417));

assign add_ln56_fu_998_p2 = ($signed(trunc_ln91_fu_975_p1) + $signed(sext_ln87_reg_2417));

assign add_ln70_fu_2240_p2 = (o_2_reg_800 + 4'd1);

assign add_ln71_fu_2339_p2 = (h_2_reg_811 + 5'd2);

assign add_ln75_1_fu_2318_p2 = ($signed(sext_ln70_reg_2784) + $signed(zext_ln75_5_fu_2314_p1));

assign add_ln75_fu_2288_p2 = ($signed(sext_ln70_reg_2784) + $signed(zext_ln75_4_fu_2284_p1));

assign add_ln87_fu_1584_p2 = ($signed(bh_reg_617) + $signed(64'd2));

assign add_ln91_2_fu_979_p2 = ($signed(bh_reg_617) + $signed(sext_ln91_reg_2411));

assign add_ln91_3_fu_1274_p2 = ($signed(bh_1_fu_1252_p2) + $signed(sext_ln91_reg_2411));

assign add_ln91_fu_957_p2 = ($signed(zext_ln130_fu_953_p1) + $signed(9'd508));

assign add_ln97_1_fu_1462_p2 = (p_1_reg_674 + 3'd1);

assign add_ln97_2_fu_1179_p2 = (trunc_ln97_fu_1110_p1 + 2'd1);

assign add_ln97_3_fu_1512_p2 = (trunc_ln97_1_fu_1448_p1 + 2'd1);

assign add_ln97_4_fu_1130_p2 = (phi_mul_reg_640 + 6'd11);

assign add_ln97_5_fu_1468_p2 = (phi_mul3079_reg_685 + 6'd11);

assign add_ln97_fu_1124_p2 = (p_reg_629 + 3'd1);

assign add_ln99_2_fu_1354_p2 = ($signed(sext_ln99_8_fu_1350_p1) + $signed(input_ftmap));

assign add_ln99_fu_1059_p2 = ($signed(sext_ln99_5_fu_1055_p1) + $signed(input_ftmap));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state103 = ap_CS_fsm[32'd102];

assign ap_CS_fsm_state104 = ap_CS_fsm[32'd103];

assign ap_CS_fsm_state105 = ap_CS_fsm[32'd104];

assign ap_CS_fsm_state106 = ap_CS_fsm[32'd105];

assign ap_CS_fsm_state108 = ap_CS_fsm[32'd107];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state86 = ap_CS_fsm[32'd85];

assign ap_CS_fsm_state87 = ap_CS_fsm[32'd86];

assign ap_CS_fsm_state88 = ap_CS_fsm[32'd87];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state95 = ap_CS_fsm[32'd94];

assign ap_CS_fsm_state96 = ap_CS_fsm[32'd95];

assign ap_CS_fsm_state97 = ap_CS_fsm[32'd96];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_NS_fsm_state107 = ap_NS_fsm[32'd106];

always @ (*) begin
    ap_block_state106_on_subcall_done = ((icmp_ln71_reg_2795 == 1'd1) & (grp_conv1_Pipeline_BW_fu_897_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state74 = ((exitcond101715_reg_2655 == 1'd0) & (m_axi_weights_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state95 = ((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state95_ignore_call0 = ((icmp_ln134_reg_2719 == 1'd1) & (m_axi_bundle_2_BVALID == 1'b0));
end

assign bh_1_fu_1252_p2 = (bh_reg_617 | 64'd1);

assign empty_406_fu_1246_p2 = (loop_index_i_0_reg_651 + 8'd1);

assign empty_408_fu_1424_p1 = phi_urem_reg_662[1:0];

assign empty_409_fu_1434_p2 = ((next_urem_fu_1428_p2 < 8'd3) ? 1'b1 : 1'b0);

assign empty_410_fu_1714_p0 = empty_410_fu_1714_p00;

assign empty_410_fu_1714_p00 = add_ln114_fu_1681_p2;

assign empty_410_fu_1714_p1 = 14'd162;

assign empty_411_fu_1724_p2 = (p_cast46_fu_1720_p1 + conv1_weights);

assign empty_412_fu_1733_p2 = (zext_ln114_2_reg_2580 + k_cast_fu_1729_p1);

assign empty_413_fu_1750_p2 = (p_shl_fu_1742_p3 + p_cast3221_fu_1738_p1);

assign empty_414_fu_1786_p2 = (p_cast52_fu_1782_p1 + empty_411_reg_2586);

assign empty_416_fu_1815_p2 = (empty_413_reg_2592 + loop_index_0_i_cast3222_fu_1811_p1);

assign empty_417_fu_1832_p2 = (loop_index_0_i_reg_754 + 4'd1);

assign empty_418_fu_1838_p2 = (k_reg_742 | 4'd1);

assign empty_419_fu_1848_p2 = (zext_ln114_2_reg_2580 + p_cast3223_fu_1844_p1);

assign empty_420_fu_1865_p2 = (p_shl3_fu_1857_p3 + p_cast3224_fu_1853_p1);

assign empty_421_fu_1880_p2 = (tmp1_cast_fu_1876_p1 + empty_411_reg_2586);

assign empty_423_fu_1915_p2 = (empty_420_reg_2630 + loop_index_1_i_cast3225_fu_1911_p1);

assign empty_424_fu_1926_p2 = (loop_index_1_i_reg_765 + 4'd1);

assign empty_425_fu_1959_p2 = (zext_ln133_fu_1955_p1 + trunc_ln129_reg_2562);

assign empty_426_fu_1972_p2 = (p_cast50_fu_1964_p1 + conv1_biases);

assign empty_432_fu_1578_p2 = (loop_index_i_1_reg_696 + 8'd1);

assign empty_433_fu_1603_p2 = (trunc_ln87_1_reg_2481 + tmp_170_cast_fu_1599_p1);

assign empty_434_fu_1615_p1 = phi_urem3081_reg_707[1:0];

assign empty_435_fu_1625_p2 = ((next_urem3082_fu_1619_p2 < 8'd3) ? 1'b1 : 1'b0);

assign exitcond1010_011_fu_1240_p2 = ((loop_index_i_0_reg_651 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond1010_113_fu_1572_p2 = ((loop_index_i_1_reg_696 == 8'd255) ? 1'b1 : 1'b0);

assign exitcond101614_fu_1826_p2 = ((loop_index_0_i_reg_754 == 4'd9) ? 1'b1 : 1'b0);

assign exitcond101715_fu_1920_p2 = ((loop_index_1_i_reg_765 == 4'd9) ? 1'b1 : 1'b0);

assign grp_conv1_Pipeline_3_fu_856_ap_start = grp_conv1_Pipeline_3_fu_856_ap_start_reg;

assign grp_conv1_Pipeline_5_fu_883_ap_start = grp_conv1_Pipeline_5_fu_883_ap_start_reg;

assign grp_conv1_Pipeline_BW8_fu_908_ap_start = grp_conv1_Pipeline_BW8_fu_908_ap_start_reg;

assign grp_conv1_Pipeline_BW_fu_897_ap_start = grp_conv1_Pipeline_BW_fu_897_ap_start_reg;

assign grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start = grp_conv1_Pipeline_OUT_ROW_COL_fu_823_ap_start_reg;

assign grp_conv1_Pipeline_RELU7_fu_870_ap_start = grp_conv1_Pipeline_RELU7_fu_870_ap_start_reg;

assign grp_conv1_Pipeline_RELU_fu_843_ap_start = grp_conv1_Pipeline_RELU_fu_843_ap_start_reg;

assign grp_fu_2345_p0 = grp_fu_2345_p00;

assign grp_fu_2345_p00 = loop_index_i_0_reg_651;

assign grp_fu_2345_p1 = 9'd4;

assign grp_fu_2345_p2 = 19'd683;

assign grp_fu_2354_p1 = 11'd88;

assign grp_fu_2354_p2 = grp_fu_2354_p20;

assign grp_fu_2354_p20 = tmp_393_fu_1405_p4;

assign grp_fu_2362_p0 = grp_fu_2362_p00;

assign grp_fu_2362_p00 = loop_index_i_1_reg_696;

assign grp_fu_2362_p1 = 9'd4;

assign grp_fu_2362_p2 = 19'd683;

assign grp_fu_919_p1 = 64'd88;

assign hclamp_1_fu_1312_p3 = ((or_ln55_1_fu_1306_p2[0:0] == 1'b1) ? select_ln55_3_fu_1298_p3 : add_ln56_60_fu_1293_p2);

assign hclamp_fu_1017_p3 = ((or_ln55_fu_1011_p2[0:0] == 1'b1) ? select_ln55_fu_1003_p3 : add_ln56_fu_998_p2);

assign icmp_ln114_fu_1669_p2 = ((bout_reg_731 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln116_1_fu_1885_p2 = ((empty_418_fu_1838_p2 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_1756_p2 = ((k_reg_742 < 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln133_fu_1943_p2 = ((bout_1_reg_776 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln134_1_fu_2183_p2 = ((or_ln137_fu_2120_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_2032_p2 = ((bh_2_reg_788 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln28_fu_947_p2 = ((h_fu_278 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_1287_p2 = (($signed(add_ln91_3_fu_1274_p2) > $signed(64'd254)) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_992_p2 = (($signed(add_ln91_2_fu_979_p2) > $signed(64'd254)) ? 1'b1 : 1'b0);

assign icmp_ln70_fu_2234_p2 = ((o_2_reg_800 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln71_1_fu_2333_p2 = ((or_ln71_fu_2308_p2 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln71_fu_2278_p2 = ((h_2_reg_811 < 5'd15) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1263_p2 = ((bh_1_fu_1252_p2 == 64'd23) ? 1'b1 : 1'b0);

assign icmp_ln97_1_fu_1456_p2 = ((p_1_reg_674 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln97_2_fu_1173_p2 = ((p_reg_629 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln97_3_fu_1506_p2 = ((p_1_reg_674 < 3'd3) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_1118_p2 = ((p_reg_629 == 3'd4) ? 1'b1 : 1'b0);

assign idx_urem3083_fu_1631_p3 = ((empty_435_fu_1625_p2[0:0] == 1'b1) ? next_urem3082_fu_1619_p2 : 8'd0);

assign idx_urem_fu_1440_p3 = ((empty_409_fu_1434_p2[0:0] == 1'b1) ? next_urem_fu_1428_p2 : 8'd0);

assign k_cast_fu_1729_p1 = k_reg_742;

assign loop_index_0_i_cast3222_fu_1811_p1 = loop_index_0_i_reg_754;

assign loop_index_1_i_cast3225_fu_1911_p1 = loop_index_1_i_reg_765;

assign lshr_ln_fu_1690_p4 = {{bout_reg_731[2:1]}};

assign m_axi_biases_ARADDR = biases_addr_reg_2693;

assign m_axi_biases_ARBURST = 2'd0;

assign m_axi_biases_ARCACHE = 4'd0;

assign m_axi_biases_ARID = 1'd0;

assign m_axi_biases_ARLEN = 32'd1;

assign m_axi_biases_ARLOCK = 2'd0;

assign m_axi_biases_ARPROT = 3'd0;

assign m_axi_biases_ARQOS = 4'd0;

assign m_axi_biases_ARREGION = 4'd0;

assign m_axi_biases_ARSIZE = 3'd0;

assign m_axi_biases_ARUSER = 1'd0;

assign m_axi_biases_AWADDR = 64'd0;

assign m_axi_biases_AWBURST = 2'd0;

assign m_axi_biases_AWCACHE = 4'd0;

assign m_axi_biases_AWID = 1'd0;

assign m_axi_biases_AWLEN = 32'd0;

assign m_axi_biases_AWLOCK = 2'd0;

assign m_axi_biases_AWPROT = 3'd0;

assign m_axi_biases_AWQOS = 4'd0;

assign m_axi_biases_AWREGION = 4'd0;

assign m_axi_biases_AWSIZE = 3'd0;

assign m_axi_biases_AWUSER = 1'd0;

assign m_axi_biases_AWVALID = 1'b0;

assign m_axi_biases_BREADY = 1'b0;

assign m_axi_biases_WDATA = 8'd0;

assign m_axi_biases_WID = 1'd0;

assign m_axi_biases_WLAST = 1'b0;

assign m_axi_biases_WSTRB = 1'd0;

assign m_axi_biases_WUSER = 1'd0;

assign m_axi_biases_WVALID = 1'b0;

assign m_axi_bundle_1_ARBURST = 2'd0;

assign m_axi_bundle_1_ARCACHE = 4'd0;

assign m_axi_bundle_1_ARID = 1'd0;

assign m_axi_bundle_1_ARLOCK = 2'd0;

assign m_axi_bundle_1_ARPROT = 3'd0;

assign m_axi_bundle_1_ARQOS = 4'd0;

assign m_axi_bundle_1_ARREGION = 4'd0;

assign m_axi_bundle_1_ARSIZE = 3'd0;

assign m_axi_bundle_1_ARUSER = 1'd0;

assign m_axi_bundle_1_AWADDR = 64'd0;

assign m_axi_bundle_1_AWBURST = 2'd0;

assign m_axi_bundle_1_AWCACHE = 4'd0;

assign m_axi_bundle_1_AWID = 1'd0;

assign m_axi_bundle_1_AWLEN = 32'd0;

assign m_axi_bundle_1_AWLOCK = 2'd0;

assign m_axi_bundle_1_AWPROT = 3'd0;

assign m_axi_bundle_1_AWQOS = 4'd0;

assign m_axi_bundle_1_AWREGION = 4'd0;

assign m_axi_bundle_1_AWSIZE = 3'd0;

assign m_axi_bundle_1_AWUSER = 1'd0;

assign m_axi_bundle_1_AWVALID = 1'b0;

assign m_axi_bundle_1_BREADY = 1'b0;

assign m_axi_bundle_1_WDATA = 16'd0;

assign m_axi_bundle_1_WID = 1'd0;

assign m_axi_bundle_1_WLAST = 1'b0;

assign m_axi_bundle_1_WSTRB = 2'd0;

assign m_axi_bundle_1_WUSER = 1'd0;

assign m_axi_bundle_1_WVALID = 1'b0;

assign m_axi_bundle_2_ARADDR = 64'd0;

assign m_axi_bundle_2_ARBURST = 2'd0;

assign m_axi_bundle_2_ARCACHE = 4'd0;

assign m_axi_bundle_2_ARID = 1'd0;

assign m_axi_bundle_2_ARLEN = 32'd0;

assign m_axi_bundle_2_ARLOCK = 2'd0;

assign m_axi_bundle_2_ARPROT = 3'd0;

assign m_axi_bundle_2_ARQOS = 4'd0;

assign m_axi_bundle_2_ARREGION = 4'd0;

assign m_axi_bundle_2_ARSIZE = 3'd0;

assign m_axi_bundle_2_ARUSER = 1'd0;

assign m_axi_bundle_2_ARVALID = 1'b0;

assign m_axi_bundle_2_RREADY = 1'b0;

assign m_axi_weights_ARBURST = 2'd0;

assign m_axi_weights_ARCACHE = 4'd0;

assign m_axi_weights_ARID = 1'd0;

assign m_axi_weights_ARLEN = 32'd9;

assign m_axi_weights_ARLOCK = 2'd0;

assign m_axi_weights_ARPROT = 3'd0;

assign m_axi_weights_ARQOS = 4'd0;

assign m_axi_weights_ARREGION = 4'd0;

assign m_axi_weights_ARSIZE = 3'd0;

assign m_axi_weights_ARUSER = 1'd0;

assign m_axi_weights_AWADDR = 64'd0;

assign m_axi_weights_AWBURST = 2'd0;

assign m_axi_weights_AWCACHE = 4'd0;

assign m_axi_weights_AWID = 1'd0;

assign m_axi_weights_AWLEN = 32'd0;

assign m_axi_weights_AWLOCK = 2'd0;

assign m_axi_weights_AWPROT = 3'd0;

assign m_axi_weights_AWQOS = 4'd0;

assign m_axi_weights_AWREGION = 4'd0;

assign m_axi_weights_AWSIZE = 3'd0;

assign m_axi_weights_AWUSER = 1'd0;

assign m_axi_weights_AWVALID = 1'b0;

assign m_axi_weights_BREADY = 1'b0;

assign m_axi_weights_WDATA = 16'd0;

assign m_axi_weights_WID = 1'd0;

assign m_axi_weights_WLAST = 1'b0;

assign m_axi_weights_WSTRB = 2'd0;

assign m_axi_weights_WUSER = 1'd0;

assign m_axi_weights_WVALID = 1'b0;

assign mul_ln100_1_fu_1536_p0 = mul_ln100_1_fu_1536_p00;

assign mul_ln100_1_fu_1536_p00 = add_ln100_3_fu_1526_p2;

assign mul_ln100_1_fu_1536_p1 = 19'd683;

assign mul_ln100_fu_1203_p0 = mul_ln100_fu_1203_p00;

assign mul_ln100_fu_1203_p00 = add_ln100_1_fu_1193_p2;

assign mul_ln100_fu_1203_p1 = 19'd683;

assign mul_ln134_1_fu_2202_p1 = 14'd85;

assign mul_ln134_fu_2051_p1 = 14'd85;

assign mul_ln137_fu_1983_p0 = mul_ln137_fu_1983_p00;

assign mul_ln137_fu_1983_p00 = empty_425_fu_1959_p2;

assign mul_ln137_fu_1983_p1 = 23'd130050;

assign mul_ln71_1_fu_2327_p1 = 14'd85;

assign mul_ln71_fu_2297_p1 = 14'd85;

assign next_urem3082_fu_1619_p2 = (phi_urem3081_reg_707 + 8'd1);

assign next_urem_fu_1428_p2 = (phi_urem_reg_662 + 8'd1);

assign or_ln137_fu_2120_p2 = (trunc_ln134_fu_2058_p1 | 4'd1);

assign or_ln55_1_fu_1306_p2 = (tmp_394_fu_1279_p3 | icmp_ln56_1_fu_1287_p2);

assign or_ln55_fu_1011_p2 = (tmp_fu_984_p3 | icmp_ln56_fu_992_p2);

assign or_ln71_fu_2308_p2 = (trunc_ln71_fu_2304_p1 | 4'd1);

assign or_ln91_fu_1269_p2 = (trunc_ln91_reg_2428 | 32'd1);

assign p_cast3221_fu_1738_p1 = empty_412_fu_1733_p2;

assign p_cast3223_fu_1844_p1 = empty_418_fu_1838_p2;

assign p_cast3224_fu_1853_p1 = empty_419_fu_1848_p2;

assign p_cast3228_fu_1418_p0 = grp_fu_2354_p3;

assign p_cast3228_fu_1418_p1 = $unsigned(p_cast3228_fu_1418_p0);

assign p_cast3232_fu_1608_p1 = empty_433_fu_1603_p2;

assign p_cast3234_fu_1820_p1 = empty_416_fu_1815_p2;

assign p_cast3241_fu_1932_p1 = empty_423_reg_2650;

assign p_cast46_fu_1720_p1 = empty_410_fu_1714_p2;

assign p_cast50_fu_1964_p1 = empty_425_fu_1959_p2;

assign p_cast52_fu_1782_p1 = tmp_158_fu_1772_p4;

assign p_shl3_fu_1857_p3 = {{empty_419_fu_1848_p2}, {3'd0}};

assign p_shl_fu_1742_p3 = {{empty_412_fu_1733_p2}, {3'd0}};

assign select_ln55_3_fu_1298_p3 = ((tmp_394_fu_1279_p3[0:0] == 1'b1) ? 32'd0 : 32'd254);

assign select_ln55_fu_1003_p3 = ((tmp_fu_984_p3[0:0] == 1'b1) ? 32'd0 : 32'd254);

assign select_ln97_1_fu_1518_p3 = ((icmp_ln97_3_fu_1506_p2[0:0] == 1'b1) ? trunc_ln97_1_fu_1448_p1 : add_ln97_3_fu_1512_p2);

assign select_ln97_fu_1185_p3 = ((icmp_ln97_2_fu_1173_p2[0:0] == 1'b1) ? trunc_ln97_fu_1110_p1 : add_ln97_2_fu_1179_p2);

assign sext_ln100_1_fu_1395_p1 = $signed(trunc_ln100_1_fu_1385_p4);

assign sext_ln100_fu_1100_p1 = $signed(trunc_ln2_fu_1090_p4);

assign sext_ln120_2_fu_1901_p1 = $signed(trunc_ln120_2_fu_1891_p4);

assign sext_ln120_fu_1801_p1 = $signed(trunc_ln3_fu_1791_p4);

assign sext_ln133_fu_2020_p1 = $signed(sub_ln140_fu_2014_p2);

assign sext_ln137_1_fu_2165_p1 = $signed(sub_ln137_1_fu_2159_p2);

assign sext_ln137_fu_2101_p1 = $signed(sub_ln137_fu_2095_p2);

assign sext_ln149_2_fu_2224_p1 = $signed(trunc_ln149_2_reg_2760);

assign sext_ln149_fu_2189_p1 = $signed(trunc_ln4_reg_2729);

assign sext_ln70_fu_2268_p1 = $signed(sub_ln75_fu_2262_p2);

assign sext_ln87_fu_967_p1 = add_ln91_fu_957_p2;

assign sext_ln91_fu_963_p1 = add_ln91_fu_957_p2;

assign sext_ln99_2_fu_1369_p1 = $signed(trunc_ln99_1_fu_1359_p4);

assign sext_ln99_3_fu_1033_p1 = $signed(shl_ln_fu_1025_p3);

assign sext_ln99_4_fu_1045_p1 = $signed(shl_ln99_2_fu_1037_p3);

assign sext_ln99_5_fu_1055_p1 = $signed(sub_ln99_fu_1049_p2);

assign sext_ln99_6_fu_1328_p1 = $signed(shl_ln99_3_fu_1320_p3);

assign sext_ln99_7_fu_1340_p1 = $signed(shl_ln99_4_fu_1332_p3);

assign sext_ln99_8_fu_1350_p1 = $signed(sub_ln99_1_fu_1344_p2);

assign sext_ln99_fu_1074_p1 = $signed(trunc_ln_fu_1064_p4);

assign shl_ln137_1_fu_2083_p3 = {{add_ln137_1_fu_2066_p2}, {1'd0}};

assign shl_ln137_2_fu_2135_p3 = {{add_ln137_3_fu_2130_p2}, {9'd0}};

assign shl_ln137_3_fu_2147_p3 = {{add_ln137_3_fu_2130_p2}, {1'd0}};

assign shl_ln6_fu_2024_p3 = {{m_axi_biases_RDATA}, {6'd0}};

assign shl_ln7_fu_2071_p3 = {{add_ln137_1_fu_2066_p2}, {9'd0}};

assign shl_ln99_2_fu_1037_p3 = {{hclamp_fu_1017_p3}, {1'd0}};

assign shl_ln99_3_fu_1320_p3 = {{hclamp_1_fu_1312_p3}, {9'd0}};

assign shl_ln99_4_fu_1332_p3 = {{hclamp_1_fu_1312_p3}, {1'd0}};

assign shl_ln_fu_1025_p3 = {{hclamp_fu_1017_p3}, {9'd0}};

assign sub_ln137_1_fu_2159_p2 = (zext_ln137_4_fu_2143_p1 - zext_ln137_5_fu_2155_p1);

assign sub_ln137_fu_2095_p2 = (zext_ln137_1_fu_2079_p1 - zext_ln137_2_fu_2091_p1);

assign sub_ln140_fu_2014_p2 = (zext_ln140_4_fu_2010_p1 - zext_ln140_fu_1998_p1);

assign sub_ln75_fu_2262_p2 = (zext_ln75_3_fu_2258_p1 - zext_ln75_fu_2246_p1);

assign sub_ln99_1_fu_1344_p2 = ($signed(sext_ln99_6_fu_1328_p1) - $signed(sext_ln99_7_fu_1340_p1));

assign sub_ln99_fu_1049_p2 = ($signed(sext_ln99_3_fu_1033_p1) - $signed(sext_ln99_4_fu_1045_p1));

assign tmp1_cast_fu_1876_p1 = tmp1_fu_1871_p2;

assign tmp1_fu_1871_p2 = (tmp_158_reg_2601 + 8'd18);

assign tmp_157_fu_1762_p4 = {{k_reg_742[3:1]}};

assign tmp_158_fu_1772_p4 = {{{tmp_157_fu_1762_p4}, {k_reg_742}}, {1'd0}};

assign tmp_159_fu_1158_p3 = {{tmp_391_fu_1148_p4}, {tmp_390_fu_1136_p3}};

assign tmp_165_fu_1491_p3 = {{tmp_397_fu_1482_p4}, {tmp_396_fu_1474_p3}};

assign tmp_170_cast_fu_1599_p1 = tmp_400_fu_1590_p4;

assign tmp_390_fu_1136_p3 = phi_mul_reg_640[32'd5];

assign tmp_391_fu_1148_p4 = {{grp_fu_919_p2[10:1]}};

assign tmp_392_fu_1209_p4 = {{mul_ln100_fu_1203_p2[18:11]}};

assign tmp_393_fu_1405_p1 = grp_fu_2345_p3;

assign tmp_393_fu_1405_p4 = {{tmp_393_fu_1405_p1[18:11]}};

assign tmp_394_fu_1279_p3 = add_ln91_3_fu_1274_p2[32'd63];

assign tmp_395_fu_1639_p3 = out_reg_719[32'd6];

assign tmp_396_fu_1474_p3 = phi_mul3079_reg_685[32'd5];

assign tmp_397_fu_1482_p4 = {{mul_ln99_1_reg_2476[10:1]}};

assign tmp_398_fu_1542_p4 = {{mul_ln100_1_fu_1536_p2[18:11]}};

assign tmp_399_fu_1700_p4 = {{{lshr_ln_fu_1690_p4}, {1'd0}}, {lshr_ln_fu_1690_p4}};

assign tmp_400_fu_1590_p1 = grp_fu_2362_p3;

assign tmp_400_fu_1590_p4 = {{tmp_400_fu_1590_p1[18:11]}};

assign tmp_401_fu_2250_p3 = {{o_2_reg_800}, {4'd0}};

assign tmp_fu_984_p3 = add_ln91_2_fu_979_p2[32'd63];

assign tmp_s_fu_2002_p3 = {{bout_1_reg_776}, {4'd0}};

assign trunc_ln100_1_fu_1385_p4 = {{add_ln100_2_fu_1379_p2[63:1]}};

assign trunc_ln114_fu_1661_p1 = bout_reg_731[0:0];

assign trunc_ln120_2_fu_1891_p4 = {{empty_421_fu_1880_p2[63:1]}};

assign trunc_ln129_fu_1647_p1 = out_reg_719[5:0];

assign trunc_ln134_fu_2058_p1 = bh_2_reg_788[3:0];

assign trunc_ln2_fu_1090_p4 = {{add_ln100_fu_1084_p2[63:1]}};

assign trunc_ln3_fu_1791_p4 = {{empty_414_fu_1786_p2[63:1]}};

assign trunc_ln71_fu_2304_p1 = h_2_reg_811[3:0];

assign trunc_ln87_1_fu_1259_p1 = grp_fu_919_p2[10:0];

assign trunc_ln87_fu_971_p1 = bh_reg_617[10:0];

assign trunc_ln91_fu_975_p1 = bh_reg_617[31:0];

assign trunc_ln97_1_fu_1448_p1 = p_1_reg_674[1:0];

assign trunc_ln97_fu_1110_p1 = p_reg_629[1:0];

assign trunc_ln99_1_fu_1359_p4 = {{add_ln99_2_fu_1354_p2[63:1]}};

assign trunc_ln99_fu_1144_p1 = grp_fu_919_p2[10:0];

assign trunc_ln_fu_1064_p4 = {{add_ln99_fu_1059_p2[63:1]}};

assign zext_ln100_1_fu_1219_p1 = tmp_392_fu_1209_p4;

assign zext_ln100_2_fu_1229_p1 = add_ln100_4_fu_1223_p2;

assign zext_ln100_4_fu_1552_p1 = tmp_398_fu_1542_p4;

assign zext_ln100_5_fu_1561_p1 = add_ln100_5_fu_1556_p2;

assign zext_ln114_2_fu_1710_p1 = tmp_399_fu_1700_p4;

assign zext_ln114_fu_1665_p1 = bout_reg_731;

assign zext_ln130_fu_953_p1 = h_fu_278;

assign zext_ln133_fu_1955_p1 = bout_1_reg_776;

assign zext_ln134_fu_2062_p1 = bh_2_reg_788;

assign zext_ln137_1_fu_2079_p1 = shl_ln7_fu_2071_p3;

assign zext_ln137_2_fu_2091_p1 = shl_ln137_1_fu_2083_p3;

assign zext_ln137_3_fu_2126_p1 = or_ln137_fu_2120_p2;

assign zext_ln137_4_fu_2143_p1 = shl_ln137_2_fu_2135_p3;

assign zext_ln137_5_fu_2155_p1 = shl_ln137_3_fu_2147_p3;

assign zext_ln137_fu_1989_p1 = mul_ln137_fu_1983_p2;

assign zext_ln140_4_fu_2010_p1 = tmp_s_fu_2002_p3;

assign zext_ln140_5_fu_2038_p1 = bh_2_reg_788;

assign zext_ln140_6_fu_2174_p1 = or_ln137_fu_2120_p2;

assign zext_ln140_fu_1998_p1 = bout_1_reg_776;

assign zext_ln75_3_fu_2258_p1 = tmp_401_fu_2250_p3;

assign zext_ln75_4_fu_2284_p1 = h_2_reg_811;

assign zext_ln75_5_fu_2314_p1 = or_ln71_fu_2308_p2;

assign zext_ln75_fu_2246_p1 = o_2_reg_800;

assign zext_ln97_1_fu_1452_p1 = p_1_reg_674;

assign zext_ln97_fu_1114_p1 = p_reg_629;

assign zext_ln99_8_fu_1499_p1 = tmp_165_fu_1491_p3;

assign zext_ln99_fu_1166_p1 = tmp_159_fu_1158_p3;

always @ (posedge ap_clk) begin
    zext_ln130_reg_2405[8] <= 1'b0;
    zext_ln114_2_reg_2580[2] <= 1'b0;
    zext_ln114_2_reg_2580[5] <= 1'b0;
    tmp_158_reg_2601[0] <= 1'b0;
    shl_ln6_reg_2711[5:0] <= 6'b000000;
end

endmodule //srcnn_conv1
