

================================================================
== Vivado HLS Report for 'shuffle_96_r'
================================================================
* Date:           Tue Dec 11 23:30:59 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        accelerator_hls
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  8065|  8065|  8065|  8065|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  8064|  8064|        42|          -|          -|   192|    no    |
        | + Loop 1.1      |    40|    40|        10|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1  |     8|     8|         2|          -|          -|     4|    no    |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     215|    105|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     60|
|Register         |        -|      -|      83|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     298|    165|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |co_13_fu_108_p2      |     +    |      0|  29|  13|           1|           8|
    |h_13_fu_154_p2       |     +    |      0|  14|   9|           3|           1|
    |tmp_142_fu_168_p2    |     +    |      0|  35|  15|          10|          10|
    |tmp_143_fu_181_p2    |     +    |      0|  38|  16|          11|          11|
    |tmp_144_fu_214_p2    |     +    |      0|  41|  17|          12|          12|
    |tmp_145_fu_224_p2    |     +    |      0|  44|  18|          13|          13|
    |w_13_fu_200_p2       |     +    |      0|  14|   9|           3|           1|
    |exitcond1_fu_148_p2  |   icmp   |      0|   0|   2|           3|           4|
    |exitcond2_fu_102_p2  |   icmp   |      0|   0|   4|           8|           8|
    |exitcond_fu_194_p2   |   icmp   |      0|   0|   2|           3|           4|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0| 215| 105|          67|          72|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  33|          6|    1|          6|
    |co_reg_65  |   9|          2|    8|         16|
    |h_reg_76   |   9|          2|    3|          6|
    |w_reg_87   |   9|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  60|         12|   15|         34|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   5|   0|    5|          0|
    |co_13_reg_240         |   8|   0|    8|          0|
    |co_reg_65             |   8|   0|    8|          0|
    |h_13_reg_258          |   3|   0|    3|          0|
    |h_reg_76              |   3|   0|    3|          0|
    |tmp_145_reg_286       |  13|   0|   13|          0|
    |tmp_219_cast_reg_245  |   7|   0|   10|          3|
    |tmp_221_cast_reg_250  |   8|   0|   11|          3|
    |tmp_224_cast_reg_263  |  10|   0|   12|          2|
    |tmp_227_cast_reg_268  |  11|   0|   13|          2|
    |tmp_94_reg_233        |   1|   0|    1|          0|
    |w_13_reg_276          |   3|   0|    3|          0|
    |w_reg_87              |   3|   0|    3|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  83|   0|   93|         10|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | shuffle_96_r | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | shuffle_96_r | return value |
|ap_start           |  in |    1| ap_ctrl_hs | shuffle_96_r | return value |
|ap_done            | out |    1| ap_ctrl_hs | shuffle_96_r | return value |
|ap_idle            | out |    1| ap_ctrl_hs | shuffle_96_r | return value |
|ap_ready           | out |    1| ap_ctrl_hs | shuffle_96_r | return value |
|right_r_address0   | out |   11|  ap_memory |    right_r   |     array    |
|right_r_ce0        | out |    1|  ap_memory |    right_r   |     array    |
|right_r_q0         |  in |   32|  ap_memory |    right_r   |     array    |
|output_r_address0  | out |   12|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

