###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           75   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1975   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           75   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        16394   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        83606   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2042   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            1   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            2   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            3   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          106   # Read request latency (cycles)
read_latency[60-79]            =          250   # Read request latency (cycles)
read_latency[80-99]            =          256   # Read request latency (cycles)
read_latency[100-119]          =          196   # Read request latency (cycles)
read_latency[120-139]          =          381   # Read request latency (cycles)
read_latency[140-159]          =          258   # Read request latency (cycles)
read_latency[160-179]          =          324   # Read request latency (cycles)
read_latency[180-199]          =          183   # Read request latency (cycles)
read_latency[200-]             =           94   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        63000   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.01309e+06   # Precharge standby energy rank.0
act_stb_energy.0               =    1.082e+06   # Active standby energy rank.0
average_read_latency           =      129.667   # Average read request latency (cycles)
average_power                  =      68.0468   # Average power (mW)
total_energy                   =  6.80468e+06   # Total energy (pJ)
average_interarrival           =      11.7427   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           64   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           64   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        12483   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        87517   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          412   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          152   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        53760   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.20082e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       823878   # Active standby energy rank.0
average_read_latency           =      124.889   # Average read request latency (cycles)
average_power                  =      67.2505   # Average power (mW)
total_energy                   =  6.72505e+06   # Total energy (pJ)
average_interarrival           =      12.2056   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 2
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           64   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           64   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =         8691   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        91309   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          412   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          152   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        53760   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.38283e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       573606   # Active standby energy rank.0
average_read_latency           =      124.889   # Average read request latency (cycles)
average_power                  =      66.5679   # Average power (mW)
total_energy                   =  6.65679e+06   # Total energy (pJ)
average_interarrival           =      12.6685   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 3
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           65   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1983   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           65   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =         8769   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        91231   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          410   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          154   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        54600   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.37909e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       578754   # Active standby energy rank.0
average_read_latency           =      124.951   # Average read request latency (cycles)
average_power                  =      66.5903   # Average power (mW)
total_energy                   =  6.65903e+06   # Total energy (pJ)
average_interarrival           =      13.1313   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 4
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           79   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1972   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           79   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        16639   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        83361   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2040   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            2   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            1   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            1   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          103   # Read request latency (cycles)
read_latency[60-79]            =          247   # Read request latency (cycles)
read_latency[80-99]            =          244   # Read request latency (cycles)
read_latency[100-119]          =          195   # Read request latency (cycles)
read_latency[120-139]          =          378   # Read request latency (cycles)
read_latency[140-159]          =          259   # Read request latency (cycles)
read_latency[160-179]          =          317   # Read request latency (cycles)
read_latency[180-199]          =          174   # Read request latency (cycles)
read_latency[200-]             =          131   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        66360   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.00133e+06   # Precharge standby energy rank.0
act_stb_energy.0               =  1.09817e+06   # Active standby energy rank.0
average_read_latency           =      131.934   # Average read request latency (cycles)
average_power                  =      68.1245   # Average power (mW)
total_energy                   =  6.81245e+06   # Total energy (pJ)
average_interarrival           =      13.6221   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 5
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           64   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           64   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =        12679   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        87321   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          412   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          152   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        53760   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.19141e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       836814   # Active standby energy rank.0
average_read_latency           =      124.889   # Average read request latency (cycles)
average_power                  =      67.2857   # Average power (mW)
total_energy                   =  6.72857e+06   # Total energy (pJ)
average_interarrival           =       14.085   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 6
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           64   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           64   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =         8887   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        91113   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          412   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          152   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        53760   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.37342e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       586542   # Active standby energy rank.0
average_read_latency           =      124.889   # Average read request latency (cycles)
average_power                  =      66.6032   # Average power (mW)
total_energy                   =  6.66032e+06   # Total energy (pJ)
average_interarrival           =      14.5479   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
###########################################
## Statistics of Channel 7
###########################################
hbm_dual_cmds                  =           56   # Number of cycles dual cmds issued
num_srefx_cmds                 =            0   # Number of SREFX commands
num_refb_cmds                  =            0   # Number of REFb commands
num_ref_cmds                   =           25   # Number of REF commands
num_ondemand_pres              =            0   # Number of ondemend PRE commands
num_pre_cmds                   =           64   # Number of PRE commands
num_cycles                     =       100000   # Number of DRAM cycles
num_write_buf_hits             =            0   # Number of write buffer hits
num_read_row_hits              =         1984   # Number of read row buffer hits
num_reads_done                 =         2048   # Number of read requests issued
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_read_cmds                  =         2048   # Number of READ/READP commands
epoch_num                      =            0   # Number of epochs
num_act_cmds                   =           64   # Number of ACT commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
rank_active_cycles.0           =         5095   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =        94905   # Cyles of all bank idle in rank rank.0
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =         2044   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =            0   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =            0   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =            0   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =            0   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            0   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            0   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            0   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            0   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            0   # Request interarrival latency (cycles)
interarrival_latency[100-]     =            4   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =          108   # Read request latency (cycles)
read_latency[60-79]            =          256   # Read request latency (cycles)
read_latency[80-99]            =          268   # Read request latency (cycles)
read_latency[100-119]          =          208   # Read request latency (cycles)
read_latency[120-139]          =          412   # Read request latency (cycles)
read_latency[140-159]          =          276   # Read request latency (cycles)
read_latency[160-179]          =          368   # Read request latency (cycles)
read_latency[180-199]          =          152   # Read request latency (cycles)
read_latency[200-]             =            0   # Read request latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
ref_energy                     =            0   # Refresh energy
read_energy                    =  1.64659e+06   # Read energy
act_energy                     =        53760   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  4.55544e+06   # Precharge standby energy rank.0
act_stb_energy.0               =       336270   # Active standby energy rank.0
average_read_latency           =      124.889   # Average read request latency (cycles)
average_power                  =      65.9206   # Average power (mW)
total_energy                   =  6.59206e+06   # Total energy (pJ)
average_interarrival           =      15.0107   # Average request interarrival latency (cycles)
average_bandwidth              =      1.31072   # Average bandwidth
