// Seed: 45334378
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_15;
  uwire id_16 = 1;
  wire  id_17;
  assign id_8 = 1;
  wire id_18;
  assign id_11 = id_2;
  always force id_2 = ~id_12;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    output wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  wire id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
endmodule
