{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601594603318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601594603320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct  1 20:23:23 2020 " "Processing started: Thu Oct  1 20:23:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601594603320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601594603320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_200917 -c projeto_200917 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_200917 -c projeto_200917" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601594603321 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1601594603659 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "projeto_200917_qsys.qsys " "Elaborating Qsys system entity \"projeto_200917_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594603775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:25 Progress: Loading DispReprog_200917/projeto_200917_qsys.qsys " "2020.10.01.20:23:25 Progress: Loading DispReprog_200917/projeto_200917_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594605483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:25 Progress: Reading input file " "2020.10.01.20:23:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594605786 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:25 Progress: Adding clk_0 \[clock_source 13.0\] " "2020.10.01.20:23:25 Progress: Adding clk_0 \[clock_source 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594605873 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:26 Progress: Parameterizing module clk_0 " "2020.10.01.20:23:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594606562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:26 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\] " "2020.10.01.20:23:26 Progress: Adding nios2_qsys_0 \[altera_nios2_qsys 13.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594606570 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module nios2_qsys_0 " "2020.10.01.20:23:27 Progress: Parameterizing module nios2_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module onchip_memory2_0 " "2020.10.01.20:23:27 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module jtag_uart_0 " "2020.10.01.20:23:27 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607820 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding sw \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607822 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module sw " "2020.10.01.20:23:27 Progress: Parameterizing module sw" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607895 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding ledg \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module ledg " "2020.10.01.20:23:27 Progress: Parameterizing module ledg" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding grava \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding grava \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module grava " "2020.10.01.20:23:27 Progress: Parameterizing module grava" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding dado \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607902 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module dado " "2020.10.01.20:23:27 Progress: Parameterizing module dado" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607904 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding tipo \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding tipo \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module tipo " "2020.10.01.20:23:27 Progress: Parameterizing module tipo" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\] " "2020.10.01.20:23:27 Progress: Adding local \[altera_avalon_pio 13.0.1.99.2\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607910 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Parameterizing module local " "2020.10.01.20:23:27 Progress: Parameterizing module local" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:27 Progress: Building connections " "2020.10.01.20:23:27 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594607912 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:28 Progress: Parameterizing connections " "2020.10.01.20:23:28 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594608341 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:28 Progress: Validating " "2020.10.01.20:23:28 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594608346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.10.01.20:23:29 Progress: Done reading input file " "2020.10.01.20:23:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594609408 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Projeto_200917_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Projeto_200917_qsys.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594609937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Projeto_200917_qsys: Generating projeto_200917_qsys \"projeto_200917_qsys\" for QUARTUS_SYNTH " "Projeto_200917_qsys: Generating projeto_200917_qsys \"projeto_200917_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594611048 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections " "Pipeline_bridge_swap_transform: After transform: 10 modules, 37 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594611369 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "No custom instruction connections, skipping transform  " "No custom instruction connections, skipping transform " {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594611378 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_translator_transform: After transform: 21 modules, 70 connections " "Merlin_translator_transform: After transform: 21 modules, 70 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594612090 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_domain_transform: After transform: 42 modules, 174 connections " "Merlin_domain_transform: After transform: 42 modules, 174 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594613146 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_router_transform: After transform: 53 modules, 207 connections " "Merlin_router_transform: After transform: 53 modules, 207 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594613490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_adaptation_transform: After transform: 54 modules, 209 connections " "Reset_adaptation_transform: After transform: 54 modules, 209 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594613606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections " "Merlin_network_to_switch_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594613899 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_mm_transform: After transform: 75 modules, 267 connections " "Merlin_mm_transform: After transform: 75 modules, 267 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594614024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections " "Merlin_interrupt_mapper_transform: After transform: 76 modules, 270 connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594614070 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615135 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615135 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615136 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615136 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615136 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615137 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615137 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615137 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615138 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615138 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615138 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615139 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615139 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615139 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615140 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615140 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615141 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615141 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615141 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615141 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615142 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615142 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615142 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615142 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615143 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615144 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615145 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615146 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615147 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615148 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615156 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615157 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615157 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615158 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615158 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615159 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615160 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615161 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615161 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615165 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615166 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615166 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615167 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615168 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\" " "Projeto_200917_qsys: \"No matching role found for rst_controller:reset_out:reset_req (reset_req)\"" {  } {  } 0 12251 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Starting RTL generation for module 'projeto_200917_qsys_nios2_qsys_0' " "Nios2_qsys_0: Starting RTL generation for module 'projeto_200917_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615751 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=projeto_200917_qsys_nios2_qsys_0 --dir=/tmp/alt8536_3063801131369871964.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0001_nios2_qsys_0_gen//projeto_200917_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \] " "Nios2_qsys_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=projeto_200917_qsys_nios2_qsys_0 --dir=/tmp/alt8536_3063801131369871964.dir/0001_nios2_qsys_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0001_nios2_qsys_0_gen//projeto_200917_qsys_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594615752 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:36 (*) Starting Nios II generation " "Nios2_qsys_0: # 2020.10.01 20:23:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:36 (*)   Checking for plaintext license. " "Nios2_qsys_0: # 2020.10.01 20:23:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Couldn't query license setup in Quartus directory /home/cefet/altera/13.0sp1/quartus " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Couldn't query license setup in Quartus directory /home/cefet/altera/13.0sp1/quartus" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   LM_LICENSE_FILE environment variable is empty " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Plaintext license not found. " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   No license required to generate encrypted Nios II/e. " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Elaborating CPU configuration settings " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622187 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Creating all objects for CPU " "Nios2_qsys_0: # 2020.10.01 20:23:37 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:38 (*)   Generating RTL from CPU objects " "Nios2_qsys_0: # 2020.10.01 20:23:38 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622188 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:38 (*)   Creating plain-text RTL " "Nios2_qsys_0: # 2020.10.01 20:23:38 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: # 2020.10.01 20:23:42 (*) Done Nios II generation " "Nios2_qsys_0: # 2020.10.01 20:23:42 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: Done RTL generation for module 'projeto_200917_qsys_nios2_qsys_0' " "Nios2_qsys_0: Done RTL generation for module 'projeto_200917_qsys_nios2_qsys_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0: \"projeto_200917_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\" " "Nios2_qsys_0: \"projeto_200917_qsys\" instantiated altera_nios2_qsys \"nios2_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'projeto_200917_qsys_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'projeto_200917_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=projeto_200917_qsys_onchip_memory2_0 --dir=/tmp/alt8536_3063801131369871964.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0002_onchip_memory2_0_gen//projeto_200917_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=projeto_200917_qsys_onchip_memory2_0 --dir=/tmp/alt8536_3063801131369871964.dir/0002_onchip_memory2_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0002_onchip_memory2_0_gen//projeto_200917_qsys_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622275 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'projeto_200917_qsys_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'projeto_200917_qsys_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"projeto_200917_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"projeto_200917_qsys\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'projeto_200917_qsys_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'projeto_200917_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622686 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projeto_200917_qsys_jtag_uart_0 --dir=/tmp/alt8536_3063801131369871964.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0003_jtag_uart_0_gen//projeto_200917_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=projeto_200917_qsys_jtag_uart_0 --dir=/tmp/alt8536_3063801131369871964.dir/0003_jtag_uart_0_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0003_jtag_uart_0_gen//projeto_200917_qsys_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'projeto_200917_qsys_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'projeto_200917_qsys_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"projeto_200917_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"projeto_200917_qsys\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594622996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Starting RTL generation for module 'projeto_200917_qsys_sw' " "Sw: Starting RTL generation for module 'projeto_200917_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_sw --dir=/tmp/alt8536_3063801131369871964.dir/0004_sw_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0004_sw_gen//projeto_200917_qsys_sw_component_configuration.pl  --do_build_sim=0  \] " "Sw:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_sw --dir=/tmp/alt8536_3063801131369871964.dir/0004_sw_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0004_sw_gen//projeto_200917_qsys_sw_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623054 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: Done RTL generation for module 'projeto_200917_qsys_sw' " "Sw: Done RTL generation for module 'projeto_200917_qsys_sw'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623211 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"sw\" " "Sw: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"sw\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623212 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Starting RTL generation for module 'projeto_200917_qsys_ledg' " "Ledg: Starting RTL generation for module 'projeto_200917_qsys_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623265 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_ledg --dir=/tmp/alt8536_3063801131369871964.dir/0005_ledg_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0005_ledg_gen//projeto_200917_qsys_ledg_component_configuration.pl  --do_build_sim=0  \] " "Ledg:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_ledg --dir=/tmp/alt8536_3063801131369871964.dir/0005_ledg_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0005_ledg_gen//projeto_200917_qsys_ledg_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: Done RTL generation for module 'projeto_200917_qsys_ledg' " "Ledg: Done RTL generation for module 'projeto_200917_qsys_ledg'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623431 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ledg: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"ledg\" " "Ledg: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"ledg\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: Starting RTL generation for module 'projeto_200917_qsys_grava' " "Grava: Starting RTL generation for module 'projeto_200917_qsys_grava'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_grava --dir=/tmp/alt8536_3063801131369871964.dir/0006_grava_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0006_grava_gen//projeto_200917_qsys_grava_component_configuration.pl  --do_build_sim=0  \] " "Grava:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_grava --dir=/tmp/alt8536_3063801131369871964.dir/0006_grava_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0006_grava_gen//projeto_200917_qsys_grava_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623490 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: Done RTL generation for module 'projeto_200917_qsys_grava' " "Grava: Done RTL generation for module 'projeto_200917_qsys_grava'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Grava: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"grava\" " "Grava: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"grava\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623661 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Starting RTL generation for module 'projeto_200917_qsys_dado' " "Dado: Starting RTL generation for module 'projeto_200917_qsys_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_dado --dir=/tmp/alt8536_3063801131369871964.dir/0007_dado_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0007_dado_gen//projeto_200917_qsys_dado_component_configuration.pl  --do_build_sim=0  \] " "Dado:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_dado --dir=/tmp/alt8536_3063801131369871964.dir/0007_dado_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0007_dado_gen//projeto_200917_qsys_dado_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: Done RTL generation for module 'projeto_200917_qsys_dado' " "Dado: Done RTL generation for module 'projeto_200917_qsys_dado'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dado: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"dado\" " "Dado: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"dado\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623889 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: Starting RTL generation for module 'projeto_200917_qsys_tipo' " "Tipo: Starting RTL generation for module 'projeto_200917_qsys_tipo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623946 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_tipo --dir=/tmp/alt8536_3063801131369871964.dir/0008_tipo_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0008_tipo_gen//projeto_200917_qsys_tipo_component_configuration.pl  --do_build_sim=0  \] " "Tipo:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_tipo --dir=/tmp/alt8536_3063801131369871964.dir/0008_tipo_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0008_tipo_gen//projeto_200917_qsys_tipo_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594623947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: Done RTL generation for module 'projeto_200917_qsys_tipo' " "Tipo: Done RTL generation for module 'projeto_200917_qsys_tipo'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624120 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Tipo: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"tipo\" " "Tipo: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"tipo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: Starting RTL generation for module 'projeto_200917_qsys_local' " "Local: Starting RTL generation for module 'projeto_200917_qsys_local'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_local --dir=/tmp/alt8536_3063801131369871964.dir/0009_local_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0009_local_gen//projeto_200917_qsys_local_component_configuration.pl  --do_build_sim=0  \] " "Local:   Generation command is \[exec /home/cefet/altera/13.0sp1/quartus/linux/perl/bin/perl -I /home/cefet/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /home/cefet/altera/13.0sp1/quartus/sopc_builder/bin -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/cefet/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=projeto_200917_qsys_local --dir=/tmp/alt8536_3063801131369871964.dir/0009_local_gen/ --quartus_dir=/home/cefet/altera/13.0sp1/quartus --verilog --config=/tmp/alt8536_3063801131369871964.dir/0009_local_gen//projeto_200917_qsys_local_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: Done RTL generation for module 'projeto_200917_qsys_local' " "Local: Done RTL generation for module 'projeto_200917_qsys_local'" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Local: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"local\" " "Local: \"projeto_200917_qsys\" instantiated altera_avalon_pio \"local\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624358 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator: \"projeto_200917_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\" " "Nios2_qsys_0_instruction_master_translator: \"projeto_200917_qsys\" instantiated altera_merlin_master_translator \"nios2_qsys_0_instruction_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator: \"projeto_200917_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\" " "Nios2_qsys_0_jtag_debug_module_translator: \"projeto_200917_qsys\" instantiated altera_merlin_slave_translator \"nios2_qsys_0_jtag_debug_module_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"projeto_200917_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\" " "Nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: \"projeto_200917_qsys\" instantiated altera_merlin_master_agent \"nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624364 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"projeto_200917_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: \"projeto_200917_qsys\" instantiated altera_merlin_slave_agent \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624368 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"projeto_200917_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" " "Nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: \"projeto_200917_qsys\" instantiated altera_avalon_sc_fifo \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Addr_router: \"projeto_200917_qsys\" instantiated altera_merlin_router \"addr_router\" " "Addr_router: \"projeto_200917_qsys\" instantiated altera_merlin_router \"addr_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624390 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Id_router: \"projeto_200917_qsys\" instantiated altera_merlin_router \"id_router\" " "Id_router: \"projeto_200917_qsys\" instantiated altera_merlin_router \"id_router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624398 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"projeto_200917_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"projeto_200917_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624401 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_demux: \"projeto_200917_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\" " "Cmd_xbar_demux: \"projeto_200917_qsys\" instantiated altera_merlin_demultiplexer \"cmd_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_xbar_mux: \"projeto_200917_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\" " "Cmd_xbar_mux: \"projeto_200917_qsys\" instantiated altera_merlin_multiplexer \"cmd_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624682 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_demux: \"projeto_200917_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\" " "Rsp_xbar_demux: \"projeto_200917_qsys\" instantiated altera_merlin_demultiplexer \"rsp_xbar_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_xbar_mux: \"projeto_200917_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\" " "Rsp_xbar_mux: \"projeto_200917_qsys\" instantiated altera_merlin_multiplexer \"rsp_xbar_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624961 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594624962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"projeto_200917_qsys\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"projeto_200917_qsys\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594625016 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Projeto_200917_qsys: Done projeto_200917_qsys\" with 23 modules, 107 files, 2140597 bytes " "Projeto_200917_qsys: Done projeto_200917_qsys\" with 23 modules, 107 files, 2140597 bytes" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1601594625017 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "projeto_200917_qsys.qsys " "Finished elaborating Qsys system entity \"projeto_200917_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594625856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_tipo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_tipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_tipo " "Found entity 1: projeto_200917_qsys_tipo" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_tipo.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_tipo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_sw " "Found entity 1: projeto_200917_qsys_sw" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_sw.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_rsp_xbar_mux " "Found entity 1: projeto_200917_qsys_rsp_xbar_mux" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_rsp_xbar_demux " "Found entity 1: projeto_200917_qsys_rsp_xbar_demux" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_onchip_memory2_0 " "Found entity 1: projeto_200917_qsys_onchip_memory2_0" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_test_bench " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_test_bench" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_oci_test_bench" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: projeto_200917_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto_200917_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: projeto_200917_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "6 projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "7 projeto_200917_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: projeto_200917_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "8 projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "9 projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "10 projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "11 projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "12 projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "13 projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "14 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "15 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "16 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "17 projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "18 projeto_200917_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: projeto_200917_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "19 projeto_200917_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: projeto_200917_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "20 projeto_200917_qsys_nios2_qsys_0_nios2_oci " "Found entity 20: projeto_200917_qsys_nios2_qsys_0_nios2_oci" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""} { "Info" "ISGN_ENTITY_NAME" "21 projeto_200917_qsys_nios2_qsys_0 " "Found entity 21: projeto_200917_qsys_nios2_qsys_0" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_local.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_local.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_local " "Found entity 1: projeto_200917_qsys_local" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_local.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_local.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_ledg " "Found entity 1: projeto_200917_qsys_ledg" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_ledg.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: projeto_200917_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_jtag_uart_0_scfifo_w " "Found entity 2: projeto_200917_qsys_jtag_uart_0_scfifo_w" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto_200917_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: projeto_200917_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto_200917_qsys_jtag_uart_0_scfifo_r " "Found entity 4: projeto_200917_qsys_jtag_uart_0_scfifo_r" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto_200917_qsys_jtag_uart_0 " "Found entity 5: projeto_200917_qsys_jtag_uart_0" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_irq_mapper " "Found entity 1: projeto_200917_qsys_irq_mapper" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_irq_mapper.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625937 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto_200917_qsys_id_router.sv(48) " "Verilog HDL Declaration information at projeto_200917_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594625938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto_200917_qsys_id_router.sv(49) " "Verilog HDL Declaration information at projeto_200917_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594625938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_id_router_default_decode " "Found entity 1: projeto_200917_qsys_id_router_default_decode" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625939 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_id_router " "Found entity 2: projeto_200917_qsys_id_router" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_grava.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_grava.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_grava " "Found entity 1: projeto_200917_qsys_grava" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_grava.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_grava.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_dado " "Found entity 1: projeto_200917_qsys_dado" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_dado.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_cmd_xbar_mux " "Found entity 1: projeto_200917_qsys_cmd_xbar_mux" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_cmd_xbar_demux " "Found entity 1: projeto_200917_qsys_cmd_xbar_demux" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto_200917_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at projeto_200917_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594625948 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto_200917_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at projeto_200917_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594625948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_addr_router_default_decode " "Found entity 1: projeto_200917_qsys_addr_router_default_decode" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625949 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_addr_router " "Found entity 2: projeto_200917_qsys_addr_router" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625969 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594625976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594625976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_sw_s1_translator-rtl " "Found design unit 1: projeto_200917_qsys_sw_s1_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626512 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_sw_s1_translator " "Found entity 1: projeto_200917_qsys_sw_s1_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_onchip_memory2_0_s1_translator-rtl " "Found design unit 1: projeto_200917_qsys_onchip_memory2_0_s1_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626514 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_onchip_memory2_0_s1_translator " "Found entity 1: projeto_200917_qsys_onchip_memory2_0_s1_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626517 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: projeto_200917_qsys_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626519 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_instruction_master_translator " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_instruction_master_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: projeto_200917_qsys_nios2_qsys_0_data_master_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626520 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_data_master_translator " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_data_master_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_ledg_s1_translator-rtl " "Found design unit 1: projeto_200917_qsys_ledg_s1_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626523 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_ledg_s1_translator " "Found entity 1: projeto_200917_qsys_ledg_s1_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626525 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917_qsys-rtl " "Found design unit 1: projeto_200917_qsys-rtl" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626541 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys " "Found entity 1: projeto_200917_qsys" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladordisplay_par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controladordisplay_par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controladordisplay_par-c_controladordisplay_par " "Found design unit 1: controladordisplay_par-c_controladordisplay_par" {  } { { "controladordisplay_par.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/controladordisplay_par.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626542 ""} { "Info" "ISGN_ENTITY_NAME" "1 controladordisplay_par " "Found entity 1: controladordisplay_par" {  } { { "controladordisplay_par.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/controladordisplay_par.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_7seg_hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conv_7seg_hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conv_7seg_hex-c_conv_7seg_hex " "Found design unit 1: conv_7seg_hex-c_conv_7seg_hex" {  } { { "conv_7seg_hex.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/conv_7seg_hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626544 ""} { "Info" "ISGN_ENTITY_NAME" "1 conv_7seg_hex " "Found entity 1: conv_7seg_hex" {  } { { "conv_7seg_hex.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/conv_7seg_hex.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_200917.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_200917.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_200917-c_projeto_200917 " "Found design unit 1: projeto_200917-c_projeto_200917" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626545 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917 " "Found entity 1: projeto_200917" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 f_display-c_f_display " "Found design unit 1: f_display-c_f_display" {  } { { "f_display.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/f_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626546 ""} { "Info" "ISGN_ENTITY_NAME" "1 f_display " "Found entity 1: f_display" {  } { { "f_display.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/f_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pwm_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm_display-c_pwm_display " "Found design unit 1: pwm_display-c_pwm_display" {  } { { "pwm_display.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/pwm_display.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626547 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm_display " "Found entity 1: pwm_display" {  } { { "pwm_display.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/pwm_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/projeto_200917_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/projeto_200917_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys " "Found entity 1: projeto_200917_qsys" {  } { { "db/ip/projeto_200917_qsys/projeto_200917_qsys.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/projeto_200917_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626569 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_reset_controller.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/projeto_200917_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626593 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto_200917_qsys_addr_router.sv(48) " "Verilog HDL Declaration information at projeto_200917_qsys_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594626594 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto_200917_qsys_addr_router.sv(49) " "Verilog HDL Declaration information at projeto_200917_qsys_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594626594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_addr_router_default_decode " "Found entity 1: projeto_200917_qsys_addr_router_default_decode" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626596 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_addr_router " "Found entity 2: projeto_200917_qsys_addr_router" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_cmd_xbar_demux " "Found entity 1: projeto_200917_qsys_cmd_xbar_demux" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_cmd_xbar_mux " "Found entity 1: projeto_200917_qsys_cmd_xbar_mux" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_dado.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_dado.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_dado " "Found entity 1: projeto_200917_qsys_dado" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_dado.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_dado.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_grava.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_grava.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_grava " "Found entity 1: projeto_200917_qsys_grava" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_grava.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_grava.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel projeto_200917_qsys_id_router.sv(48) " "Verilog HDL Declaration information at projeto_200917_qsys_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594626604 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel projeto_200917_qsys_id_router.sv(49) " "Verilog HDL Declaration information at projeto_200917_qsys_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1601594626604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_id_router_default_decode " "Found entity 1: projeto_200917_qsys_id_router_default_decode" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626605 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_id_router " "Found entity 2: projeto_200917_qsys_id_router" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_irq_mapper " "Found entity 1: projeto_200917_qsys_irq_mapper" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_irq_mapper.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: projeto_200917_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_jtag_uart_0_scfifo_w " "Found entity 2: projeto_200917_qsys_jtag_uart_0_scfifo_w" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto_200917_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: projeto_200917_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto_200917_qsys_jtag_uart_0_scfifo_r " "Found entity 4: projeto_200917_qsys_jtag_uart_0_scfifo_r" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto_200917_qsys_jtag_uart_0 " "Found entity 5: projeto_200917_qsys_jtag_uart_0" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_ledg " "Found entity 1: projeto_200917_qsys_ledg" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_ledg.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_local.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_local.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_local " "Found entity 1: projeto_200917_qsys_local" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_local.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_local.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_register_bank_a_module " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_register_bank_a_module" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "2 projeto_200917_qsys_nios2_qsys_0_register_bank_b_module " "Found entity 2: projeto_200917_qsys_nios2_qsys_0_register_bank_b_module" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "3 projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug " "Found entity 3: projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "4 projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "5 projeto_200917_qsys_nios2_qsys_0_nios2_ocimem " "Found entity 5: projeto_200917_qsys_nios2_qsys_0_nios2_ocimem" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "6 projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "7 projeto_200917_qsys_nios2_qsys_0_nios2_oci_break " "Found entity 7: projeto_200917_qsys_nios2_qsys_0_nios2_oci_break" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "8 projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "9 projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "10 projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "11 projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "12 projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "13 projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "14 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "15 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "16 projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "17 projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib " "Found entity 17: projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "18 projeto_200917_qsys_nios2_qsys_0_nios2_oci_im " "Found entity 18: projeto_200917_qsys_nios2_qsys_0_nios2_oci_im" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "19 projeto_200917_qsys_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: projeto_200917_qsys_nios2_qsys_0_nios2_performance_monitors" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "20 projeto_200917_qsys_nios2_qsys_0_nios2_oci " "Found entity 20: projeto_200917_qsys_nios2_qsys_0_nios2_oci" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""} { "Info" "ISGN_ENTITY_NAME" "21 projeto_200917_qsys_nios2_qsys_0 " "Found entity 21: projeto_200917_qsys_nios2_qsys_0" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_oci_test_bench " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_oci_test_bench" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_nios2_qsys_0_test_bench " "Found entity 1: projeto_200917_qsys_nios2_qsys_0_test_bench" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_onchip_memory2_0 " "Found entity 1: projeto_200917_qsys_onchip_memory2_0" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_onchip_memory2_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_rsp_xbar_demux " "Found entity 1: projeto_200917_qsys_rsp_xbar_demux" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_rsp_xbar_mux " "Found entity 1: projeto_200917_qsys_rsp_xbar_mux" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_sw " "Found entity 1: projeto_200917_qsys_sw" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_sw.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_tipo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_tipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 projeto_200917_qsys_tipo " "Found entity 1: projeto_200917_qsys_tipo" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_tipo.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_tipo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594626661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594626661 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626683 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626684 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626684 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626688 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626731 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626731 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626731 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "projeto_200917_qsys_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at projeto_200917_qsys_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/ip/projeto_200917_qsys/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1601594626735 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_200917 " "Elaborating entity \"projeto_200917\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601594626920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys projeto_200917_qsys:xniosii " "Elaborating entity \"projeto_200917_qsys\" for hierarchy \"projeto_200917_qsys:xniosii\"" {  } { { "projeto_200917.vhd" "xniosii" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594627004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0 projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594627729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_test_bench projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_test_bench:the_projeto_200917_qsys_nios2_qsys_0_test_bench " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_test_bench\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_test_bench:the_projeto_200917_qsys_nios2_qsys_0_test_bench\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_test_bench" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594627942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_register_bank_a_module projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_register_bank_a_module\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_register_bank_a" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594627966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_altsyncram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto_200917_qsys_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"projeto_200917_qsys_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628699 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594628699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kqh1 " "Found entity 1: altsyncram_kqh1" {  } { { "db/altsyncram_kqh1.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_kqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594628881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594628881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kqh1 projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kqh1:auto_generated " "Elaborating entity \"altsyncram_kqh1\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_a_module:projeto_200917_qsys_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_kqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594628883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_register_bank_b_module projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_register_bank_b_module\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_register_bank_b" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_altsyncram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto_200917_qsys_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"projeto_200917_qsys_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629128 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594629128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lqh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lqh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lqh1 " "Found entity 1: altsyncram_lqh1" {  } { { "db/altsyncram_lqh1.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_lqh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594629194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594629194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lqh1 projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_lqh1:auto_generated " "Elaborating entity \"altsyncram_lqh1\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_register_bank_b_module:projeto_200917_qsys_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_lqh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594629360 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629360 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594629360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_ocimem projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_altsyncram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto_200917_qsys_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"projeto_200917_qsys_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629454 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594629454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o791 " "Found entity 1: altsyncram_o791" {  } { { "db/altsyncram_o791.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_o791.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594629527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594629527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o791 projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o791:auto_generated " "Elaborating entity \"altsyncram_o791\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_ocimem:the_projeto_200917_qsys_nios2_qsys_0_nios2_ocimem\|projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram_module:projeto_200917_qsys_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_o791:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg:the_projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg:the_projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_avalon_reg" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_break projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_break:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_break\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_break:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_break\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_break" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_xbrk" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dbrk" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_itrace" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode:projeto_200917_qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_dtrace\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_td_mode:projeto_200917_qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count:projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count:projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc:projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc:projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc:projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc:projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_oci_test_bench projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_oci_test_bench:the_projeto_200917_qsys_nios2_qsys_0_oci_test_bench " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_oci_test_bench\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_fifo\|projeto_200917_qsys_nios2_qsys_0_oci_test_bench:the_projeto_200917_qsys_nios2_qsys_0_oci_test_bench\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_oci_test_bench" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629805 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "projeto_200917_qsys_nios2_qsys_0_oci_test_bench " "Entity \"projeto_200917_qsys_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_oci_test_bench" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1601594629806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_pib" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_nios2_oci_im projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_im:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_nios2_oci_im\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_nios2_oci_im:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_im\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_nios2_oci_im" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_tck" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_sysclk" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629913 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594629913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0:nios2_qsys_0\|projeto_200917_qsys_nios2_qsys_0_nios2_oci:the_projeto_200917_qsys_nios2_qsys_0_nios2_oci\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper:the_projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_onchip_memory2_0 projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"projeto_200917_qsys_onchip_memory2_0\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "onchip_memory2_0" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594629924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630071 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file projeto_200917_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"projeto_200917_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 10240 " "Parameter \"maximum_depth\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10240 " "Parameter \"numwords_a\" = \"10240\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630086 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594630086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mvd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mvd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mvd1 " "Found entity 1: altsyncram_mvd1" {  } { { "db/altsyncram_mvd1.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_mvd1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594630167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594630167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mvd1 projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated " "Elaborating entity \"altsyncram_mvd1\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3oa " "Found entity 1: decode_3oa" {  } { { "db/decode_3oa.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/decode_3oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594630744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594630744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3oa projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated\|decode_3oa:decode3 " "Elaborating entity \"decode_3oa\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated\|decode_3oa:decode3\"" {  } { { "db/altsyncram_mvd1.tdf" "decode3" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_mvd1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0kb " "Found entity 1: mux_0kb" {  } { { "db/mux_0kb.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/mux_0kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594630827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594630827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0kb projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated\|mux_0kb:mux2 " "Elaborating entity \"mux_0kb\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_mvd1:auto_generated\|mux_0kb:mux2\"" {  } { { "db/altsyncram_mvd1.tdf" "mux2" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_mvd1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_jtag_uart_0 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"projeto_200917_qsys_jtag_uart_0\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "jtag_uart_0" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_jtag_uart_0_scfifo_w projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"projeto_200917_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "the_projeto_200917_qsys_jtag_uart_0_scfifo_w" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594630908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "wfifo" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594631240 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631241 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594631241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601594631678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601594631678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_w:the_projeto_200917_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_jtag_uart_0_scfifo_r projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_r:the_projeto_200917_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"projeto_200917_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|projeto_200917_qsys_jtag_uart_0_scfifo_r:the_projeto_200917_qsys_jtag_uart_0_scfifo_r\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "the_projeto_200917_qsys_jtag_uart_0_scfifo_r" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631839 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594631871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:projeto_200917_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631871 ""}  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601594631871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_sw projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw:sw " "Elaborating entity \"projeto_200917_qsys_sw\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw:sw\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "sw" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_ledg projeto_200917_qsys:xniosii\|projeto_200917_qsys_ledg:ledg " "Elaborating entity \"projeto_200917_qsys_ledg\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_ledg:ledg\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "ledg" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1887 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_grava projeto_200917_qsys:xniosii\|projeto_200917_qsys_grava:grava " "Elaborating entity \"projeto_200917_qsys_grava\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_grava:grava\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "grava" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_dado projeto_200917_qsys:xniosii\|projeto_200917_qsys_dado:dado " "Elaborating entity \"projeto_200917_qsys_dado\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_dado:dado\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "dado" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_tipo projeto_200917_qsys:xniosii\|projeto_200917_qsys_tipo:tipo " "Elaborating entity \"projeto_200917_qsys_tipo\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_tipo:tipo\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "tipo" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_local projeto_200917_qsys:xniosii\|projeto_200917_qsys_local:local " "Elaborating entity \"projeto_200917_qsys_local\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_local:local\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "local" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_instruction_master_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_instruction_master_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_instruction_master_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 1947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631941 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631944 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631944 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631944 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631944 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631945 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_data_master_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_data_master_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_data_master_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631977 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631981 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631981 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631981 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631982 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594631982 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594631999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632019 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632020 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632020 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632020 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632020 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632020 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632021 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632021 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632021 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632021 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632022 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_onchip_memory2_0_s1_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"projeto_200917_qsys_onchip_memory2_0_s1_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "onchip_memory2_0_s1_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632056 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632058 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632059 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632059 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632059 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632059 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632060 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632060 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632060 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632061 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632061 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632061 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_onchip_memory2_0_s1_translator:onchip_memory2_0_s1_translator\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" "onchip_memory2_0_s1_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_onchip_memory2_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632098 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632100 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632101 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632101 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632101 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632102 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632102 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632102 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632102 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632103 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632103 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632104 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632104 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_sw_s1_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw_s1_translator:sw_s1_translator " "Elaborating entity \"projeto_200917_qsys_sw_s1_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw_s1_translator:sw_s1_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "sw_s1_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632145 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer projeto_200917_qsys_sw_s1_translator.vhd(53) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632146 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer projeto_200917_qsys_sw_s1_translator.vhd(54) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632146 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount projeto_200917_qsys_sw_s1_translator.vhd(55) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable projeto_200917_qsys_sw_s1_translator.vhd(56) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect projeto_200917_qsys_sw_s1_translator.vhd(57) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken projeto_200917_qsys_sw_s1_translator.vhd(58) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess projeto_200917_qsys_sw_s1_translator.vhd(59) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock projeto_200917_qsys_sw_s1_translator.vhd(60) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632147 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable projeto_200917_qsys_sw_s1_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632148 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read projeto_200917_qsys_sw_s1_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632148 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write projeto_200917_qsys_sw_s1_translator.vhd(66) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632148 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable projeto_200917_qsys_sw_s1_translator.vhd(67) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632148 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata projeto_200917_qsys_sw_s1_translator.vhd(68) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632148 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest projeto_200917_qsys_sw_s1_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632149 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response projeto_200917_qsys_sw_s1_translator.vhd(72) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632149 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid projeto_200917_qsys_sw_s1_translator.vhd(74) " "VHDL Signal Declaration warning at projeto_200917_qsys_sw_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632149 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_sw_s1_translator:sw_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw_s1_translator:sw_s1_translator\|altera_merlin_slave_translator:sw_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_sw_s1_translator:sw_s1_translator\|altera_merlin_slave_translator:sw_s1_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" "sw_s1_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_sw_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_ledg_s1_translator projeto_200917_qsys:xniosii\|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator " "Elaborating entity \"projeto_200917_qsys_ledg_s1_translator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "ledg_s1_translator" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632185 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer projeto_200917_qsys_ledg_s1_translator.vhd(56) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632187 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer projeto_200917_qsys_ledg_s1_translator.vhd(57) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632187 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount projeto_200917_qsys_ledg_s1_translator.vhd(58) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632187 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable projeto_200917_qsys_ledg_s1_translator.vhd(59) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632188 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken projeto_200917_qsys_ledg_s1_translator.vhd(60) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632188 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess projeto_200917_qsys_ledg_s1_translator.vhd(61) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632188 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock projeto_200917_qsys_ledg_s1_translator.vhd(62) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632188 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable projeto_200917_qsys_ledg_s1_translator.vhd(63) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632188 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read projeto_200917_qsys_ledg_s1_translator.vhd(64) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632189 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable projeto_200917_qsys_ledg_s1_translator.vhd(68) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632189 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest projeto_200917_qsys_ledg_s1_translator.vhd(69) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632189 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response projeto_200917_qsys_ledg_s1_translator.vhd(72) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632190 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid projeto_200917_qsys_ledg_s1_translator.vhd(74) " "VHDL Signal Declaration warning at projeto_200917_qsys_ledg_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys_ledg_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1601594632190 "|projeto_200917|projeto_200917_qsys:xniosii|projeto_200917_qsys_ledg_s1_translator:ledg_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto_200917_qsys:xniosii\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent projeto_200917_qsys:xniosii\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent projeto_200917_qsys:xniosii\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor projeto_200917_qsys:xniosii\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo projeto_200917_qsys:xniosii\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 2934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_addr_router projeto_200917_qsys:xniosii\|projeto_200917_qsys_addr_router:addr_router " "Elaborating entity \"projeto_200917_qsys_addr_router\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_addr_router:addr_router\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "addr_router" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 3985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_addr_router_default_decode projeto_200917_qsys:xniosii\|projeto_200917_qsys_addr_router:addr_router\|projeto_200917_qsys_addr_router_default_decode:the_default_decode " "Elaborating entity \"projeto_200917_qsys_addr_router_default_decode\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_addr_router:addr_router\|projeto_200917_qsys_addr_router_default_decode:the_default_decode\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" "the_default_decode" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_addr_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_id_router projeto_200917_qsys:xniosii\|projeto_200917_qsys_id_router:id_router " "Elaborating entity \"projeto_200917_qsys_id_router\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_id_router:id_router\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "id_router" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_id_router_default_decode projeto_200917_qsys:xniosii\|projeto_200917_qsys_id_router:id_router\|projeto_200917_qsys_id_router_default_decode:the_default_decode " "Elaborating entity \"projeto_200917_qsys_id_router_default_decode\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_id_router:id_router\|projeto_200917_qsys_id_router_default_decode:the_default_decode\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" "the_default_decode" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller projeto_200917_qsys:xniosii\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_reset_controller:rst_controller\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "rst_controller" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer projeto_200917_qsys:xniosii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"projeto_200917_qsys:xniosii\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_cmd_xbar_demux projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"projeto_200917_qsys_cmd_xbar_demux\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "cmd_xbar_demux" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_cmd_xbar_mux projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"projeto_200917_qsys_cmd_xbar_mux\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "cmd_xbar_mux" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" "arb" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_rsp_xbar_demux projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"projeto_200917_qsys_rsp_xbar_demux\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "rsp_xbar_demux" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_rsp_xbar_mux projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"projeto_200917_qsys_rsp_xbar_mux\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "rsp_xbar_mux" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" "arb" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_rsp_xbar_mux.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "projeto_200917_qsys_irq_mapper projeto_200917_qsys:xniosii\|projeto_200917_qsys_irq_mapper:irq_mapper " "Elaborating entity \"projeto_200917_qsys_irq_mapper\" for hierarchy \"projeto_200917_qsys:xniosii\|projeto_200917_qsys_irq_mapper:irq_mapper\"" {  } { { "projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" "irq_mapper" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/projeto_200917_qsys.vhd" 4897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controladordisplay_par controladordisplay_par:contdisp " "Elaborating entity \"controladordisplay_par\" for hierarchy \"controladordisplay_par:contdisp\"" {  } { { "projeto_200917.vhd" "contdisp" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conv_7seg_hex controladordisplay_par:contdisp\|conv_7seg_hex:xdisplay7 " "Elaborating entity \"conv_7seg_hex\" for hierarchy \"controladordisplay_par:contdisp\|conv_7seg_hex:xdisplay7\"" {  } { { "controladordisplay_par.vhd" "xdisplay7" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/controladordisplay_par.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_display f_display:d0 " "Elaborating entity \"f_display\" for hierarchy \"f_display:d0\"" {  } { { "projeto_200917.vhd" "d0" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_display pwm_display:pwm1 " "Elaborating entity \"pwm_display\" for hierarchy \"pwm_display:pwm1\"" {  } { { "projeto_200917.vhd" "pwm1" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601594632813 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1601594638924 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3167 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 4133 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 348 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 3740 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_jtag_uart_0.v" 393 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/projeto_200917_qsys_nios2_qsys_0.v" 599 -1 0 } } { "projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601594639191 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601594639192 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1601594643016 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1601594643240 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1601594643241 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/home/cefet/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1601594643351 "|projeto_200917|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1601594643351 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/cefet/AulaRemotaGit/DispReprog_200917/output_files/projeto_200917.map.smsg " "Generated suppressed messages file /home/cefet/AulaRemotaGit/DispReprog_200917/output_files/projeto_200917.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1601594643759 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1601594644801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594644801 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "projeto_200917.vhd" "" { Text "/home/cefet/AulaRemotaGit/DispReprog_200917/projeto_200917.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601594646471 "|projeto_200917|SW[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1601594646471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2662 " "Implemented 2662 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1601594646472 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1601594646472 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2366 " "Implemented 2366 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1601594646472 ""} { "Info" "ICUT_CUT_TM_RAMS" "208 " "Implemented 208 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1601594646472 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1601594646472 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 161 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 161 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "734 " "Peak virtual memory: 734 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601594646536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct  1 20:24:06 2020 " "Processing ended: Thu Oct  1 20:24:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601594646536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601594646536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601594646536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601594646536 ""}
