// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `Mem_amber` defined externally
// Module `affine_controller__U7` defined externally
// Module `affine_controller__U491` defined externally
// Module `affine_controller__U490` defined externally
// Module `affine_controller__U44` defined externally
// Module `affine_controller__U43` defined externally
// Module `affine_controller__U42` defined externally
// Module `affine_controller__U41` defined externally
// Module `affine_controller__U40` defined externally
// Module `affine_controller__U39` defined externally
// Module `affine_controller__U38` defined externally
// Module `affine_controller__U37` defined externally
// Module `affine_controller__U36` defined externally
// Module `affine_controller__U35` defined externally
// Module `affine_controller__U14` defined externally
// Module `affine_controller__U1079` defined externally
// Module `affine_controller__U1078` defined externally
// Module `affine_controller__U1077` defined externally
// Module `affine_controller__U1076` defined externally
// Module `affine_controller__U0` defined externally
module sr_end_U488_pt__U489 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U486_pt__U487 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U484_pt__U485 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U482_pt__U483 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U480_pt__U481 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U478_pt__U479 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U476_pt__U477 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U474_pt__U475 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U472_pt__U473 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U470_pt__U471 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U468_pt__U469 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U466_pt__U467 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U464_pt__U465 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U462_pt__U463 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U460_pt__U461 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module sr_end_U458_pt__U459 (
    input [15:0] in,
    output [15:0] out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_pt__U26 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_read_start_pt__U15 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_output_stencil_exe_start_pt__U17 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 (
    input [15:0] in [4:0],
    output [15:0] out [4:0]
);
assign out[4] = in[4];
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 (
    input in,
    output out
);
assign out = in;
endmodule

module op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 (
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
assign out[3] = in[3];
assign out[2] = in[2];
assign out[1] = in[1];
assign out[0] = in[0];
endmodule

module hcompute_hw_output_stencil (
    output [15:0] out_hw_output_stencil,
    input [15:0] in0_conv_stencil [0:0]
);
assign out_hw_output_stencil = in0_conv_stencil[0];
endmodule

module hcompute_hw_kernel_global_wrapper_stencil (
    output [15:0] out_hw_kernel_global_wrapper_stencil,
    input [15:0] in0_hw_kernel_stencil [0:0]
);
assign out_hw_kernel_global_wrapper_stencil = in0_hw_kernel_stencil[0];
endmodule

module hcompute_hw_input_global_wrapper_stencil (
    output [15:0] out_hw_input_global_wrapper_stencil,
    input [15:0] in0_hw_input_stencil [0:0]
);
assign out_hw_input_global_wrapper_stencil = in0_hw_input_stencil[0];
endmodule

module cu_op_hcompute_hw_output_stencil (
    input clk,
    input [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0],
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_output_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
hcompute_hw_output_stencil inner_compute (
    .out_hw_output_stencil(inner_compute_out_hw_output_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = inner_compute_out_hw_output_stencil;
endmodule

module cu_op_hcompute_hw_kernel_global_wrapper_stencil (
    input clk,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_kernel_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_kernel_stencil [0:0];
assign inner_compute_in0_hw_kernel_stencil[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
hcompute_hw_kernel_global_wrapper_stencil inner_compute (
    .out_hw_kernel_global_wrapper_stencil(inner_compute_out_hw_kernel_global_wrapper_stencil),
    .in0_hw_kernel_stencil(inner_compute_in0_hw_kernel_stencil)
);
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = inner_compute_out_hw_kernel_global_wrapper_stencil;
endmodule

module cu_op_hcompute_hw_input_global_wrapper_stencil (
    input clk,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] inner_compute_out_hw_input_global_wrapper_stencil;
wire [15:0] inner_compute_in0_hw_input_stencil [0:0];
assign inner_compute_in0_hw_input_stencil[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
hcompute_hw_input_global_wrapper_stencil inner_compute (
    .out_hw_input_global_wrapper_stencil(inner_compute_out_hw_input_global_wrapper_stencil),
    .in0_hw_input_stencil(inner_compute_in0_hw_input_stencil)
);
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = inner_compute_out_hw_input_global_wrapper_stencil;
endmodule

module coreir_reg #(
    parameter width = 1,
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input [width-1:0] in,
    output [width-1:0] out
);
  reg [width-1:0] outReg=init;
  wire real_clk;
  assign real_clk = clk_posedge ? clk : ~clk;
  always @(posedge real_clk) begin
    outReg <= in;
  end
  assign out = outReg;
endmodule

module mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    parameter init = 16'h0000
) (
    input [15:0] in,
    input clk,
    output [15:0] out
);
wire reg0_clk;
wire [15:0] reg0_in;
assign reg0_clk = clk;
assign reg0_in = in;
coreir_reg #(
    .clk_posedge(1'b1),
    .init(init),
    .width(16)
) reg0 (
    .clk(reg0_clk),
    .in(reg0_in),
    .out(out)
);
endmodule

module hcompute_conv_stencil_2 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_2 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_2 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_1 (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil_1 (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil_1 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil (
    output [15:0] out_conv_stencil
);
assign out_conv_stencil = 16'h0000;
endmodule

module cu_op_hcompute_conv_stencil (
    input clk,
    output [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
hcompute_conv_stencil inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_5 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_5 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
hcompute_conv_stencil_5 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_4 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_4 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
hcompute_conv_stencil_4 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = inner_compute_out_conv_stencil;
endmodule

module hcompute_conv_stencil_3 (
    output [15:0] out_conv_stencil,
    input [15:0] in0_conv_stencil [0:0],
    input [15:0] in1_hw_input_global_wrapper_stencil [7:0],
    input [15:0] in2_hw_kernel_global_wrapper_stencil [7:0]
);
assign out_conv_stencil = 16'((16'(in2_hw_kernel_global_wrapper_stencil[0] * in1_hw_input_global_wrapper_stencil[0])) + (16'(in0_conv_stencil[0] + (16'((16'(in2_hw_kernel_global_wrapper_stencil[1] * in1_hw_input_global_wrapper_stencil[1])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[2] * in1_hw_input_global_wrapper_stencil[2])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[3] * in1_hw_input_global_wrapper_stencil[3])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[4] * in1_hw_input_global_wrapper_stencil[4])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[5] * in1_hw_input_global_wrapper_stencil[5])) + (16'((16'(in2_hw_kernel_global_wrapper_stencil[6] * in1_hw_input_global_wrapper_stencil[6])) + (16'(in2_hw_kernel_global_wrapper_stencil[7] * in1_hw_input_global_wrapper_stencil[7])))))))))))))))));
endmodule

module cu_op_hcompute_conv_stencil_3 (
    input clk,
    input [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    input [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0]
);
wire [15:0] inner_compute_out_conv_stencil;
wire [15:0] inner_compute_in0_conv_stencil [0:0];
wire [15:0] inner_compute_in1_hw_input_global_wrapper_stencil [7:0];
wire [15:0] inner_compute_in2_hw_kernel_global_wrapper_stencil [7:0];
assign inner_compute_in0_conv_stencil[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in1_hw_input_global_wrapper_stencil[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in1_hw_input_global_wrapper_stencil[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in1_hw_input_global_wrapper_stencil[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in1_hw_input_global_wrapper_stencil[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in1_hw_input_global_wrapper_stencil[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in1_hw_input_global_wrapper_stencil[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in1_hw_input_global_wrapper_stencil[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in1_hw_input_global_wrapper_stencil[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign inner_compute_in2_hw_kernel_global_wrapper_stencil[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
hcompute_conv_stencil_3 inner_compute (
    .out_conv_stencil(inner_compute_out_conv_stencil),
    .in0_conv_stencil(inner_compute_in0_conv_stencil),
    .in1_hw_input_global_wrapper_stencil(inner_compute_in1_hw_input_global_wrapper_stencil),
    .in2_hw_kernel_global_wrapper_stencil(inner_compute_in2_hw_kernel_global_wrapper_stencil)
);
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = inner_compute_out_conv_stencil;
endmodule

module corebit_reg #(
    parameter clk_posedge = 1,
    parameter init = 1
) (
    input clk,
    input in,
    output out
);
reg outReg = init;
always @(posedge clk) begin
  outReg <= in;
end
assign out = outReg;
endmodule

module array_delay_U30 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U31_in;
wire _U31_clk;
wire [15:0] _U31_out;
wire [15:0] _U32_in;
wire _U32_clk;
wire [15:0] _U32_out;
wire [15:0] _U33_in;
wire _U33_clk;
wire [15:0] _U33_out;
wire [15:0] _U34_in;
wire _U34_clk;
wire [15:0] _U34_out;
assign _U31_in = in[0];
assign _U31_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U31 (
    .in(_U31_in),
    .clk(_U31_clk),
    .out(_U31_out)
);
assign _U32_in = in[1];
assign _U32_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U32 (
    .in(_U32_in),
    .clk(_U32_clk),
    .out(_U32_out)
);
assign _U33_in = in[2];
assign _U33_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U33 (
    .in(_U33_in),
    .clk(_U33_clk),
    .out(_U33_out)
);
assign _U34_in = in[3];
assign _U34_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U34 (
    .in(_U34_in),
    .clk(_U34_clk),
    .out(_U34_out)
);
assign out[3] = _U34_out;
assign out[2] = _U33_out;
assign out[1] = _U32_out;
assign out[0] = _U31_out;
endmodule

module array_delay_U21 (
    input clk,
    input [15:0] in [3:0],
    output [15:0] out [3:0]
);
wire [15:0] _U22_in;
wire _U22_clk;
wire [15:0] _U22_out;
wire [15:0] _U23_in;
wire _U23_clk;
wire [15:0] _U23_out;
wire [15:0] _U24_in;
wire _U24_clk;
wire [15:0] _U24_out;
wire [15:0] _U25_in;
wire _U25_clk;
wire [15:0] _U25_out;
assign _U22_in = in[0];
assign _U22_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U22 (
    .in(_U22_in),
    .clk(_U22_clk),
    .out(_U22_out)
);
assign _U23_in = in[1];
assign _U23_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U23 (
    .in(_U23_in),
    .clk(_U23_clk),
    .out(_U23_out)
);
assign _U24_in = in[2];
assign _U24_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U24 (
    .in(_U24_in),
    .clk(_U24_clk),
    .out(_U24_out)
);
assign _U25_in = in[3];
assign _U25_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U25 (
    .in(_U25_in),
    .clk(_U25_clk),
    .out(_U25_out)
);
assign out[3] = _U25_out;
assign out[2] = _U24_out;
assign out[1] = _U23_out;
assign out[0] = _U22_out;
endmodule

module aff__U989 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U968 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module aff__U950 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U95 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0000);
endmodule

module aff__U933 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U918 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U897 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U879 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U862 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U847 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U83 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U826 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U808 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U791 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U776 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U755 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U737 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U720 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U705 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U684 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U666 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U649 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U634 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U63 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U613 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U595 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U578 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U563 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U542 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U524 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U507 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module aff__U492 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U45 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U435 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U420 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U399 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U381 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U361 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U343 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U329 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0002);
endmodule

module aff__U317 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U299 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U2907 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0017);
endmodule

module aff__U2889 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2869 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2851 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U284 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U2830 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0016);
endmodule

module aff__U2812 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2792 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2774 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2753 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0015);
endmodule

module aff__U2735 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2715 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2697 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2676 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0014);
endmodule

module aff__U2658 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2638 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U263 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2620 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2599 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0013);
endmodule

module aff__U2581 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2561 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2543 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2522 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0012);
endmodule

module aff__U2504 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2484 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2466 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U245 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2445 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0011);
endmodule

module aff__U2427 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2407 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2389 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2368 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0010);
endmodule

module aff__U2350 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2330 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2312 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2291 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000f);
endmodule

module aff__U2273 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2253 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U225 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U2235 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2214 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000e);
endmodule

module aff__U2196 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2176 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2158 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2137 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000d);
endmodule

module aff__U2119 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2099 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2081 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U207 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module aff__U2060 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000c);
endmodule

module aff__U2042 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U2022 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U2004 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1983 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000b);
endmodule

module aff__U1965 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1945 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U193 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + 16'h0001);
endmodule

module aff__U1927 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1906 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h000a);
endmodule

module aff__U1888 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1868 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1850 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1829 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0009);
endmodule

module aff__U1811 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U181 (
    output [15:0] out,
    input [15:0] d [2:0]
);
assign out = 16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001c * d[2])))) + 16'h0000);
endmodule

module aff__U1791 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1773 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1752 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0008);
endmodule

module aff__U1734 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1714 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1696 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1675 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1657 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1637 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U163 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + 16'h0000);
endmodule

module aff__U1619 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1598 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0006);
endmodule

module aff__U1580 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1560 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1542 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1521 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0005);
endmodule

module aff__U1503 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1483 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U148 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0001 * d[2])))) + (16'(16'h001c * d[3])))) + 16'h0000);
endmodule

module aff__U1465 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1444 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0004);
endmodule

module aff__U1426 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1406 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1388 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1367 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0003);
endmodule

module aff__U1349 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1329 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1311 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1290 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0002);
endmodule

module aff__U1272 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U127 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1252 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1234 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1213 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0001);
endmodule

module aff__U1195 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1175 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U1157 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1136 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1118 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module aff__U1098 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h0003 * d[4])))) + 16'h0000);
endmodule

module aff__U109 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001c * d[4])))) + 16'h0000);
endmodule

module conv_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    input [15:0] op_hcompute_conv_stencil_1_write [0:0],
    input [15:0] op_hcompute_conv_stencil_2_write [0:0],
    output [15:0] op_hcompute_conv_stencil_3_read [0:0],
    input [15:0] op_hcompute_conv_stencil_3_write [0:0],
    output [15:0] op_hcompute_conv_stencil_4_read [0:0],
    input [15:0] op_hcompute_conv_stencil_4_write [0:0],
    output [15:0] op_hcompute_conv_stencil_5_read [0:0],
    input [15:0] op_hcompute_conv_stencil_5_write [0:0],
    input [15:0] op_hcompute_conv_stencil_write [0:0],
    output [15:0] op_hcompute_hw_output_stencil_read [0:0]
);
wire [15:0] _U145_in;
wire _U145_clk;
wire [15:0] _U145_out;
wire [15:0] _U178_in;
wire _U178_clk;
wire [15:0] _U178_out;
wire [15:0] _U281_in;
wire _U281_clk;
wire [15:0] _U281_out;
wire [15:0] _U314_in;
wire _U314_clk;
wire [15:0] _U314_out;
wire [15:0] _U417_in;
wire _U417_clk;
wire [15:0] _U417_out;
wire [15:0] _U450_in;
wire _U450_clk;
wire [15:0] _U450_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_in_1;
wire [15:0] bank_0_write_addr_1;
wire bank_0_wen_1;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire [15:0] bank_0_data_out_1;
wire [15:0] bank_0_read_addr_1;
wire bank_0_ren_1;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_in_1;
wire [15:0] bank_1_write_addr_1;
wire bank_1_wen_1;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire [15:0] bank_1_data_out_1;
wire [15:0] bank_1_read_addr_1;
wire bank_1_ren_1;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_in_1;
wire [15:0] bank_2_write_addr_1;
wire bank_2_wen_1;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire [15:0] bank_2_data_out_1;
wire [15:0] bank_2_read_addr_1;
wire bank_2_ren_1;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d [4:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_d [2:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d [3:0];
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_out;
wire [15:0] bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d [3:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_43_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_25_net;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_7_net;
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_1_net;
wire eq_const_U107_out;
wire eq_const_U146_out;
wire eq_const_U205_out;
wire eq_const_U243_out;
wire eq_const_U282_out;
wire eq_const_U315_out;
wire eq_const_U341_out;
wire eq_const_U379_out;
wire eq_const_U418_out;
wire eq_const_U81_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d [4:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_d [2:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d [3:0];
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_out;
wire [15:0] inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d [3:0];
wire op_hcompute_conv_stencil_1_write_ctrl_clk;
wire op_hcompute_conv_stencil_1_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_1_write_ctrl_flush;
wire op_hcompute_conv_stencil_1_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_1_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_2_write_ctrl_clk;
wire op_hcompute_conv_stencil_2_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_2_write_ctrl_flush;
wire op_hcompute_conv_stencil_2_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_2_write_ctrl_d [2:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_3_write_ctrl_clk;
wire op_hcompute_conv_stencil_3_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_write_ctrl_flush;
wire op_hcompute_conv_stencil_3_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_write_ctrl_clk;
wire op_hcompute_conv_stencil_4_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_write_ctrl_flush;
wire op_hcompute_conv_stencil_4_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_write_ctrl_clk;
wire op_hcompute_conv_stencil_5_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_write_ctrl_flush;
wire op_hcompute_conv_stencil_5_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_write_ctrl_d [4:0];
wire op_hcompute_conv_stencil_write_ctrl_clk;
wire op_hcompute_conv_stencil_write_ctrl_rst_n;
wire op_hcompute_conv_stencil_write_ctrl_flush;
wire op_hcompute_conv_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_write_ctrl_d [2:0];
wire op_hcompute_hw_output_stencil_read_ctrl_clk;
wire op_hcompute_hw_output_stencil_read_ctrl_rst_n;
wire op_hcompute_hw_output_stencil_read_ctrl_flush;
wire op_hcompute_hw_output_stencil_read_ctrl_valid;
wire [15:0] op_hcompute_hw_output_stencil_read_ctrl_d [3:0];
assign _U145_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_out;
assign _U145_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U145 (
    .in(_U145_in),
    .clk(_U145_clk),
    .out(_U145_out)
);
assign _U178_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_out;
assign _U178_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U178 (
    .in(_U178_in),
    .clk(_U178_clk),
    .out(_U178_out)
);
assign _U281_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_out;
assign _U281_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U281 (
    .in(_U281_in),
    .clk(_U281_clk),
    .out(_U281_out)
);
assign _U314_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_out;
assign _U314_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U314 (
    .in(_U314_in),
    .clk(_U314_clk),
    .out(_U314_out)
);
assign _U417_in = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_out;
assign _U417_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U417 (
    .in(_U417_in),
    .clk(_U417_clk),
    .out(_U417_out)
);
assign _U450_in = bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_out;
assign _U450_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U450 (
    .in(_U450_in),
    .clk(_U450_clk),
    .out(_U450_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_conv_stencil_3_write[0];
assign bank_0_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_out;
assign bank_0_wen_0 = op_hcompute_conv_stencil_3_write_ctrl_valid;
assign bank_0_data_in_1 = op_hcompute_conv_stencil_write[0];
assign bank_0_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_out;
assign bank_0_wen_1 = op_hcompute_conv_stencil_write_ctrl_valid;
assign bank_0_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
assign bank_0_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_out;
assign bank_0_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_in_1(bank_0_data_in_1),
    .write_addr_1(bank_0_write_addr_1),
    .wen_1(bank_0_wen_1),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0),
    .data_out_1(bank_0_data_out_1),
    .read_addr_1(bank_0_read_addr_1),
    .ren_1(bank_0_ren_1)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_conv_stencil_1_write[0];
assign bank_1_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_out;
assign bank_1_wen_0 = op_hcompute_conv_stencil_1_write_ctrl_valid;
assign bank_1_data_in_1 = op_hcompute_conv_stencil_4_write[0];
assign bank_1_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_out;
assign bank_1_wen_1 = op_hcompute_conv_stencil_4_write_ctrl_valid;
assign bank_1_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
assign bank_1_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_out;
assign bank_1_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_in_1(bank_1_data_in_1),
    .write_addr_1(bank_1_write_addr_1),
    .wen_1(bank_1_wen_1),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0),
    .data_out_1(bank_1_data_out_1),
    .read_addr_1(bank_1_read_addr_1),
    .ren_1(bank_1_ren_1)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_conv_stencil_2_write[0];
assign bank_2_write_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_out;
assign bank_2_wen_0 = op_hcompute_conv_stencil_2_write_ctrl_valid;
assign bank_2_data_in_1 = op_hcompute_conv_stencil_5_write[0];
assign bank_2_write_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_out;
assign bank_2_wen_1 = op_hcompute_conv_stencil_5_write_ctrl_valid;
assign bank_2_read_addr_0 = inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
assign bank_2_read_addr_1 = inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_out;
assign bank_2_ren_1 = op_hcompute_hw_output_stencil_read_ctrl_valid;
cgralib_Mem_amber__IDconv_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs2__num_outputs2__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_in_1(bank_2_data_in_1),
    .write_addr_1(bank_2_write_addr_1),
    .wen_1(bank_2_wen_1),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0),
    .data_out_1(bank_2_data_out_1),
    .read_addr_1(bank_2_read_addr_1),
    .ren_1(bank_2_ren_1)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U193 bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U329 bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U63 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U127 bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_3_43_U144_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U225 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U263 bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_4_25_U280_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U361 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U399 bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_5_7_U416_d)
);
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U95 bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106 (
    .out(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_out),
    .d(bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U163 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U177_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U299 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U313_d)
);
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U435 bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449 (
    .out(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_out),
    .d(bank_selector_conv_stencil_op_hcompute_hw_output_stencil_1_U449_d)
);
assign conv_stencil_op_hcompute_conv_stencil_3_43_net = bank_0_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_4_25_net = bank_1_data_out_0;
assign conv_stencil_op_hcompute_conv_stencil_5_7_net = bank_2_data_out_0;
assign conv_stencil_op_hcompute_hw_output_stencil_1_net = _U178_out == 16'h0000 ? bank_0_data_out_1 : _U450_out == 16'h0002 ? bank_2_data_out_1 : bank_1_data_out_1;
assign eq_const_U107_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_62_U106_out == 16'h0000;
assign eq_const_U146_out = _U145_out == 16'h0000;
assign eq_const_U205_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_1_61_U204_out == 16'h0001;
assign eq_const_U243_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_4_24_U242_out == 16'h0001;
assign eq_const_U282_out = _U281_out == 16'h0001;
assign eq_const_U315_out = _U314_out == 16'h0001;
assign eq_const_U341_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_2_60_U340_out == 16'h0002;
assign eq_const_U379_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_5_6_U378_out == 16'h0002;
assign eq_const_U418_out = _U417_out == 16'h0002;
assign eq_const_U81_out = bank_selector_conv_stencil_op_hcompute_conv_stencil_3_42_U80_out == 16'h0000;
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_d[2] = op_hcompute_conv_stencil_1_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_d[1] = op_hcompute_conv_stencil_1_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_d[0] = op_hcompute_conv_stencil_1_write_ctrl_d[0];
aff__U181 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_1_61_U192_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_d[2] = op_hcompute_conv_stencil_2_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_d[1] = op_hcompute_conv_stencil_2_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_d[0] = op_hcompute_conv_stencil_2_write_ctrl_d[0];
aff__U317 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_2_60_U328_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d[4] = op_hcompute_conv_stencil_3_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d[3] = op_hcompute_conv_stencil_3_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d[2] = op_hcompute_conv_stencil_3_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d[1] = op_hcompute_conv_stencil_3_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d[0] = op_hcompute_conv_stencil_3_write_ctrl_d[0];
aff__U45 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_42_U62_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U109 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_3_43_U126_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d[4] = op_hcompute_conv_stencil_4_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d[3] = op_hcompute_conv_stencil_4_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d[2] = op_hcompute_conv_stencil_4_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d[1] = op_hcompute_conv_stencil_4_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d[0] = op_hcompute_conv_stencil_4_write_ctrl_d[0];
aff__U207 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_24_U224_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U245 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_4_25_U262_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[4] = op_hcompute_conv_stencil_5_write_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[3] = op_hcompute_conv_stencil_5_write_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[2] = op_hcompute_conv_stencil_5_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[1] = op_hcompute_conv_stencil_5_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d[0] = op_hcompute_conv_stencil_5_write_ctrl_d[0];
aff__U343 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_6_U360_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U381 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_5_7_U398_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_d[2] = op_hcompute_conv_stencil_write_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_d[1] = op_hcompute_conv_stencil_write_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_d[0] = op_hcompute_conv_stencil_write_ctrl_d[0];
aff__U83 inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_conv_stencil_62_U94_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U148 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U162_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U284 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U298_d)
);
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d[3] = op_hcompute_hw_output_stencil_read_ctrl_d[3];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d[2] = op_hcompute_hw_output_stencil_read_ctrl_d[2];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d[1] = op_hcompute_hw_output_stencil_read_ctrl_d[1];
assign inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d[0] = op_hcompute_hw_output_stencil_read_ctrl_d[0];
aff__U420 inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434 (
    .out(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_out),
    .d(inner_bank_offsetconv_stencil_op_hcompute_hw_output_stencil_1_U434_d)
);
assign op_hcompute_conv_stencil_1_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_1_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_1_write_ctrl_flush = flush;
affine_controller__U35 op_hcompute_conv_stencil_1_write_ctrl (
    .clk(op_hcompute_conv_stencil_1_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_1_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_1_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_1_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_1_write_ctrl_d)
);
assign op_hcompute_conv_stencil_2_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_2_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_2_write_ctrl_flush = flush;
affine_controller__U36 op_hcompute_conv_stencil_2_write_ctrl (
    .clk(op_hcompute_conv_stencil_2_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_2_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_2_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_2_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_2_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U37 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_write_ctrl_flush = flush;
affine_controller__U38 op_hcompute_conv_stencil_3_write_ctrl (
    .clk(op_hcompute_conv_stencil_3_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_write_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U39 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_write_ctrl_flush = flush;
affine_controller__U40 op_hcompute_conv_stencil_4_write_ctrl (
    .clk(op_hcompute_conv_stencil_4_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_write_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U41 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_write_ctrl_flush = flush;
affine_controller__U42 op_hcompute_conv_stencil_5_write_ctrl (
    .clk(op_hcompute_conv_stencil_5_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_write_ctrl_d)
);
assign op_hcompute_conv_stencil_write_ctrl_clk = clk;
assign op_hcompute_conv_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_write_ctrl_flush = flush;
affine_controller__U43 op_hcompute_conv_stencil_write_ctrl (
    .clk(op_hcompute_conv_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_write_ctrl_flush),
    .valid(op_hcompute_conv_stencil_write_ctrl_valid),
    .d(op_hcompute_conv_stencil_write_ctrl_d)
);
assign op_hcompute_hw_output_stencil_read_ctrl_clk = clk;
assign op_hcompute_hw_output_stencil_read_ctrl_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_read_ctrl_flush = flush;
affine_controller__U44 op_hcompute_hw_output_stencil_read_ctrl (
    .clk(op_hcompute_hw_output_stencil_read_ctrl_clk),
    .rst_n(op_hcompute_hw_output_stencil_read_ctrl_rst_n),
    .flush(op_hcompute_hw_output_stencil_read_ctrl_flush),
    .valid(op_hcompute_hw_output_stencil_read_ctrl_valid),
    .d(op_hcompute_hw_output_stencil_read_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_43_net;
assign op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_25_net;
assign op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_7_net;
assign op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_1_net;
endmodule

module aff__U1080 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h0003 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0000);
endmodule

module hw_kernel_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1154_in;
wire _U1154_clk;
wire [15:0] _U1154_out;
wire [15:0] _U1231_in;
wire _U1231_clk;
wire [15:0] _U1231_out;
wire [15:0] _U1308_in;
wire _U1308_clk;
wire [15:0] _U1308_out;
wire [15:0] _U1385_in;
wire _U1385_clk;
wire [15:0] _U1385_out;
wire [15:0] _U1462_in;
wire _U1462_clk;
wire [15:0] _U1462_out;
wire [15:0] _U1539_in;
wire _U1539_clk;
wire [15:0] _U1539_out;
wire [15:0] _U1616_in;
wire _U1616_clk;
wire [15:0] _U1616_out;
wire [15:0] _U1693_in;
wire _U1693_clk;
wire [15:0] _U1693_out;
wire [15:0] _U1770_in;
wire _U1770_clk;
wire [15:0] _U1770_out;
wire [15:0] _U1847_in;
wire _U1847_clk;
wire [15:0] _U1847_out;
wire [15:0] _U1924_in;
wire _U1924_clk;
wire [15:0] _U1924_out;
wire [15:0] _U2001_in;
wire _U2001_clk;
wire [15:0] _U2001_out;
wire [15:0] _U2078_in;
wire _U2078_clk;
wire [15:0] _U2078_out;
wire [15:0] _U2155_in;
wire _U2155_clk;
wire [15:0] _U2155_out;
wire [15:0] _U2232_in;
wire _U2232_clk;
wire [15:0] _U2232_out;
wire [15:0] _U2309_in;
wire _U2309_clk;
wire [15:0] _U2309_out;
wire [15:0] _U2386_in;
wire _U2386_clk;
wire [15:0] _U2386_out;
wire [15:0] _U2463_in;
wire _U2463_clk;
wire [15:0] _U2463_out;
wire [15:0] _U2540_in;
wire _U2540_clk;
wire [15:0] _U2540_out;
wire [15:0] _U2617_in;
wire _U2617_clk;
wire [15:0] _U2617_out;
wire [15:0] _U2694_in;
wire _U2694_clk;
wire [15:0] _U2694_out;
wire [15:0] _U2771_in;
wire _U2771_clk;
wire [15:0] _U2771_out;
wire [15:0] _U2848_in;
wire _U2848_clk;
wire [15:0] _U2848_out;
wire [15:0] _U2925_in;
wire _U2925_clk;
wire [15:0] _U2925_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_10_rst_n;
wire bank_10_chain_chain_en;
wire bank_10_clk_en;
wire bank_10_clk;
wire [15:0] bank_10_chain_data_in;
wire [15:0] bank_10_chain_data_out;
wire [15:0] bank_10_data_in_0;
wire [15:0] bank_10_write_addr_0;
wire bank_10_wen_0;
wire [15:0] bank_10_data_out_0;
wire [15:0] bank_10_read_addr_0;
wire bank_10_ren_0;
wire bank_11_rst_n;
wire bank_11_chain_chain_en;
wire bank_11_clk_en;
wire bank_11_clk;
wire [15:0] bank_11_chain_data_in;
wire [15:0] bank_11_chain_data_out;
wire [15:0] bank_11_data_in_0;
wire [15:0] bank_11_write_addr_0;
wire bank_11_wen_0;
wire [15:0] bank_11_data_out_0;
wire [15:0] bank_11_read_addr_0;
wire bank_11_ren_0;
wire bank_12_rst_n;
wire bank_12_chain_chain_en;
wire bank_12_clk_en;
wire bank_12_clk;
wire [15:0] bank_12_chain_data_in;
wire [15:0] bank_12_chain_data_out;
wire [15:0] bank_12_data_in_0;
wire [15:0] bank_12_write_addr_0;
wire bank_12_wen_0;
wire [15:0] bank_12_data_out_0;
wire [15:0] bank_12_read_addr_0;
wire bank_12_ren_0;
wire bank_13_rst_n;
wire bank_13_chain_chain_en;
wire bank_13_clk_en;
wire bank_13_clk;
wire [15:0] bank_13_chain_data_in;
wire [15:0] bank_13_chain_data_out;
wire [15:0] bank_13_data_in_0;
wire [15:0] bank_13_write_addr_0;
wire bank_13_wen_0;
wire [15:0] bank_13_data_out_0;
wire [15:0] bank_13_read_addr_0;
wire bank_13_ren_0;
wire bank_14_rst_n;
wire bank_14_chain_chain_en;
wire bank_14_clk_en;
wire bank_14_clk;
wire [15:0] bank_14_chain_data_in;
wire [15:0] bank_14_chain_data_out;
wire [15:0] bank_14_data_in_0;
wire [15:0] bank_14_write_addr_0;
wire bank_14_wen_0;
wire [15:0] bank_14_data_out_0;
wire [15:0] bank_14_read_addr_0;
wire bank_14_ren_0;
wire bank_15_rst_n;
wire bank_15_chain_chain_en;
wire bank_15_clk_en;
wire bank_15_clk;
wire [15:0] bank_15_chain_data_in;
wire [15:0] bank_15_chain_data_out;
wire [15:0] bank_15_data_in_0;
wire [15:0] bank_15_write_addr_0;
wire bank_15_wen_0;
wire [15:0] bank_15_data_out_0;
wire [15:0] bank_15_read_addr_0;
wire bank_15_ren_0;
wire bank_16_rst_n;
wire bank_16_chain_chain_en;
wire bank_16_clk_en;
wire bank_16_clk;
wire [15:0] bank_16_chain_data_in;
wire [15:0] bank_16_chain_data_out;
wire [15:0] bank_16_data_in_0;
wire [15:0] bank_16_write_addr_0;
wire bank_16_wen_0;
wire [15:0] bank_16_data_out_0;
wire [15:0] bank_16_read_addr_0;
wire bank_16_ren_0;
wire bank_17_rst_n;
wire bank_17_chain_chain_en;
wire bank_17_clk_en;
wire bank_17_clk;
wire [15:0] bank_17_chain_data_in;
wire [15:0] bank_17_chain_data_out;
wire [15:0] bank_17_data_in_0;
wire [15:0] bank_17_write_addr_0;
wire bank_17_wen_0;
wire [15:0] bank_17_data_out_0;
wire [15:0] bank_17_read_addr_0;
wire bank_17_ren_0;
wire bank_18_rst_n;
wire bank_18_chain_chain_en;
wire bank_18_clk_en;
wire bank_18_clk;
wire [15:0] bank_18_chain_data_in;
wire [15:0] bank_18_chain_data_out;
wire [15:0] bank_18_data_in_0;
wire [15:0] bank_18_write_addr_0;
wire bank_18_wen_0;
wire [15:0] bank_18_data_out_0;
wire [15:0] bank_18_read_addr_0;
wire bank_18_ren_0;
wire bank_19_rst_n;
wire bank_19_chain_chain_en;
wire bank_19_clk_en;
wire bank_19_clk;
wire [15:0] bank_19_chain_data_in;
wire [15:0] bank_19_chain_data_out;
wire [15:0] bank_19_data_in_0;
wire [15:0] bank_19_write_addr_0;
wire bank_19_wen_0;
wire [15:0] bank_19_data_out_0;
wire [15:0] bank_19_read_addr_0;
wire bank_19_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_20_rst_n;
wire bank_20_chain_chain_en;
wire bank_20_clk_en;
wire bank_20_clk;
wire [15:0] bank_20_chain_data_in;
wire [15:0] bank_20_chain_data_out;
wire [15:0] bank_20_data_in_0;
wire [15:0] bank_20_write_addr_0;
wire bank_20_wen_0;
wire [15:0] bank_20_data_out_0;
wire [15:0] bank_20_read_addr_0;
wire bank_20_ren_0;
wire bank_21_rst_n;
wire bank_21_chain_chain_en;
wire bank_21_clk_en;
wire bank_21_clk;
wire [15:0] bank_21_chain_data_in;
wire [15:0] bank_21_chain_data_out;
wire [15:0] bank_21_data_in_0;
wire [15:0] bank_21_write_addr_0;
wire bank_21_wen_0;
wire [15:0] bank_21_data_out_0;
wire [15:0] bank_21_read_addr_0;
wire bank_21_ren_0;
wire bank_22_rst_n;
wire bank_22_chain_chain_en;
wire bank_22_clk_en;
wire bank_22_clk;
wire [15:0] bank_22_chain_data_in;
wire [15:0] bank_22_chain_data_out;
wire [15:0] bank_22_data_in_0;
wire [15:0] bank_22_write_addr_0;
wire bank_22_wen_0;
wire [15:0] bank_22_data_out_0;
wire [15:0] bank_22_read_addr_0;
wire bank_22_ren_0;
wire bank_23_rst_n;
wire bank_23_chain_chain_en;
wire bank_23_clk_en;
wire bank_23_clk;
wire [15:0] bank_23_chain_data_in;
wire [15:0] bank_23_chain_data_out;
wire [15:0] bank_23_data_in_0;
wire [15:0] bank_23_write_addr_0;
wire bank_23_wen_0;
wire [15:0] bank_23_data_out_0;
wire [15:0] bank_23_read_addr_0;
wire bank_23_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire bank_8_rst_n;
wire bank_8_chain_chain_en;
wire bank_8_clk_en;
wire bank_8_clk;
wire [15:0] bank_8_chain_data_in;
wire [15:0] bank_8_chain_data_out;
wire [15:0] bank_8_data_in_0;
wire [15:0] bank_8_write_addr_0;
wire bank_8_wen_0;
wire [15:0] bank_8_data_out_0;
wire [15:0] bank_8_read_addr_0;
wire bank_8_ren_0;
wire bank_9_rst_n;
wire bank_9_chain_chain_en;
wire bank_9_clk_en;
wire bank_9_clk;
wire [15:0] bank_9_chain_data_in;
wire [15:0] bank_9_chain_data_out;
wire [15:0] bank_9_data_in_0;
wire [15:0] bank_9_write_addr_0;
wire bank_9_wen_0;
wire [15:0] bank_9_data_out_0;
wire [15:0] bank_9_read_addr_0;
wire bank_9_ren_0;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d [4:0];
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out;
wire [15:0] bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d [4:0];
wire eq_const_U1155_out;
wire eq_const_U1232_out;
wire eq_const_U1309_out;
wire eq_const_U1386_out;
wire eq_const_U1463_out;
wire eq_const_U1540_out;
wire eq_const_U1617_out;
wire eq_const_U1694_out;
wire eq_const_U1771_out;
wire eq_const_U1848_out;
wire eq_const_U1925_out;
wire eq_const_U2002_out;
wire eq_const_U2079_out;
wire eq_const_U2156_out;
wire eq_const_U2233_out;
wire eq_const_U2310_out;
wire eq_const_U2387_out;
wire eq_const_U2464_out;
wire eq_const_U2541_out;
wire eq_const_U2618_out;
wire eq_const_U2695_out;
wire eq_const_U2772_out;
wire eq_const_U2849_out;
wire eq_const_U2926_out;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d [4:0];
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_out;
wire [15:0] inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d [4:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_4_read_ctrl_clk;
wire op_hcompute_conv_stencil_4_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_4_read_ctrl_flush;
wire op_hcompute_conv_stencil_4_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_4_read_ctrl_d [4:0];
wire op_hcompute_conv_stencil_5_read_ctrl_clk;
wire op_hcompute_conv_stencil_5_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_5_read_ctrl_flush;
wire op_hcompute_conv_stencil_5_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_5_read_ctrl_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d [4:0];
assign _U1154_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_out;
assign _U1154_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1154 (
    .in(_U1154_in),
    .clk(_U1154_clk),
    .out(_U1154_out)
);
assign _U1231_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_out;
assign _U1231_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1231 (
    .in(_U1231_in),
    .clk(_U1231_clk),
    .out(_U1231_out)
);
assign _U1308_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_out;
assign _U1308_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1308 (
    .in(_U1308_in),
    .clk(_U1308_clk),
    .out(_U1308_out)
);
assign _U1385_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_out;
assign _U1385_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1385 (
    .in(_U1385_in),
    .clk(_U1385_clk),
    .out(_U1385_out)
);
assign _U1462_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_out;
assign _U1462_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1462 (
    .in(_U1462_in),
    .clk(_U1462_clk),
    .out(_U1462_out)
);
assign _U1539_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_out;
assign _U1539_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1539 (
    .in(_U1539_in),
    .clk(_U1539_clk),
    .out(_U1539_out)
);
assign _U1616_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_out;
assign _U1616_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1616 (
    .in(_U1616_in),
    .clk(_U1616_clk),
    .out(_U1616_out)
);
assign _U1693_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_out;
assign _U1693_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1693 (
    .in(_U1693_in),
    .clk(_U1693_clk),
    .out(_U1693_out)
);
assign _U1770_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_out;
assign _U1770_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1770 (
    .in(_U1770_in),
    .clk(_U1770_clk),
    .out(_U1770_out)
);
assign _U1847_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_out;
assign _U1847_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1847 (
    .in(_U1847_in),
    .clk(_U1847_clk),
    .out(_U1847_out)
);
assign _U1924_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_out;
assign _U1924_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1924 (
    .in(_U1924_in),
    .clk(_U1924_clk),
    .out(_U1924_out)
);
assign _U2001_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_out;
assign _U2001_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2001 (
    .in(_U2001_in),
    .clk(_U2001_clk),
    .out(_U2001_out)
);
assign _U2078_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_out;
assign _U2078_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2078 (
    .in(_U2078_in),
    .clk(_U2078_clk),
    .out(_U2078_out)
);
assign _U2155_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_out;
assign _U2155_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2155 (
    .in(_U2155_in),
    .clk(_U2155_clk),
    .out(_U2155_out)
);
assign _U2232_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_out;
assign _U2232_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2232 (
    .in(_U2232_in),
    .clk(_U2232_clk),
    .out(_U2232_out)
);
assign _U2309_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_out;
assign _U2309_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2309 (
    .in(_U2309_in),
    .clk(_U2309_clk),
    .out(_U2309_out)
);
assign _U2386_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_out;
assign _U2386_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2386 (
    .in(_U2386_in),
    .clk(_U2386_clk),
    .out(_U2386_out)
);
assign _U2463_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_out;
assign _U2463_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2463 (
    .in(_U2463_in),
    .clk(_U2463_clk),
    .out(_U2463_out)
);
assign _U2540_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_out;
assign _U2540_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2540 (
    .in(_U2540_in),
    .clk(_U2540_clk),
    .out(_U2540_out)
);
assign _U2617_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_out;
assign _U2617_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2617 (
    .in(_U2617_in),
    .clk(_U2617_clk),
    .out(_U2617_out)
);
assign _U2694_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_out;
assign _U2694_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2694 (
    .in(_U2694_in),
    .clk(_U2694_clk),
    .out(_U2694_out)
);
assign _U2771_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_out;
assign _U2771_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2771 (
    .in(_U2771_in),
    .clk(_U2771_clk),
    .out(_U2771_out)
);
assign _U2848_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_out;
assign _U2848_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2848 (
    .in(_U2848_in),
    .clk(_U2848_clk),
    .out(_U2848_out)
);
assign _U2925_in = bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_out;
assign _U2925_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U2925 (
    .in(_U2925_in),
    .clk(_U2925_clk),
    .out(_U2925_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_out;
assign bank_0_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_out;
assign bank_1_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_10_rst_n = rst_n;
assign bank_10_chain_chain_en = 1'b0;
assign bank_10_clk_en = 1'b1;
assign bank_10_clk = clk;
assign bank_10_chain_data_in = 16'h0000;
assign bank_10_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_10_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_out;
assign bank_10_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_out == 16'h000a);
assign bank_10_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_out;
assign bank_10_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_10__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_10 (
    .rst_n(bank_10_rst_n),
    .chain_chain_en(bank_10_chain_chain_en),
    .clk_en(bank_10_clk_en),
    .clk(bank_10_clk),
    .chain_data_in(bank_10_chain_data_in),
    .chain_data_out(bank_10_chain_data_out),
    .data_in_0(bank_10_data_in_0),
    .write_addr_0(bank_10_write_addr_0),
    .wen_0(bank_10_wen_0),
    .data_out_0(bank_10_data_out_0),
    .read_addr_0(bank_10_read_addr_0),
    .ren_0(bank_10_ren_0)
);
assign bank_11_rst_n = rst_n;
assign bank_11_chain_chain_en = 1'b0;
assign bank_11_clk_en = 1'b1;
assign bank_11_clk = clk;
assign bank_11_chain_data_in = 16'h0000;
assign bank_11_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_11_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out;
assign bank_11_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_out == 16'h000b);
assign bank_11_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_out;
assign bank_11_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_11__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_11 (
    .rst_n(bank_11_rst_n),
    .chain_chain_en(bank_11_chain_chain_en),
    .clk_en(bank_11_clk_en),
    .clk(bank_11_clk),
    .chain_data_in(bank_11_chain_data_in),
    .chain_data_out(bank_11_chain_data_out),
    .data_in_0(bank_11_data_in_0),
    .write_addr_0(bank_11_write_addr_0),
    .wen_0(bank_11_wen_0),
    .data_out_0(bank_11_data_out_0),
    .read_addr_0(bank_11_read_addr_0),
    .ren_0(bank_11_ren_0)
);
assign bank_12_rst_n = rst_n;
assign bank_12_chain_chain_en = 1'b0;
assign bank_12_clk_en = 1'b1;
assign bank_12_clk = clk;
assign bank_12_chain_data_in = 16'h0000;
assign bank_12_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_12_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_out;
assign bank_12_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_out == 16'h000c);
assign bank_12_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_out;
assign bank_12_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_12__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_12 (
    .rst_n(bank_12_rst_n),
    .chain_chain_en(bank_12_chain_chain_en),
    .clk_en(bank_12_clk_en),
    .clk(bank_12_clk),
    .chain_data_in(bank_12_chain_data_in),
    .chain_data_out(bank_12_chain_data_out),
    .data_in_0(bank_12_data_in_0),
    .write_addr_0(bank_12_write_addr_0),
    .wen_0(bank_12_wen_0),
    .data_out_0(bank_12_data_out_0),
    .read_addr_0(bank_12_read_addr_0),
    .ren_0(bank_12_ren_0)
);
assign bank_13_rst_n = rst_n;
assign bank_13_chain_chain_en = 1'b0;
assign bank_13_clk_en = 1'b1;
assign bank_13_clk = clk;
assign bank_13_chain_data_in = 16'h0000;
assign bank_13_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_13_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_out;
assign bank_13_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_out == 16'h000d);
assign bank_13_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_out;
assign bank_13_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_13__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_13 (
    .rst_n(bank_13_rst_n),
    .chain_chain_en(bank_13_chain_chain_en),
    .clk_en(bank_13_clk_en),
    .clk(bank_13_clk),
    .chain_data_in(bank_13_chain_data_in),
    .chain_data_out(bank_13_chain_data_out),
    .data_in_0(bank_13_data_in_0),
    .write_addr_0(bank_13_write_addr_0),
    .wen_0(bank_13_wen_0),
    .data_out_0(bank_13_data_out_0),
    .read_addr_0(bank_13_read_addr_0),
    .ren_0(bank_13_ren_0)
);
assign bank_14_rst_n = rst_n;
assign bank_14_chain_chain_en = 1'b0;
assign bank_14_clk_en = 1'b1;
assign bank_14_clk = clk;
assign bank_14_chain_data_in = 16'h0000;
assign bank_14_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_14_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_out;
assign bank_14_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_out == 16'h000e);
assign bank_14_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_out;
assign bank_14_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_14__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_14 (
    .rst_n(bank_14_rst_n),
    .chain_chain_en(bank_14_chain_chain_en),
    .clk_en(bank_14_clk_en),
    .clk(bank_14_clk),
    .chain_data_in(bank_14_chain_data_in),
    .chain_data_out(bank_14_chain_data_out),
    .data_in_0(bank_14_data_in_0),
    .write_addr_0(bank_14_write_addr_0),
    .wen_0(bank_14_wen_0),
    .data_out_0(bank_14_data_out_0),
    .read_addr_0(bank_14_read_addr_0),
    .ren_0(bank_14_ren_0)
);
assign bank_15_rst_n = rst_n;
assign bank_15_chain_chain_en = 1'b0;
assign bank_15_clk_en = 1'b1;
assign bank_15_clk = clk;
assign bank_15_chain_data_in = 16'h0000;
assign bank_15_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_15_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_out;
assign bank_15_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_out == 16'h000f);
assign bank_15_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_out;
assign bank_15_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_15__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_15 (
    .rst_n(bank_15_rst_n),
    .chain_chain_en(bank_15_chain_chain_en),
    .clk_en(bank_15_clk_en),
    .clk(bank_15_clk),
    .chain_data_in(bank_15_chain_data_in),
    .chain_data_out(bank_15_chain_data_out),
    .data_in_0(bank_15_data_in_0),
    .write_addr_0(bank_15_write_addr_0),
    .wen_0(bank_15_wen_0),
    .data_out_0(bank_15_data_out_0),
    .read_addr_0(bank_15_read_addr_0),
    .ren_0(bank_15_ren_0)
);
assign bank_16_rst_n = rst_n;
assign bank_16_chain_chain_en = 1'b0;
assign bank_16_clk_en = 1'b1;
assign bank_16_clk = clk;
assign bank_16_chain_data_in = 16'h0000;
assign bank_16_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_16_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_out;
assign bank_16_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_out == 16'h0010);
assign bank_16_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_out;
assign bank_16_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_16__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_16 (
    .rst_n(bank_16_rst_n),
    .chain_chain_en(bank_16_chain_chain_en),
    .clk_en(bank_16_clk_en),
    .clk(bank_16_clk),
    .chain_data_in(bank_16_chain_data_in),
    .chain_data_out(bank_16_chain_data_out),
    .data_in_0(bank_16_data_in_0),
    .write_addr_0(bank_16_write_addr_0),
    .wen_0(bank_16_wen_0),
    .data_out_0(bank_16_data_out_0),
    .read_addr_0(bank_16_read_addr_0),
    .ren_0(bank_16_ren_0)
);
assign bank_17_rst_n = rst_n;
assign bank_17_chain_chain_en = 1'b0;
assign bank_17_clk_en = 1'b1;
assign bank_17_clk = clk;
assign bank_17_chain_data_in = 16'h0000;
assign bank_17_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_17_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out;
assign bank_17_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out == 16'h0011);
assign bank_17_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_out;
assign bank_17_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_17__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_17 (
    .rst_n(bank_17_rst_n),
    .chain_chain_en(bank_17_chain_chain_en),
    .clk_en(bank_17_clk_en),
    .clk(bank_17_clk),
    .chain_data_in(bank_17_chain_data_in),
    .chain_data_out(bank_17_chain_data_out),
    .data_in_0(bank_17_data_in_0),
    .write_addr_0(bank_17_write_addr_0),
    .wen_0(bank_17_wen_0),
    .data_out_0(bank_17_data_out_0),
    .read_addr_0(bank_17_read_addr_0),
    .ren_0(bank_17_ren_0)
);
assign bank_18_rst_n = rst_n;
assign bank_18_chain_chain_en = 1'b0;
assign bank_18_clk_en = 1'b1;
assign bank_18_clk = clk;
assign bank_18_chain_data_in = 16'h0000;
assign bank_18_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_18_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_out;
assign bank_18_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_out == 16'h0012);
assign bank_18_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_out;
assign bank_18_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_18__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_18 (
    .rst_n(bank_18_rst_n),
    .chain_chain_en(bank_18_chain_chain_en),
    .clk_en(bank_18_clk_en),
    .clk(bank_18_clk),
    .chain_data_in(bank_18_chain_data_in),
    .chain_data_out(bank_18_chain_data_out),
    .data_in_0(bank_18_data_in_0),
    .write_addr_0(bank_18_write_addr_0),
    .wen_0(bank_18_wen_0),
    .data_out_0(bank_18_data_out_0),
    .read_addr_0(bank_18_read_addr_0),
    .ren_0(bank_18_ren_0)
);
assign bank_19_rst_n = rst_n;
assign bank_19_chain_chain_en = 1'b0;
assign bank_19_clk_en = 1'b1;
assign bank_19_clk = clk;
assign bank_19_chain_data_in = 16'h0000;
assign bank_19_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_19_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_out;
assign bank_19_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_out == 16'h0013);
assign bank_19_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_out;
assign bank_19_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_19__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_19 (
    .rst_n(bank_19_rst_n),
    .chain_chain_en(bank_19_chain_chain_en),
    .clk_en(bank_19_clk_en),
    .clk(bank_19_clk),
    .chain_data_in(bank_19_chain_data_in),
    .chain_data_out(bank_19_chain_data_out),
    .data_in_0(bank_19_data_in_0),
    .write_addr_0(bank_19_write_addr_0),
    .wen_0(bank_19_wen_0),
    .data_out_0(bank_19_data_out_0),
    .read_addr_0(bank_19_read_addr_0),
    .ren_0(bank_19_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_out;
assign bank_2_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_20_rst_n = rst_n;
assign bank_20_chain_chain_en = 1'b0;
assign bank_20_clk_en = 1'b1;
assign bank_20_clk = clk;
assign bank_20_chain_data_in = 16'h0000;
assign bank_20_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_20_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_out;
assign bank_20_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_out == 16'h0014);
assign bank_20_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_out;
assign bank_20_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_20__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_20 (
    .rst_n(bank_20_rst_n),
    .chain_chain_en(bank_20_chain_chain_en),
    .clk_en(bank_20_clk_en),
    .clk(bank_20_clk),
    .chain_data_in(bank_20_chain_data_in),
    .chain_data_out(bank_20_chain_data_out),
    .data_in_0(bank_20_data_in_0),
    .write_addr_0(bank_20_write_addr_0),
    .wen_0(bank_20_wen_0),
    .data_out_0(bank_20_data_out_0),
    .read_addr_0(bank_20_read_addr_0),
    .ren_0(bank_20_ren_0)
);
assign bank_21_rst_n = rst_n;
assign bank_21_chain_chain_en = 1'b0;
assign bank_21_clk_en = 1'b1;
assign bank_21_clk = clk;
assign bank_21_chain_data_in = 16'h0000;
assign bank_21_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_21_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_out;
assign bank_21_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_out == 16'h0015);
assign bank_21_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_out;
assign bank_21_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_21__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_21 (
    .rst_n(bank_21_rst_n),
    .chain_chain_en(bank_21_chain_chain_en),
    .clk_en(bank_21_clk_en),
    .clk(bank_21_clk),
    .chain_data_in(bank_21_chain_data_in),
    .chain_data_out(bank_21_chain_data_out),
    .data_in_0(bank_21_data_in_0),
    .write_addr_0(bank_21_write_addr_0),
    .wen_0(bank_21_wen_0),
    .data_out_0(bank_21_data_out_0),
    .read_addr_0(bank_21_read_addr_0),
    .ren_0(bank_21_ren_0)
);
assign bank_22_rst_n = rst_n;
assign bank_22_chain_chain_en = 1'b0;
assign bank_22_clk_en = 1'b1;
assign bank_22_clk = clk;
assign bank_22_chain_data_in = 16'h0000;
assign bank_22_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_22_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_out;
assign bank_22_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_out == 16'h0016);
assign bank_22_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_out;
assign bank_22_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_22__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_22 (
    .rst_n(bank_22_rst_n),
    .chain_chain_en(bank_22_chain_chain_en),
    .clk_en(bank_22_clk_en),
    .clk(bank_22_clk),
    .chain_data_in(bank_22_chain_data_in),
    .chain_data_out(bank_22_chain_data_out),
    .data_in_0(bank_22_data_in_0),
    .write_addr_0(bank_22_write_addr_0),
    .wen_0(bank_22_wen_0),
    .data_out_0(bank_22_data_out_0),
    .read_addr_0(bank_22_read_addr_0),
    .ren_0(bank_22_ren_0)
);
assign bank_23_rst_n = rst_n;
assign bank_23_chain_chain_en = 1'b0;
assign bank_23_clk_en = 1'b1;
assign bank_23_clk = clk;
assign bank_23_chain_data_in = 16'h0000;
assign bank_23_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_23_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_out;
assign bank_23_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out == 16'h0017);
assign bank_23_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_out;
assign bank_23_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_23__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_23 (
    .rst_n(bank_23_rst_n),
    .chain_chain_en(bank_23_chain_chain_en),
    .clk_en(bank_23_clk_en),
    .clk(bank_23_clk),
    .chain_data_in(bank_23_chain_data_in),
    .chain_data_out(bank_23_chain_data_out),
    .data_in_0(bank_23_data_in_0),
    .write_addr_0(bank_23_write_addr_0),
    .wen_0(bank_23_wen_0),
    .data_out_0(bank_23_data_out_0),
    .read_addr_0(bank_23_read_addr_0),
    .ren_0(bank_23_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_out;
assign bank_3_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_out;
assign bank_4_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_out;
assign bank_5_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_out;
assign bank_6_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_out;
assign bank_7_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_4_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_8_rst_n = rst_n;
assign bank_8_chain_chain_en = 1'b0;
assign bank_8_clk_en = 1'b1;
assign bank_8_clk = clk;
assign bank_8_chain_data_in = 16'h0000;
assign bank_8_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_8_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_out;
assign bank_8_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_out == 16'h0008);
assign bank_8_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_out;
assign bank_8_ren_0 = op_hcompute_conv_stencil_5_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_8__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_8 (
    .rst_n(bank_8_rst_n),
    .chain_chain_en(bank_8_chain_chain_en),
    .clk_en(bank_8_clk_en),
    .clk(bank_8_clk),
    .chain_data_in(bank_8_chain_data_in),
    .chain_data_out(bank_8_chain_data_out),
    .data_in_0(bank_8_data_in_0),
    .write_addr_0(bank_8_write_addr_0),
    .wen_0(bank_8_wen_0),
    .data_out_0(bank_8_data_out_0),
    .read_addr_0(bank_8_read_addr_0),
    .ren_0(bank_8_ren_0)
);
assign bank_9_rst_n = rst_n;
assign bank_9_chain_chain_en = 1'b0;
assign bank_9_clk_en = 1'b1;
assign bank_9_clk = clk;
assign bank_9_chain_data_in = 16'h0000;
assign bank_9_data_in_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
assign bank_9_write_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_out;
assign bank_9_wen_0 = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_out == 16'h0009);
assign bank_9_read_addr_0 = inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_out;
assign bank_9_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_kernel_global_wrapper_stencil_9__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_9 (
    .rst_n(bank_9_rst_n),
    .chain_chain_en(bank_9_chain_chain_en),
    .clk_en(bank_9_clk_en),
    .clk(bank_9_clk),
    .chain_data_in(bank_9_chain_data_in),
    .chain_data_out(bank_9_chain_data_out),
    .data_in_0(bank_9_data_in_0),
    .write_addr_0(bank_9_write_addr_0),
    .wen_0(bank_9_wen_0),
    .data_out_0(bank_9_data_out_0),
    .read_addr_0(bank_9_read_addr_0),
    .ren_0(bank_9_ren_0)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1136 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1153_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1367 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1384_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1598 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1615_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1829 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1846_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2060 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2077_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2291 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2308_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2753 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2770_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2522 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2539_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1444 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1461_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1675 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1692_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1906 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1923_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2137 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2154_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2368 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2385_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2830 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2847_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2599 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2616_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1213 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1230_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1290 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1307_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1521 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1538_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1752 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1769_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1983 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U2000_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2214 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2231_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2445 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2462_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2907 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2924_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2676 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2693_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1098 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1115_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1175 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1192_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1252 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1269_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1329 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1346_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1406 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1423_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1483 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1500_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1560 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1577_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1637 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1654_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1714 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1731_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1791 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1808_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1868 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1885_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1945 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1962_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2022 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2039_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2099 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2116_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2176 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2193_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2253 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2270_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2330 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2347_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2407 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2424_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2484 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2501_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2561 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2578_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2638 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2655_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2715 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2732_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2792 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2809_d)
);
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2869 bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886 (
    .out(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_out),
    .d(bank_selector_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2886_d)
);
assign eq_const_U1155_out = _U1154_out == 16'h0000;
assign eq_const_U1232_out = _U1231_out == 16'h0001;
assign eq_const_U1309_out = _U1308_out == 16'h0002;
assign eq_const_U1386_out = _U1385_out == 16'h0003;
assign eq_const_U1463_out = _U1462_out == 16'h0004;
assign eq_const_U1540_out = _U1539_out == 16'h0005;
assign eq_const_U1617_out = _U1616_out == 16'h0006;
assign eq_const_U1694_out = _U1693_out == 16'h0007;
assign eq_const_U1771_out = _U1770_out == 16'h0008;
assign eq_const_U1848_out = _U1847_out == 16'h0009;
assign eq_const_U1925_out = _U1924_out == 16'h000a;
assign eq_const_U2002_out = _U2001_out == 16'h000b;
assign eq_const_U2079_out = _U2078_out == 16'h000c;
assign eq_const_U2156_out = _U2155_out == 16'h000d;
assign eq_const_U2233_out = _U2232_out == 16'h000e;
assign eq_const_U2310_out = _U2309_out == 16'h000f;
assign eq_const_U2387_out = _U2386_out == 16'h0010;
assign eq_const_U2464_out = _U2463_out == 16'h0011;
assign eq_const_U2541_out = _U2540_out == 16'h0012;
assign eq_const_U2618_out = _U2617_out == 16'h0013;
assign eq_const_U2695_out = _U2694_out == 16'h0014;
assign eq_const_U2772_out = _U2771_out == 16'h0015;
assign eq_const_U2849_out = _U2848_out == 16'h0016;
assign eq_const_U2926_out = _U2925_out == 16'h0017;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net = bank_0_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net = bank_3_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net = bank_6_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net = bank_9_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net = bank_12_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net = bank_15_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net = bank_21_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net = bank_18_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net = bank_4_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net = bank_7_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net = bank_10_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net = bank_13_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net = bank_16_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net = bank_22_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net = bank_19_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net = bank_1_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net = bank_2_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net = bank_5_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net = bank_8_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net = bank_11_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net = bank_14_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net = bank_17_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net = bank_23_data_out_0;
assign hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net = bank_20_data_out_0;
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1118 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_U1135_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1349 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_U1366_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1580 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_U1597_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1811 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_U1828_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2042 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_U2059_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2273 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_U2290_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2735 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_U2752_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U2504 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_U2521_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1426 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_U1443_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1657 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_U1674_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1888 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_U1905_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2119 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_U2136_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2350 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_U2367_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2812 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_U2829_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U2581 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_U2598_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d[4] = op_hcompute_conv_stencil_4_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d[3] = op_hcompute_conv_stencil_4_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d[2] = op_hcompute_conv_stencil_4_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d[1] = op_hcompute_conv_stencil_4_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d[0] = op_hcompute_conv_stencil_4_read_ctrl_d[0];
aff__U1195 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_U1212_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1272 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_U1289_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1503 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_U1520_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1734 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_U1751_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U1965 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_U1982_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2196 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_U2213_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2427 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_U2444_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2889 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_U2906_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d[4] = op_hcompute_conv_stencil_5_read_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d[3] = op_hcompute_conv_stencil_5_read_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d[2] = op_hcompute_conv_stencil_5_read_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d[1] = op_hcompute_conv_stencil_5_read_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d[0] = op_hcompute_conv_stencil_5_read_ctrl_d[0];
aff__U2658 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_U2675_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1080 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1097_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1157 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1174_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1234 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1251_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1311 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1328_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1388 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1405_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1465 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1482_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1542 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1559_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1619 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1636_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1696 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1713_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1773 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1790_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1850 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1867_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U1927 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U1944_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2004 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2021_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2081 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2098_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2158 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2175_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2235 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2252_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2312 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2329_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2389 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2406_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2466 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2483_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2543 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2560_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2620 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2637_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2697 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2714_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2774 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2791_d)
);
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d[4] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[4];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d[3] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d[2] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d[1] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d[0] = op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d[0];
aff__U2851 inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868 (
    .out(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_out),
    .d(inner_bank_offsethw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_2_U2868_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U1076 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_conv_stencil_4_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_4_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_4_read_ctrl_flush = flush;
affine_controller__U1077 op_hcompute_conv_stencil_4_read_ctrl (
    .clk(op_hcompute_conv_stencil_4_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_4_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_4_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_4_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_4_read_ctrl_d)
);
assign op_hcompute_conv_stencil_5_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_5_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_5_read_ctrl_flush = flush;
affine_controller__U1078 op_hcompute_conv_stencil_5_read_ctrl (
    .clk(op_hcompute_conv_stencil_5_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_5_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_5_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_5_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_5_read_ctrl_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U1079 op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_write_ctrl_d)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_59_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_58_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_57_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_56_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_55_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_54_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_53_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_52_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_41_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_40_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_39_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_38_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_37_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_36_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_35_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_34_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_23_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_22_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_21_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_20_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_19_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_18_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_17_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_16_net;
endmodule

module aff__U1039 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0000 * d[3])))) + (16'(16'h0000 * d[4])))) + 16'h0007);
endmodule

module aff__U1021 (
    output [15:0] out,
    input [15:0] d [4:0]
);
assign out = 16'((16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0001 * d[1])))) + (16'(16'h001e * d[2])))) + (16'(16'h0001 * d[3])))) + (16'(16'h001e * d[4])))) + 16'h0000);
endmodule

module aff__U1004 (
    output [15:0] out,
    input [15:0] d [3:0]
);
assign out = 16'((16'((16'((16'((16'(16'h0000 * d[0])) + (16'(16'h0000 * d[1])))) + (16'(16'h0000 * d[2])))) + (16'(16'h0001 * d[3])))) + 16'h0000);
endmodule

module hw_input_global_wrapper_stencil_ub (
    input clk,
    input flush,
    input rst_n,
    output [15:0] op_hcompute_conv_stencil_3_read [7:0],
    output [15:0] op_hcompute_conv_stencil_4_read [7:0],
    output [15:0] op_hcompute_conv_stencil_5_read [7:0],
    input [15:0] op_hcompute_hw_input_global_wrapper_stencil_write [0:0]
);
wire [15:0] _U1057_in;
wire _U1057_clk;
wire [15:0] _U1057_out;
wire [15:0] _U560_in;
wire _U560_clk;
wire [15:0] _U560_out;
wire [15:0] _U631_in;
wire _U631_clk;
wire [15:0] _U631_out;
wire [15:0] _U702_in;
wire _U702_clk;
wire [15:0] _U702_out;
wire [15:0] _U773_in;
wire _U773_clk;
wire [15:0] _U773_out;
wire [15:0] _U844_in;
wire _U844_clk;
wire [15:0] _U844_out;
wire [15:0] _U915_in;
wire _U915_clk;
wire [15:0] _U915_out;
wire [15:0] _U986_in;
wire _U986_clk;
wire [15:0] _U986_out;
wire bank_0_rst_n;
wire bank_0_chain_chain_en;
wire bank_0_clk_en;
wire bank_0_clk;
wire [15:0] bank_0_chain_data_in;
wire [15:0] bank_0_chain_data_out;
wire [15:0] bank_0_data_in_0;
wire [15:0] bank_0_write_addr_0;
wire bank_0_wen_0;
wire [15:0] bank_0_data_out_0;
wire [15:0] bank_0_read_addr_0;
wire bank_0_ren_0;
wire bank_1_rst_n;
wire bank_1_chain_chain_en;
wire bank_1_clk_en;
wire bank_1_clk;
wire [15:0] bank_1_chain_data_in;
wire [15:0] bank_1_chain_data_out;
wire [15:0] bank_1_data_in_0;
wire [15:0] bank_1_write_addr_0;
wire bank_1_wen_0;
wire [15:0] bank_1_data_out_0;
wire [15:0] bank_1_read_addr_0;
wire bank_1_ren_0;
wire bank_2_rst_n;
wire bank_2_chain_chain_en;
wire bank_2_clk_en;
wire bank_2_clk;
wire [15:0] bank_2_chain_data_in;
wire [15:0] bank_2_chain_data_out;
wire [15:0] bank_2_data_in_0;
wire [15:0] bank_2_write_addr_0;
wire bank_2_wen_0;
wire [15:0] bank_2_data_out_0;
wire [15:0] bank_2_read_addr_0;
wire bank_2_ren_0;
wire bank_3_rst_n;
wire bank_3_chain_chain_en;
wire bank_3_clk_en;
wire bank_3_clk;
wire [15:0] bank_3_chain_data_in;
wire [15:0] bank_3_chain_data_out;
wire [15:0] bank_3_data_in_0;
wire [15:0] bank_3_write_addr_0;
wire bank_3_wen_0;
wire [15:0] bank_3_data_out_0;
wire [15:0] bank_3_read_addr_0;
wire bank_3_ren_0;
wire bank_4_rst_n;
wire bank_4_chain_chain_en;
wire bank_4_clk_en;
wire bank_4_clk;
wire [15:0] bank_4_chain_data_in;
wire [15:0] bank_4_chain_data_out;
wire [15:0] bank_4_data_in_0;
wire [15:0] bank_4_write_addr_0;
wire bank_4_wen_0;
wire [15:0] bank_4_data_out_0;
wire [15:0] bank_4_read_addr_0;
wire bank_4_ren_0;
wire bank_5_rst_n;
wire bank_5_chain_chain_en;
wire bank_5_clk_en;
wire bank_5_clk;
wire [15:0] bank_5_chain_data_in;
wire [15:0] bank_5_chain_data_out;
wire [15:0] bank_5_data_in_0;
wire [15:0] bank_5_write_addr_0;
wire bank_5_wen_0;
wire [15:0] bank_5_data_out_0;
wire [15:0] bank_5_read_addr_0;
wire bank_5_ren_0;
wire bank_6_rst_n;
wire bank_6_chain_chain_en;
wire bank_6_clk_en;
wire bank_6_clk;
wire [15:0] bank_6_chain_data_in;
wire [15:0] bank_6_chain_data_out;
wire [15:0] bank_6_data_in_0;
wire [15:0] bank_6_write_addr_0;
wire bank_6_wen_0;
wire [15:0] bank_6_data_out_0;
wire [15:0] bank_6_read_addr_0;
wire bank_6_ren_0;
wire bank_7_rst_n;
wire bank_7_chain_chain_en;
wire bank_7_clk_en;
wire bank_7_clk;
wire [15:0] bank_7_chain_data_in;
wire [15:0] bank_7_chain_data_out;
wire [15:0] bank_7_data_in_0;
wire [15:0] bank_7_write_addr_0;
wire bank_7_wen_0;
wire [15:0] bank_7_data_out_0;
wire [15:0] bank_7_read_addr_0;
wire bank_7_ren_0;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d [4:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d [3:0];
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_out;
wire [15:0] bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d [3:0];
wire eq_const_U1058_out;
wire eq_const_U561_out;
wire eq_const_U632_out;
wire eq_const_U703_out;
wire eq_const_U774_out;
wire eq_const_U845_out;
wire eq_const_U916_out;
wire eq_const_U987_out;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d [4:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d [3:0];
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_out;
wire [15:0] inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d [3:0];
wire op_hcompute_conv_stencil_3_read_ctrl_clk;
wire op_hcompute_conv_stencil_3_read_ctrl_rst_n;
wire op_hcompute_conv_stencil_3_read_ctrl_flush;
wire op_hcompute_conv_stencil_3_read_ctrl_valid;
wire [15:0] op_hcompute_conv_stencil_3_read_ctrl_d [4:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d [3:0];
wire [15:0] sr_end_U458_in;
wire [15:0] sr_end_U458_out;
wire [15:0] sr_end_U460_in;
wire [15:0] sr_end_U460_out;
wire [15:0] sr_end_U462_in;
wire [15:0] sr_end_U462_out;
wire [15:0] sr_end_U464_in;
wire [15:0] sr_end_U464_out;
wire [15:0] sr_end_U466_in;
wire [15:0] sr_end_U466_out;
wire [15:0] sr_end_U468_in;
wire [15:0] sr_end_U468_out;
wire [15:0] sr_end_U470_in;
wire [15:0] sr_end_U470_out;
wire [15:0] sr_end_U472_in;
wire [15:0] sr_end_U472_out;
wire [15:0] sr_end_U474_in;
wire [15:0] sr_end_U474_out;
wire [15:0] sr_end_U476_in;
wire [15:0] sr_end_U476_out;
wire [15:0] sr_end_U478_in;
wire [15:0] sr_end_U478_out;
wire [15:0] sr_end_U480_in;
wire [15:0] sr_end_U480_out;
wire [15:0] sr_end_U482_in;
wire [15:0] sr_end_U482_out;
wire [15:0] sr_end_U484_in;
wire [15:0] sr_end_U484_out;
wire [15:0] sr_end_U486_in;
wire [15:0] sr_end_U486_out;
wire [15:0] sr_end_U488_in;
wire [15:0] sr_end_U488_out;
assign _U1057_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_out;
assign _U1057_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U1057 (
    .in(_U1057_in),
    .clk(_U1057_clk),
    .out(_U1057_out)
);
assign _U560_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_out;
assign _U560_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U560 (
    .in(_U560_in),
    .clk(_U560_clk),
    .out(_U560_out)
);
assign _U631_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out;
assign _U631_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U631 (
    .in(_U631_in),
    .clk(_U631_clk),
    .out(_U631_out)
);
assign _U702_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_out;
assign _U702_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U702 (
    .in(_U702_in),
    .clk(_U702_clk),
    .out(_U702_out)
);
assign _U773_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_out;
assign _U773_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U773 (
    .in(_U773_in),
    .clk(_U773_clk),
    .out(_U773_out)
);
assign _U844_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_out;
assign _U844_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U844 (
    .in(_U844_in),
    .clk(_U844_clk),
    .out(_U844_out)
);
assign _U915_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_out;
assign _U915_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U915 (
    .in(_U915_in),
    .clk(_U915_clk),
    .out(_U915_out)
);
assign _U986_in = bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_out;
assign _U986_clk = clk;
mantle_reg__has_clrFalse__has_enFalse__has_rstFalse__width16 #(
    .init(16'h0000)
) _U986 (
    .in(_U986_in),
    .clk(_U986_clk),
    .out(_U986_out)
);
assign bank_0_rst_n = rst_n;
assign bank_0_chain_chain_en = 1'b0;
assign bank_0_clk_en = 1'b1;
assign bank_0_clk = clk;
assign bank_0_chain_data_in = 16'h0000;
assign bank_0_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_0_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_out;
assign bank_0_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_out == 16'h0000);
assign bank_0_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_out;
assign bank_0_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_0__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_0 (
    .rst_n(bank_0_rst_n),
    .chain_chain_en(bank_0_chain_chain_en),
    .clk_en(bank_0_clk_en),
    .clk(bank_0_clk),
    .chain_data_in(bank_0_chain_data_in),
    .chain_data_out(bank_0_chain_data_out),
    .data_in_0(bank_0_data_in_0),
    .write_addr_0(bank_0_write_addr_0),
    .wen_0(bank_0_wen_0),
    .data_out_0(bank_0_data_out_0),
    .read_addr_0(bank_0_read_addr_0),
    .ren_0(bank_0_ren_0)
);
assign bank_1_rst_n = rst_n;
assign bank_1_chain_chain_en = 1'b0;
assign bank_1_clk_en = 1'b1;
assign bank_1_clk = clk;
assign bank_1_chain_data_in = 16'h0000;
assign bank_1_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_1_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_out;
assign bank_1_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_out == 16'h0001);
assign bank_1_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_out;
assign bank_1_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_1__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_1 (
    .rst_n(bank_1_rst_n),
    .chain_chain_en(bank_1_chain_chain_en),
    .clk_en(bank_1_clk_en),
    .clk(bank_1_clk),
    .chain_data_in(bank_1_chain_data_in),
    .chain_data_out(bank_1_chain_data_out),
    .data_in_0(bank_1_data_in_0),
    .write_addr_0(bank_1_write_addr_0),
    .wen_0(bank_1_wen_0),
    .data_out_0(bank_1_data_out_0),
    .read_addr_0(bank_1_read_addr_0),
    .ren_0(bank_1_ren_0)
);
assign bank_2_rst_n = rst_n;
assign bank_2_chain_chain_en = 1'b0;
assign bank_2_clk_en = 1'b1;
assign bank_2_clk = clk;
assign bank_2_chain_data_in = 16'h0000;
assign bank_2_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_2_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_out;
assign bank_2_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_out == 16'h0002);
assign bank_2_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_out;
assign bank_2_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_2__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_2 (
    .rst_n(bank_2_rst_n),
    .chain_chain_en(bank_2_chain_chain_en),
    .clk_en(bank_2_clk_en),
    .clk(bank_2_clk),
    .chain_data_in(bank_2_chain_data_in),
    .chain_data_out(bank_2_chain_data_out),
    .data_in_0(bank_2_data_in_0),
    .write_addr_0(bank_2_write_addr_0),
    .wen_0(bank_2_wen_0),
    .data_out_0(bank_2_data_out_0),
    .read_addr_0(bank_2_read_addr_0),
    .ren_0(bank_2_ren_0)
);
assign bank_3_rst_n = rst_n;
assign bank_3_chain_chain_en = 1'b0;
assign bank_3_clk_en = 1'b1;
assign bank_3_clk = clk;
assign bank_3_chain_data_in = 16'h0000;
assign bank_3_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_3_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_out;
assign bank_3_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_out == 16'h0003);
assign bank_3_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_out;
assign bank_3_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_3__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_3 (
    .rst_n(bank_3_rst_n),
    .chain_chain_en(bank_3_chain_chain_en),
    .clk_en(bank_3_clk_en),
    .clk(bank_3_clk),
    .chain_data_in(bank_3_chain_data_in),
    .chain_data_out(bank_3_chain_data_out),
    .data_in_0(bank_3_data_in_0),
    .write_addr_0(bank_3_write_addr_0),
    .wen_0(bank_3_wen_0),
    .data_out_0(bank_3_data_out_0),
    .read_addr_0(bank_3_read_addr_0),
    .ren_0(bank_3_ren_0)
);
assign bank_4_rst_n = rst_n;
assign bank_4_chain_chain_en = 1'b0;
assign bank_4_clk_en = 1'b1;
assign bank_4_clk = clk;
assign bank_4_chain_data_in = 16'h0000;
assign bank_4_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_4_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_out;
assign bank_4_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_out == 16'h0004);
assign bank_4_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_out;
assign bank_4_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_4__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_4 (
    .rst_n(bank_4_rst_n),
    .chain_chain_en(bank_4_chain_chain_en),
    .clk_en(bank_4_clk_en),
    .clk(bank_4_clk),
    .chain_data_in(bank_4_chain_data_in),
    .chain_data_out(bank_4_chain_data_out),
    .data_in_0(bank_4_data_in_0),
    .write_addr_0(bank_4_write_addr_0),
    .wen_0(bank_4_wen_0),
    .data_out_0(bank_4_data_out_0),
    .read_addr_0(bank_4_read_addr_0),
    .ren_0(bank_4_ren_0)
);
assign bank_5_rst_n = rst_n;
assign bank_5_chain_chain_en = 1'b0;
assign bank_5_clk_en = 1'b1;
assign bank_5_clk = clk;
assign bank_5_chain_data_in = 16'h0000;
assign bank_5_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_5_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_out;
assign bank_5_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_out == 16'h0005);
assign bank_5_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_out;
assign bank_5_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_5__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_5 (
    .rst_n(bank_5_rst_n),
    .chain_chain_en(bank_5_chain_chain_en),
    .clk_en(bank_5_clk_en),
    .clk(bank_5_clk),
    .chain_data_in(bank_5_chain_data_in),
    .chain_data_out(bank_5_chain_data_out),
    .data_in_0(bank_5_data_in_0),
    .write_addr_0(bank_5_write_addr_0),
    .wen_0(bank_5_wen_0),
    .data_out_0(bank_5_data_out_0),
    .read_addr_0(bank_5_read_addr_0),
    .ren_0(bank_5_ren_0)
);
assign bank_6_rst_n = rst_n;
assign bank_6_chain_chain_en = 1'b0;
assign bank_6_clk_en = 1'b1;
assign bank_6_clk = clk;
assign bank_6_chain_data_in = 16'h0000;
assign bank_6_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_6_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_out;
assign bank_6_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_out == 16'h0006);
assign bank_6_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_out;
assign bank_6_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_6__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_6 (
    .rst_n(bank_6_rst_n),
    .chain_chain_en(bank_6_chain_chain_en),
    .clk_en(bank_6_clk_en),
    .clk(bank_6_clk),
    .chain_data_in(bank_6_chain_data_in),
    .chain_data_out(bank_6_chain_data_out),
    .data_in_0(bank_6_data_in_0),
    .write_addr_0(bank_6_write_addr_0),
    .wen_0(bank_6_wen_0),
    .data_out_0(bank_6_data_out_0),
    .read_addr_0(bank_6_read_addr_0),
    .ren_0(bank_6_ren_0)
);
assign bank_7_rst_n = rst_n;
assign bank_7_chain_chain_en = 1'b0;
assign bank_7_clk_en = 1'b1;
assign bank_7_clk = clk;
assign bank_7_chain_data_in = 16'h0000;
assign bank_7_data_in_0 = op_hcompute_hw_input_global_wrapper_stencil_write[0];
assign bank_7_write_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_out;
assign bank_7_wen_0 = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid & (bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_out == 16'h0007);
assign bank_7_read_addr_0 = inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_out;
assign bank_7_ren_0 = op_hcompute_conv_stencil_3_read_ctrl_valid;
cgralib_Mem_amber__IDhw_input_global_wrapper_stencil_7__has_external_addrgenTrue__has_flushFalse__has_resetFalse__has_stencil_validFalse__has_validFalse__num_inputs1__num_outputs1__use_prebuilt_memFalse__width16 bank_7 (
    .rst_n(bank_7_rst_n),
    .chain_chain_en(bank_7_chain_chain_en),
    .clk_en(bank_7_clk_en),
    .clk(bank_7_clk),
    .chain_data_in(bank_7_chain_data_in),
    .chain_data_out(bank_7_chain_data_out),
    .data_in_0(bank_7_data_in_0),
    .write_addr_0(bank_7_write_addr_0),
    .wen_0(bank_7_wen_0),
    .data_out_0(bank_7_data_out_0),
    .read_addr_0(bank_7_read_addr_0),
    .ren_0(bank_7_ren_0)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U542 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U559_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U613 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U630_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U684 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U701_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U755 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U772_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U826 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U843_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U897 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U914_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1039 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1056_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U968 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U985_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U1004 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1018_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U507 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U521_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U578 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U592_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U649 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U663_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U720 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U734_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U791 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U805_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U862 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U876_d)
);
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U933 bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947 (
    .out(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_out),
    .d(bank_selector_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U947_d)
);
assign eq_const_U1058_out = _U1057_out == 16'h0007;
assign eq_const_U561_out = _U560_out == 16'h0000;
assign eq_const_U632_out = _U631_out == 16'h0001;
assign eq_const_U703_out = _U702_out == 16'h0002;
assign eq_const_U774_out = _U773_out == 16'h0003;
assign eq_const_U845_out = _U844_out == 16'h0004;
assign eq_const_U916_out = _U915_out == 16'h0005;
assign eq_const_U987_out = _U986_out == 16'h0006;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net = bank_0_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net = bank_1_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net = bank_2_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net = bank_3_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net = bank_4_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net = bank_5_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net = bank_7_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net = bank_6_data_out_0;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net = sr_end_U462_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net = sr_end_U466_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net = sr_end_U470_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net = sr_end_U474_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net = sr_end_U478_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net = sr_end_U482_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net = sr_end_U486_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net = sr_end_U458_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net = sr_end_U468_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net = sr_end_U472_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net = sr_end_U476_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net = sr_end_U480_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net = sr_end_U484_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net = sr_end_U488_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net = sr_end_U460_out;
assign hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net = sr_end_U464_out;
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U524 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_U541_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U595 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_U612_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U666 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_U683_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U737 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_U754_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U808 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_U825_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U879 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_U896_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U1021 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_U1038_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d[4] = op_hcompute_conv_stencil_3_read_ctrl_d[4];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d[3] = op_hcompute_conv_stencil_3_read_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d[2] = op_hcompute_conv_stencil_3_read_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d[1] = op_hcompute_conv_stencil_3_read_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d[0] = op_hcompute_conv_stencil_3_read_ctrl_d[0];
aff__U950 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_U967_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U989 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U1003_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U492 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U506_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U563 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U577_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U634 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U648_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U705 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U719_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U776 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U790_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U847 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U861_d)
);
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d[3] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[3];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d[2] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[2];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d[1] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[1];
assign inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d[0] = op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d[0];
aff__U918 inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932 (
    .out(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_out),
    .d(inner_bank_offsethw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_4_U932_d)
);
assign op_hcompute_conv_stencil_3_read_ctrl_clk = clk;
assign op_hcompute_conv_stencil_3_read_ctrl_rst_n = rst_n;
assign op_hcompute_conv_stencil_3_read_ctrl_flush = flush;
affine_controller__U490 op_hcompute_conv_stencil_3_read_ctrl (
    .clk(op_hcompute_conv_stencil_3_read_ctrl_clk),
    .rst_n(op_hcompute_conv_stencil_3_read_ctrl_rst_n),
    .flush(op_hcompute_conv_stencil_3_read_ctrl_flush),
    .valid(op_hcompute_conv_stencil_3_read_ctrl_valid),
    .d(op_hcompute_conv_stencil_3_read_ctrl_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush = flush;
affine_controller__U491 op_hcompute_hw_input_global_wrapper_stencil_write_ctrl (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_write_ctrl_d)
);
assign sr_end_U458_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U458_pt__U459 sr_end_U458 (
    .in(sr_end_U458_in),
    .out(sr_end_U458_out)
);
assign sr_end_U460_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
sr_end_U460_pt__U461 sr_end_U460 (
    .in(sr_end_U460_in),
    .out(sr_end_U460_out)
);
assign sr_end_U462_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U462_pt__U463 sr_end_U462 (
    .in(sr_end_U462_in),
    .out(sr_end_U462_out)
);
assign sr_end_U464_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
sr_end_U464_pt__U465 sr_end_U464 (
    .in(sr_end_U464_in),
    .out(sr_end_U464_out)
);
assign sr_end_U466_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U466_pt__U467 sr_end_U466 (
    .in(sr_end_U466_in),
    .out(sr_end_U466_out)
);
assign sr_end_U468_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
sr_end_U468_pt__U469 sr_end_U468 (
    .in(sr_end_U468_in),
    .out(sr_end_U468_out)
);
assign sr_end_U470_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U470_pt__U471 sr_end_U470 (
    .in(sr_end_U470_in),
    .out(sr_end_U470_out)
);
assign sr_end_U472_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
sr_end_U472_pt__U473 sr_end_U472 (
    .in(sr_end_U472_in),
    .out(sr_end_U472_out)
);
assign sr_end_U474_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U474_pt__U475 sr_end_U474 (
    .in(sr_end_U474_in),
    .out(sr_end_U474_out)
);
assign sr_end_U476_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
sr_end_U476_pt__U477 sr_end_U476 (
    .in(sr_end_U476_in),
    .out(sr_end_U476_out)
);
assign sr_end_U478_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U478_pt__U479 sr_end_U478 (
    .in(sr_end_U478_in),
    .out(sr_end_U478_out)
);
assign sr_end_U480_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
sr_end_U480_pt__U481 sr_end_U480 (
    .in(sr_end_U480_in),
    .out(sr_end_U480_out)
);
assign sr_end_U482_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U482_pt__U483 sr_end_U482 (
    .in(sr_end_U482_in),
    .out(sr_end_U482_out)
);
assign sr_end_U484_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
sr_end_U484_pt__U485 sr_end_U484 (
    .in(sr_end_U484_in),
    .out(sr_end_U484_out)
);
assign sr_end_U486_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U486_pt__U487 sr_end_U486 (
    .in(sr_end_U486_in),
    .out(sr_end_U486_out)
);
assign sr_end_U488_in = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
sr_end_U488_pt__U489 sr_end_U488 (
    .in(sr_end_U488_in),
    .out(sr_end_U488_out)
);
assign op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_51_net;
assign op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_50_net;
assign op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_49_net;
assign op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_48_net;
assign op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_47_net;
assign op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_46_net;
assign op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_45_net;
assign op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_44_net;
assign op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_33_net;
assign op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_32_net;
assign op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_31_net;
assign op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_30_net;
assign op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_29_net;
assign op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_28_net;
assign op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_27_net;
assign op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_26_net;
assign op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_15_net;
assign op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_14_net;
assign op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_13_net;
assign op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_12_net;
assign op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_11_net;
assign op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_10_net;
assign op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_9_net;
assign op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_8_net;
endmodule

module resnet (
    input clk,
    input rst_n,
    input flush,
    output hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en,
    input [15:0] hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0],
    output hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en,
    input [15:0] hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0],
    output hw_output_stencil_op_hcompute_hw_output_stencil_write_valid,
    output [15:0] hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0]
);
wire arr__U20_clk;
wire [15:0] arr__U20_in [3:0];
wire [15:0] arr__U20_out [3:0];
wire arr__U29_clk;
wire [15:0] arr__U29_in [3:0];
wire [15:0] arr__U29_out [3:0];
wire conv_stencil_clk;
wire conv_stencil_flush;
wire conv_stencil_rst_n;
wire [15:0] conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire [15:0] conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire [15:0] conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire delay_reg__U18_clk;
wire delay_reg__U18_in;
wire delay_reg__U18_out;
wire delay_reg__U27_clk;
wire delay_reg__U27_in;
wire delay_reg__U27_out;
wire hw_input_global_wrapper_stencil_clk;
wire hw_input_global_wrapper_stencil_flush;
wire hw_input_global_wrapper_stencil_rst_n;
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire hw_kernel_global_wrapper_stencil_clk;
wire hw_kernel_global_wrapper_stencil_flush;
wire hw_kernel_global_wrapper_stencil_rst_n;
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_conv_stencil_clk;
wire [15:0] op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write [0:0];
wire op_hcompute_conv_stencil_1_clk;
wire [15:0] op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write [0:0];
wire op_hcompute_conv_stencil_2_clk;
wire [15:0] op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write [0:0];
wire op_hcompute_conv_stencil_3_clk;
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read [0:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read [7:0];
wire [15:0] op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write [0:0];
wire op_hcompute_conv_stencil_4_clk;
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read [0:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read [7:0];
wire [15:0] op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write [0:0];
wire op_hcompute_conv_stencil_5_clk;
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read [0:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read [7:0];
wire [15:0] op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_port_controller_d [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_input_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out [3:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_clk;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read [0:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write [0:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush;
wire op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out [4:0];
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in;
wire op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out;
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in [4:0];
wire [15:0] op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out [4:0];
wire op_hcompute_hw_output_stencil_clk;
wire [15:0] op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read [0:0];
wire [15:0] op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write [0:0];
wire op_hcompute_hw_output_stencil_exe_start_in;
wire op_hcompute_hw_output_stencil_exe_start_out;
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_exe_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_port_controller_clk;
wire op_hcompute_hw_output_stencil_port_controller_rst_n;
wire op_hcompute_hw_output_stencil_port_controller_flush;
wire op_hcompute_hw_output_stencil_port_controller_valid;
wire [15:0] op_hcompute_hw_output_stencil_port_controller_d [3:0];
wire op_hcompute_hw_output_stencil_read_start_in;
wire op_hcompute_hw_output_stencil_read_start_out;
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_read_start_control_vars_out [3:0];
wire op_hcompute_hw_output_stencil_write_start_in;
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_in [3:0];
wire [15:0] op_hcompute_hw_output_stencil_write_start_control_vars_out [3:0];
assign arr__U20_clk = clk;
assign arr__U20_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U20_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U20_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U20_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U21 arr__U20 (
    .clk(arr__U20_clk),
    .in(arr__U20_in),
    .out(arr__U20_out)
);
assign arr__U29_clk = clk;
assign arr__U29_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign arr__U29_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign arr__U29_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign arr__U29_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
array_delay_U30 arr__U29 (
    .clk(arr__U29_clk),
    .in(arr__U29_in),
    .out(arr__U29_out)
);
assign conv_stencil_clk = clk;
assign conv_stencil_flush = flush;
assign conv_stencil_rst_n = rst_n;
assign conv_stencil_op_hcompute_conv_stencil_1_write[0] = op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write[0];
assign conv_stencil_op_hcompute_conv_stencil_2_write[0] = op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write[0];
assign conv_stencil_op_hcompute_conv_stencil_3_write[0] = op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write[0];
assign conv_stencil_op_hcompute_conv_stencil_4_write[0] = op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write[0];
assign conv_stencil_op_hcompute_conv_stencil_5_write[0] = op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write[0];
assign conv_stencil_op_hcompute_conv_stencil_write[0] = op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write[0];
conv_stencil_ub conv_stencil (
    .clk(conv_stencil_clk),
    .flush(conv_stencil_flush),
    .rst_n(conv_stencil_rst_n),
    .op_hcompute_conv_stencil_1_write(conv_stencil_op_hcompute_conv_stencil_1_write),
    .op_hcompute_conv_stencil_2_write(conv_stencil_op_hcompute_conv_stencil_2_write),
    .op_hcompute_conv_stencil_3_read(conv_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_3_write(conv_stencil_op_hcompute_conv_stencil_3_write),
    .op_hcompute_conv_stencil_4_read(conv_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_4_write(conv_stencil_op_hcompute_conv_stencil_4_write),
    .op_hcompute_conv_stencil_5_read(conv_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_conv_stencil_5_write(conv_stencil_op_hcompute_conv_stencil_5_write),
    .op_hcompute_conv_stencil_write(conv_stencil_op_hcompute_conv_stencil_write),
    .op_hcompute_hw_output_stencil_read(conv_stencil_op_hcompute_hw_output_stencil_read)
);
assign delay_reg__U18_clk = clk;
assign delay_reg__U18_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U18 (
    .clk(delay_reg__U18_clk),
    .in(delay_reg__U18_in),
    .out(delay_reg__U18_out)
);
assign delay_reg__U27_clk = clk;
assign delay_reg__U27_in = op_hcompute_hw_output_stencil_port_controller_valid;
corebit_reg #(
    .clk_posedge(1'b1),
    .init(1'b0)
) delay_reg__U27 (
    .clk(delay_reg__U27_clk),
    .in(delay_reg__U27_in),
    .out(delay_reg__U27_out)
);
assign hw_input_global_wrapper_stencil_clk = clk;
assign hw_input_global_wrapper_stencil_flush = flush;
assign hw_input_global_wrapper_stencil_rst_n = rst_n;
assign hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0] = op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write[0];
hw_input_global_wrapper_stencil_ub hw_input_global_wrapper_stencil (
    .clk(hw_input_global_wrapper_stencil_clk),
    .flush(hw_input_global_wrapper_stencil_flush),
    .rst_n(hw_input_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_input_global_wrapper_stencil_write(hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign hw_kernel_global_wrapper_stencil_clk = clk;
assign hw_kernel_global_wrapper_stencil_flush = flush;
assign hw_kernel_global_wrapper_stencil_rst_n = rst_n;
assign hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0] = op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write[0];
hw_kernel_global_wrapper_stencil_ub hw_kernel_global_wrapper_stencil (
    .clk(hw_kernel_global_wrapper_stencil_clk),
    .flush(hw_kernel_global_wrapper_stencil_flush),
    .rst_n(hw_kernel_global_wrapper_stencil_rst_n),
    .op_hcompute_conv_stencil_3_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .op_hcompute_conv_stencil_4_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .op_hcompute_conv_stencil_5_read(hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .op_hcompute_hw_kernel_global_wrapper_stencil_write(hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_conv_stencil_clk = clk;
cu_op_hcompute_conv_stencil op_hcompute_conv_stencil (
    .clk(op_hcompute_conv_stencil_clk),
    .conv_stencil_op_hcompute_conv_stencil_write(op_hcompute_conv_stencil_conv_stencil_op_hcompute_conv_stencil_write)
);
assign op_hcompute_conv_stencil_1_clk = clk;
cu_op_hcompute_conv_stencil_1 op_hcompute_conv_stencil_1 (
    .clk(op_hcompute_conv_stencil_1_clk),
    .conv_stencil_op_hcompute_conv_stencil_1_write(op_hcompute_conv_stencil_1_conv_stencil_op_hcompute_conv_stencil_1_write)
);
assign op_hcompute_conv_stencil_2_clk = clk;
cu_op_hcompute_conv_stencil_2 op_hcompute_conv_stencil_2 (
    .clk(op_hcompute_conv_stencil_2_clk),
    .conv_stencil_op_hcompute_conv_stencil_2_write(op_hcompute_conv_stencil_2_conv_stencil_op_hcompute_conv_stencil_2_write)
);
assign op_hcompute_conv_stencil_3_clk = clk;
assign op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read[0] = conv_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[7];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[6];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[5];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[4];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[3];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[2];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[1];
assign op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read[0];
cu_op_hcompute_conv_stencil_3 op_hcompute_conv_stencil_3 (
    .clk(op_hcompute_conv_stencil_3_clk),
    .conv_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read(op_hcompute_conv_stencil_3_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_3_read),
    .conv_stencil_op_hcompute_conv_stencil_3_write(op_hcompute_conv_stencil_3_conv_stencil_op_hcompute_conv_stencil_3_write)
);
assign op_hcompute_conv_stencil_4_clk = clk;
assign op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read[0] = conv_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[7];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[6];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[5];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[4];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[3];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[2];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[1];
assign op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read[0];
cu_op_hcompute_conv_stencil_4 op_hcompute_conv_stencil_4 (
    .clk(op_hcompute_conv_stencil_4_clk),
    .conv_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read(op_hcompute_conv_stencil_4_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_4_read),
    .conv_stencil_op_hcompute_conv_stencil_4_write(op_hcompute_conv_stencil_4_conv_stencil_op_hcompute_conv_stencil_4_write)
);
assign op_hcompute_conv_stencil_5_clk = clk;
assign op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read[0] = conv_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[7];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[6];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[5];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[4];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[3];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[2];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[1];
assign op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0] = hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read[0];
cu_op_hcompute_conv_stencil_5 op_hcompute_conv_stencil_5 (
    .clk(op_hcompute_conv_stencil_5_clk),
    .conv_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_read),
    .hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read(op_hcompute_conv_stencil_5_hw_kernel_global_wrapper_stencil_op_hcompute_conv_stencil_5_read),
    .conv_stencil_op_hcompute_conv_stencil_5_write(op_hcompute_conv_stencil_5_conv_stencil_op_hcompute_conv_stencil_5_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0] = hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_input_global_wrapper_stencil op_hcompute_hw_input_global_wrapper_stencil (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_clk),
    .hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read(op_hcompute_hw_input_global_wrapper_stencil_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read),
    .hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write(op_hcompute_hw_input_global_wrapper_stencil_hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U3 op_hcompute_hw_input_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_pt__U4 op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U0 op_hcompute_hw_input_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_input_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_input_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_input_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U1 op_hcompute_hw_input_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_in),
    .out(hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_pt__U2 op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_in = op_hcompute_hw_input_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U5 op_hcompute_hw_input_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_input_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_pt__U6 op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_input_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0] = hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read[0];
cu_op_hcompute_hw_kernel_global_wrapper_stencil op_hcompute_hw_kernel_global_wrapper_stencil (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_clk),
    .hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read),
    .hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write(op_hcompute_hw_kernel_global_wrapper_stencil_hw_kernel_global_wrapper_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_write)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_pt__U10 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_pt__U11 op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk = clk;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush = flush;
affine_controller__U7 op_hcompute_hw_kernel_global_wrapper_stencil_port_controller (
    .clk(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_flush),
    .valid(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid),
    .d(op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_pt__U8 op_hcompute_hw_kernel_global_wrapper_stencil_read_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_in),
    .out(hw_kernel_stencil_op_hcompute_hw_kernel_global_wrapper_stencil_read_en)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_pt__U9 op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_valid;
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_pt__U12 op_hcompute_hw_kernel_global_wrapper_stencil_write_start (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_out)
);
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[4] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[4];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[3] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[3];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[2] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[2];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[1] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[1];
assign op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in[0] = op_hcompute_hw_kernel_global_wrapper_stencil_port_controller_d[0];
op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_pt__U13 op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars (
    .in(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_kernel_global_wrapper_stencil_write_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_clk = clk;
assign op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read[0] = conv_stencil_op_hcompute_hw_output_stencil_read[0];
cu_op_hcompute_hw_output_stencil op_hcompute_hw_output_stencil (
    .clk(op_hcompute_hw_output_stencil_clk),
    .conv_stencil_op_hcompute_hw_output_stencil_read(op_hcompute_hw_output_stencil_conv_stencil_op_hcompute_hw_output_stencil_read),
    .hw_output_stencil_op_hcompute_hw_output_stencil_write(op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write)
);
assign op_hcompute_hw_output_stencil_exe_start_in = delay_reg__U18_out;
op_hcompute_hw_output_stencil_exe_start_pt__U17 op_hcompute_hw_output_stencil_exe_start (
    .in(op_hcompute_hw_output_stencil_exe_start_in),
    .out(op_hcompute_hw_output_stencil_exe_start_out)
);
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[3] = arr__U20_out[3];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[2] = arr__U20_out[2];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[1] = arr__U20_out[1];
assign op_hcompute_hw_output_stencil_exe_start_control_vars_in[0] = arr__U20_out[0];
op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U19 op_hcompute_hw_output_stencil_exe_start_control_vars (
    .in(op_hcompute_hw_output_stencil_exe_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_exe_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_port_controller_clk = clk;
assign op_hcompute_hw_output_stencil_port_controller_rst_n = rst_n;
assign op_hcompute_hw_output_stencil_port_controller_flush = flush;
affine_controller__U14 op_hcompute_hw_output_stencil_port_controller (
    .clk(op_hcompute_hw_output_stencil_port_controller_clk),
    .rst_n(op_hcompute_hw_output_stencil_port_controller_rst_n),
    .flush(op_hcompute_hw_output_stencil_port_controller_flush),
    .valid(op_hcompute_hw_output_stencil_port_controller_valid),
    .d(op_hcompute_hw_output_stencil_port_controller_d)
);
assign op_hcompute_hw_output_stencil_read_start_in = op_hcompute_hw_output_stencil_port_controller_valid;
op_hcompute_hw_output_stencil_read_start_pt__U15 op_hcompute_hw_output_stencil_read_start (
    .in(op_hcompute_hw_output_stencil_read_start_in),
    .out(op_hcompute_hw_output_stencil_read_start_out)
);
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[3] = op_hcompute_hw_output_stencil_port_controller_d[3];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[2] = op_hcompute_hw_output_stencil_port_controller_d[2];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[1] = op_hcompute_hw_output_stencil_port_controller_d[1];
assign op_hcompute_hw_output_stencil_read_start_control_vars_in[0] = op_hcompute_hw_output_stencil_port_controller_d[0];
op_hcompute_hw_output_stencil_read_start_control_vars_pt__U16 op_hcompute_hw_output_stencil_read_start_control_vars (
    .in(op_hcompute_hw_output_stencil_read_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_read_start_control_vars_out)
);
assign op_hcompute_hw_output_stencil_write_start_in = delay_reg__U27_out;
op_hcompute_hw_output_stencil_write_start_pt__U26 op_hcompute_hw_output_stencil_write_start (
    .in(op_hcompute_hw_output_stencil_write_start_in),
    .out(hw_output_stencil_op_hcompute_hw_output_stencil_write_valid)
);
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[3] = arr__U29_out[3];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[2] = arr__U29_out[2];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[1] = arr__U29_out[1];
assign op_hcompute_hw_output_stencil_write_start_control_vars_in[0] = arr__U29_out[0];
op_hcompute_hw_output_stencil_write_start_control_vars_pt__U28 op_hcompute_hw_output_stencil_write_start_control_vars (
    .in(op_hcompute_hw_output_stencil_write_start_control_vars_in),
    .out(op_hcompute_hw_output_stencil_write_start_control_vars_out)
);
assign hw_output_stencil_op_hcompute_hw_output_stencil_write[0] = op_hcompute_hw_output_stencil_hw_output_stencil_op_hcompute_hw_output_stencil_write[0];
endmodule

