// Seed: 1330804567
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input reg id_6;
  output wire id_5;
  inout wire id_4;
  inout reg id_3;
  output reg id_2;
  inout wire id_1;
  always begin : LABEL_0
    id_3 = 1;
  end
  assign id_3 = id_4;
  logic id_7;
  always @("") id_2 <= -1 - id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  module_0 modCall_1 (
      id_20,
      id_13,
      id_13,
      id_4,
      id_9,
      id_13
  );
  assign modCall_1.id_6 = 0;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  inout reg id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  for (id_23 = 1; id_3; id_13 = -1'd0) begin : LABEL_0
    assign id_5 = id_5;
  end
endmodule
