Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sun Jan 26 23:40:53 2020
| Host         : DESKTOP-EHFVCLS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: design_1_i/clock_1Hz_0/U0/clock_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.751        0.000                      0                  100        0.242        0.000                      0                  100        4.500        0.000                       0                    53  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.751        0.000                      0                   51        0.242        0.000                      0                   51        4.500        0.000                       0                    53  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.236        0.000                      0                   49        0.602        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.751ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.751ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 1.118ns (26.183%)  route 3.152ns (73.817%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.329     9.296    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.420 r  design_1_i/clock_1Hz_0/U0/counter_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     9.420    design_1_i/clock_1Hz_0/U0/counter_sig_0[5]
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.853    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_D)        0.079    15.171    design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         15.171    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.751    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 1.147ns (26.681%)  route 3.152ns (73.319%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.329     9.296    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.153     9.449 r  design_1_i/clock_1Hz_0/U0/counter_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     9.449    design_1_i/clock_1Hz_0/U0/counter_sig_0[7]
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.853    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[7]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_D)        0.118    15.210    design_1_i/clock_1Hz_0/U0/counter_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.449    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 2.191ns (51.418%)  route 2.070ns (48.582%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           0.799     6.467    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X61Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.047 r  design_1_i/clock_1Hz_0/U0/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.047    design_1_i/clock_1Hz_0/U0/plusOp_carry_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.161 r  design_1_i/clock_1Hz_0/U0/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.161    design_1_i/clock_1Hz_0/U0/plusOp_carry__0_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.275 r  design_1_i/clock_1Hz_0/U0/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.275    design_1_i/clock_1Hz_0/U0/plusOp_carry__1_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.389 r  design_1_i/clock_1Hz_0/U0/plusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.389    design_1_i/clock_1Hz_0/U0/plusOp_carry__2_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.503 r  design_1_i/clock_1Hz_0/U0/plusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.503    design_1_i/clock_1Hz_0/U0/plusOp_carry__3_n_0
    SLICE_X61Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.837 r  design_1_i/clock_1Hz_0/U0/plusOp_carry__4/O[1]
                         net (fo=1, routed)           1.272     9.108    design_1_i/clock_1Hz_0/U0/data0[22]
    SLICE_X60Y38         LUT4 (Prop_lut4_I3_O)        0.303     9.411 r  design_1_i/clock_1Hz_0/U0/counter_sig[22]_i_1/O
                         net (fo=1, routed)           0.000     9.411    design_1_i/clock_1Hz_0/U0/counter_sig_0[22]
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Setup_fdce_C_D)        0.081    15.176    design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -9.411    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/clock_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.179ns  (logic 1.118ns (26.752%)  route 3.061ns (73.248%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.239     9.205    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I0_O)        0.124     9.329 r  design_1_i/clock_1Hz_0/U0/clock_out_i_1/O
                         net (fo=1, routed)           0.000     9.329    design_1_i/clock_1Hz_0/U0/clock_out_i_1_n_0
    SLICE_X59Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/clock_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.511    14.852    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X59Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/clock_out_reg/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y33         FDCE (Setup_fdce_C_D)        0.029    15.120    design_1_i/clock_1Hz_0/U0/clock_out_reg
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.144ns (27.205%)  route 3.061ns (72.795%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.239     9.205    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X59Y33         LUT4 (Prop_lut4_I0_O)        0.150     9.355 r  design_1_i/clock_1Hz_0/U0/counter_sig[2]_i_1/O
                         net (fo=1, routed)           0.000     9.355    design_1_i/clock_1Hz_0/U0/counter_sig_0[2]
    SLICE_X59Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.511    14.852    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X59Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[2]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y33         FDCE (Setup_fdce_C_D)        0.075    15.166    design_1_i/clock_1Hz_0/U0/counter_sig_reg[2]
  -------------------------------------------------------------------
                         required time                         15.166    
                         arrival time                          -9.355    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.904ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.118ns (27.143%)  route 3.001ns (72.857%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.178     9.145    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.269 r  design_1_i/clock_1Hz_0/U0/counter_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     9.269    design_1_i/clock_1Hz_0/U0/counter_sig_0[4]
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.853    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_D)        0.081    15.173    design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                          -9.269    
  -------------------------------------------------------------------
                         slack                                  5.904    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 1.144ns (27.600%)  route 3.001ns (72.400%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.178     9.145    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.150     9.295 r  design_1_i/clock_1Hz_0/U0/counter_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     9.295    design_1_i/clock_1Hz_0/U0/counter_sig_0[6]
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.853    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[6]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_D)        0.118    15.210    design_1_i/clock_1Hz_0/U0/counter_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         15.210    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             6.067ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.118ns (28.283%)  route 2.835ns (71.717%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.012     8.979    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.124     9.103 r  design_1_i/clock_1Hz_0/U0/counter_sig[10]_i_1/O
                         net (fo=1, routed)           0.000     9.103    design_1_i/clock_1Hz_0/U0/counter_sig_0[10]
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDCE (Setup_fdce_C_D)        0.077    15.170    design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.067    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 1.142ns (28.716%)  route 2.835ns (71.284%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          1.012     8.979    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y35         LUT4 (Prop_lut4_I0_O)        0.148     9.127 r  design_1_i/clock_1Hz_0/U0/counter_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     9.127    design_1_i/clock_1Hz_0/U0/counter_sig_0[8]
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.513    14.854    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y35         FDCE (Setup_fdce_C_D)        0.118    15.211    design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         15.211    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.144ns  (required time - arrival time)
  Source:                 design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.875ns  (logic 1.118ns (28.852%)  route 2.757ns (71.148%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.629     5.150    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y33         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y33         FDCE (Prop_fdce_C_Q)         0.518     5.668 f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[0]/Q
                         net (fo=3, routed)           1.130     6.798    design_1_i/clock_1Hz_0/U0/counter_sig[0]
    SLICE_X60Y33         LUT4 (Prop_lut4_I1_O)        0.148     6.946 r  design_1_i/clock_1Hz_0/U0/clock_out_i_6/O
                         net (fo=1, routed)           0.693     7.639    design_1_i/clock_1Hz_0/U0/clock_out_i_6_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.967 r  design_1_i/clock_1Hz_0/U0/clock_out_i_2/O
                         net (fo=28, routed)          0.934     8.901    design_1_i/clock_1Hz_0/U0/clock_out_i_2_n_0
    SLICE_X60Y34         LUT4 (Prop_lut4_I0_O)        0.124     9.025 r  design_1_i/clock_1Hz_0/U0/counter_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     9.025    design_1_i/clock_1Hz_0/U0/counter_sig_0[1]
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.512    14.853    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X60Y34         FDCE (Setup_fdce_C_D)        0.077    15.169    design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  6.144    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/btn_debounce_0/U0/sh2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.707%)  route 0.189ns (57.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.587     1.470    design_1_i/btn_debounce_0/U0/clk
    SLICE_X58Y31         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  design_1_i/btn_debounce_0/U0/sh1_reg/Q
                         net (fo=2, routed)           0.189     1.800    design_1_i/btn_debounce_0/U0/sh1
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
                         clock pessimism             -0.498     1.488    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.070     1.558    design_1_i/btn_debounce_0/U0/sh2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.723    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[15]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.105     1.579    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.589     1.472    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y32         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDCE (Prop_fdce_C_Q)         0.141     1.613 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.721    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[3]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[0]_i_1_n_4
    SLICE_X63Y32         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.858     1.985    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y32         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y32         FDCE (Hold_fdce_C_D)         0.105     1.577    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.722    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[7]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDCE (Hold_fdce_C_D)         0.105     1.578    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[11]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.987    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDCE (Hold_fdce_C_D)         0.105     1.579    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.720    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[12]
    SLICE_X63Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y35         FDCE (Hold_fdce_C_D)         0.105     1.579    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y36         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y36         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.720    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[16]
    SLICE_X63Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y36         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y36         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X63Y36         FDCE (Hold_fdce_C_D)         0.105     1.579    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.719    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[4]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y33         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X63Y33         FDCE (Hold_fdce_C_D)         0.105     1.578    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.591     1.474    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    design_1_i/seven_seg_display_0/U0/refresh_counter_reg_n_0_[8]
    SLICE_X63Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.860     1.987    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y34         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X63Y34         FDCE (Hold_fdce_C_D)         0.105     1.579    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/btn_debounce_0/U0/sh3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.181     1.796    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
                         clock pessimism             -0.513     1.473    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.066     1.539    design_1_i/btn_debounce_0/U0/sh3_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y31   design_1_i/btn_debounce_0/U0/sh1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   design_1_i/btn_debounce_0/U0/sh2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y35   design_1_i/btn_debounce_0/U0/sh3_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y33   design_1_i/clock_1Hz_0/U0/clock_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y35   design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   design_1_i/clock_1Hz_0/U0/counter_sig_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y36   design_1_i/clock_1Hz_0/U0/counter_sig_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y37   design_1_i/clock_1Hz_0/U0/counter_sig_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y37   design_1_i/clock_1Hz_0/U0/counter_sig_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y31   design_1_i/btn_debounce_0/U0/sh1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y35   design_1_i/btn_debounce_0/U0/sh2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y35   design_1_i/btn_debounce_0/U0/sh3_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   design_1_i/clock_1Hz_0/U0/clock_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y35   design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   design_1_i/clock_1Hz_0/U0/counter_sig_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y36   design_1_i/clock_1Hz_0/U0/counter_sig_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   design_1_i/clock_1Hz_0/U0/counter_sig_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   design_1_i/clock_1Hz_0/U0/counter_sig_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y37   design_1_i/clock_1Hz_0/U0/counter_sig_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   design_1_i/clock_1Hz_0/U0/clock_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y33   design_1_i/clock_1Hz_0/U0/counter_sig_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y34   design_1_i/clock_1Hz_0/U0/counter_sig_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.734    design_1_i/clock_1Hz_0/U0/counter_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[23]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.734    design_1_i/clock_1Hz_0/U0/counter_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[25]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.734    design_1_i/clock_1Hz_0/U0/counter_sig_reg[25]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.236ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[27]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.361    14.734    design_1_i/clock_1Hz_0/U0/counter_sig_reg[27]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.236    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.776    design_1_i/clock_1Hz_0/U0/counter_sig_reg[18]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.776    design_1_i/clock_1Hz_0/U0/counter_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[24]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.776    design_1_i/clock_1Hz_0/U0/counter_sig_reg[24]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.278ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.344ns  (logic 0.580ns (24.741%)  route 1.764ns (75.259%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          1.108     7.498    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y38         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.515    14.856    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y38         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[26]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X60Y38         FDCE (Recov_fdce_C_CLR)     -0.319    14.776    design_1_i/clock_1Hz_0/U0/counter_sig_reg[26]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -7.498    
  -------------------------------------------------------------------
                         slack                                  7.278    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.580ns (26.293%)  route 1.626ns (73.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.970     7.359    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y37         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    14.855    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y37         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.733    design_1_i/clock_1Hz_0/U0/counter_sig_reg[17]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.374    

Slack (MET) :             7.374ns  (required time - arrival time)
  Source:                 design_1_i/btn_debounce_0/U0/sh3_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.206ns  (logic 0.580ns (26.293%)  route 1.626ns (73.707%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.632     5.153    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.456     5.609 f  design_1_i/btn_debounce_0/U0/sh3_reg/Q
                         net (fo=1, routed)           0.656     6.265    design_1_i/btn_debounce_0/U0/sh3
    SLICE_X59Y35         LUT3 (Prop_lut3_I2_O)        0.124     6.389 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.970     7.359    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y37         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          1.514    14.855    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y37         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[19]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y37         FDCE (Recov_fdce_C_CLR)     -0.361    14.733    design_1_i/clock_1Hz_0/U0/counter_sig_reg[19]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -7.359    
  -------------------------------------------------------------------
                         slack                                  7.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.826%)  route 0.364ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.196     2.023    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y35         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.421    design_1_i/clock_1Hz_0/U0/counter_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.826%)  route 0.364ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.196     2.023    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y35         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.421    design_1_i/clock_1Hz_0/U0/counter_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.826%)  route 0.364ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.196     2.023    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y35         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.421    design_1_i/clock_1Hz_0/U0/counter_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.602ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.826%)  route 0.364ns (66.174%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.196     2.023    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y35         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.859     1.986    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y35         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[9]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X60Y35         FDCE (Remov_fdce_C_CLR)     -0.067     1.421    design_1_i/clock_1Hz_0/U0/counter_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.195%)  route 0.374ns (66.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.206     2.033    design_1_i/seven_seg_display_0/U0/reset
    SLICE_X63Y35         FDCE                                         f  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.195%)  route 0.374ns (66.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.206     2.033    design_1_i/seven_seg_display_0/U0/reset
    SLICE_X63Y35         FDCE                                         f  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[13]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.195%)  route 0.374ns (66.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.206     2.033    design_1_i/seven_seg_display_0/U0/reset
    SLICE_X63Y35         FDCE                                         f  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[14]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.186ns (33.195%)  route 0.374ns (66.805%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.206     2.033    design_1_i/seven_seg_display_0/U0/reset
    SLICE_X63Y35         FDCE                                         f  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.861     1.988    design_1_i/seven_seg_display_0/U0/clock100Mhz
    SLICE_X63Y35         FDCE                                         r  design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X63Y35         FDCE (Remov_fdce_C_CLR)     -0.092     1.418    design_1_i/seven_seg_display_0/U0/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.211     2.039    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y34         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.858     1.985    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.420    design_1_i/clock_1Hz_0/U0/counter_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 design_1_i/btn_debounce_0/U0/sh2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.884%)  route 0.380ns (67.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.590     1.473    design_1_i/btn_debounce_0/U0/clk
    SLICE_X59Y35         FDRE                                         r  design_1_i/btn_debounce_0/U0/sh2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  design_1_i/btn_debounce_0/U0/sh2_reg/Q
                         net (fo=2, routed)           0.168     1.782    design_1_i/btn_debounce_0/U0/sh2
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.045     1.827 f  design_1_i/btn_debounce_0/U0/btn_out__0/O
                         net (fo=65, routed)          0.211     2.039    design_1_i/clock_1Hz_0/U0/rst
    SLICE_X60Y34         FDCE                                         f  design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=52, routed)          0.858     1.985    design_1_i/clock_1Hz_0/U0/clk100Mhz
    SLICE_X60Y34         FDCE                                         r  design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]/C
                         clock pessimism             -0.498     1.487    
    SLICE_X60Y34         FDCE (Remov_fdce_C_CLR)     -0.067     1.420    design_1_i/clock_1Hz_0/U0/counter_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.619    





