// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate11 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        r_address0,
        r_ce0,
        r_we0,
        r_d0,
        r_offset,
        l_address0,
        l_ce0,
        l_q0,
        l_offset,
        n_address0,
        n_ce0,
        n_we0,
        n_d0,
        n_q0,
        n_address1,
        n_ce1,
        n_we1,
        n_d1,
        n_q1,
        a_offset,
        b_offset,
        c_offset,
        d_offset,
        e_offset,
        f_offset,
        g_offset,
        h_offset,
        k_offset,
        m_offset,
        n_offset
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [15:0] r_address0;
output   r_ce0;
output   r_we0;
output  [0:0] r_d0;
input  [3:0] r_offset;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [3:0] l_offset;
output  [18:0] n_address0;
output   n_ce0;
output   n_we0;
output  [5:0] n_d0;
input  [5:0] n_q0;
output  [18:0] n_address1;
output   n_ce1;
output   n_we1;
output  [5:0] n_d1;
input  [5:0] n_q1;
input  [6:0] a_offset;
input  [6:0] b_offset;
input  [6:0] c_offset;
input  [6:0] d_offset;
input  [6:0] e_offset;
input  [6:0] f_offset;
input  [6:0] g_offset;
input  [6:0] h_offset;
input  [6:0] k_offset;
input  [7:0] m_offset;
input  [7:0] n_offset;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [18:0] sub_ln681_fu_181_p2;
reg   [18:0] sub_ln681_reg_560;
wire   [18:0] sub_ln680_fu_212_p2;
reg   [18:0] sub_ln680_reg_565;
wire   [17:0] sub_ln679_fu_243_p2;
reg   [17:0] sub_ln679_reg_570;
wire   [17:0] sub_ln678_fu_274_p2;
reg   [17:0] sub_ln678_reg_575;
wire   [17:0] sub_ln677_fu_305_p2;
reg   [17:0] sub_ln677_reg_580;
wire   [17:0] sub_ln676_fu_336_p2;
reg   [17:0] sub_ln676_reg_585;
wire   [17:0] sub_ln675_fu_367_p2;
reg   [17:0] sub_ln675_reg_590;
wire   [17:0] sub_ln674_fu_398_p2;
reg   [17:0] sub_ln674_reg_595;
wire   [17:0] sub_ln673_fu_429_p2;
reg   [17:0] sub_ln673_reg_600;
wire   [17:0] sub_ln672_fu_460_p2;
reg   [17:0] sub_ln672_reg_605;
wire   [17:0] sub_ln671_fu_491_p2;
reg   [17:0] sub_ln671_reg_610;
wire   [14:0] sub_ln232_fu_522_p2;
reg   [14:0] sub_ln232_reg_615;
wire   [14:0] sub_ln703_fu_553_p2;
reg   [14:0] sub_ln703_reg_620;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_idle;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_ready;
wire   [15:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_address0;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_ce0;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_we0;
wire   [0:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_d0;
wire   [15:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_address0;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_ce0;
wire   [18:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address0;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce0;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we0;
wire   [5:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d0;
wire   [18:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address1;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce1;
wire    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we1;
wire   [5:0] grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d1;
reg    grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg;
wire    ap_CS_fsm_state2;
wire   [17:0] tmp_fu_157_p3;
wire   [13:0] tmp_s_fu_169_p3;
wire   [18:0] zext_ln681_fu_165_p1;
wire   [18:0] zext_ln681_1_fu_177_p1;
wire   [17:0] tmp_295_fu_188_p3;
wire   [13:0] tmp_296_fu_200_p3;
wire   [18:0] zext_ln680_fu_196_p1;
wire   [18:0] zext_ln680_1_fu_208_p1;
wire   [16:0] tmp_297_fu_219_p3;
wire   [12:0] tmp_298_fu_231_p3;
wire   [17:0] zext_ln679_fu_227_p1;
wire   [17:0] zext_ln679_1_fu_239_p1;
wire   [16:0] tmp_299_fu_250_p3;
wire   [12:0] tmp_300_fu_262_p3;
wire   [17:0] zext_ln678_fu_258_p1;
wire   [17:0] zext_ln678_1_fu_270_p1;
wire   [16:0] tmp_301_fu_281_p3;
wire   [12:0] tmp_302_fu_293_p3;
wire   [17:0] zext_ln677_fu_289_p1;
wire   [17:0] zext_ln677_1_fu_301_p1;
wire   [16:0] tmp_303_fu_312_p3;
wire   [12:0] tmp_304_fu_324_p3;
wire   [17:0] zext_ln676_fu_320_p1;
wire   [17:0] zext_ln676_1_fu_332_p1;
wire   [16:0] tmp_305_fu_343_p3;
wire   [12:0] tmp_306_fu_355_p3;
wire   [17:0] zext_ln675_fu_351_p1;
wire   [17:0] zext_ln675_1_fu_363_p1;
wire   [16:0] tmp_307_fu_374_p3;
wire   [12:0] tmp_308_fu_386_p3;
wire   [17:0] zext_ln674_fu_382_p1;
wire   [17:0] zext_ln674_1_fu_394_p1;
wire   [16:0] tmp_309_fu_405_p3;
wire   [12:0] tmp_310_fu_417_p3;
wire   [17:0] zext_ln673_fu_413_p1;
wire   [17:0] zext_ln673_1_fu_425_p1;
wire   [16:0] tmp_311_fu_436_p3;
wire   [12:0] tmp_312_fu_448_p3;
wire   [17:0] zext_ln672_fu_444_p1;
wire   [17:0] zext_ln672_1_fu_456_p1;
wire   [16:0] tmp_313_fu_467_p3;
wire   [12:0] tmp_314_fu_479_p3;
wire   [17:0] zext_ln671_fu_475_p1;
wire   [17:0] zext_ln671_1_fu_487_p1;
wire   [13:0] tmp_315_fu_498_p3;
wire   [9:0] tmp_316_fu_510_p3;
wire   [14:0] zext_ln232_fu_506_p1;
wire   [14:0] zext_ln232_16_fu_518_p1;
wire   [13:0] tmp_317_fu_529_p3;
wire   [9:0] tmp_318_fu_541_p3;
wire   [14:0] zext_ln703_fu_537_p1;
wire   [14:0] zext_ln703_2_fu_549_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg = 1'b0;
end

ldpcDec_colUpdate11_Pipeline_VITIS_LOOP_668_1 grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start),
    .ap_done(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done),
    .ap_idle(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_idle),
    .ap_ready(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_ready),
    .sub_ln703(sub_ln703_reg_620),
    .r_address0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_address0),
    .r_ce0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_ce0),
    .r_we0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_we0),
    .r_d0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_d0),
    .sub_ln232(sub_ln232_reg_615),
    .l_address0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_address0),
    .l_ce0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_ce0),
    .l_q0(l_q0),
    .sub_ln671(sub_ln671_reg_610),
    .n_address0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address0),
    .n_ce0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce0),
    .n_we0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we0),
    .n_d0(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d0),
    .n_q0(n_q0),
    .n_address1(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address1),
    .n_ce1(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce1),
    .n_we1(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we1),
    .n_d1(grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d1),
    .n_q1(n_q1),
    .sub_ln672(sub_ln672_reg_605),
    .sub_ln673(sub_ln673_reg_600),
    .sub_ln674(sub_ln674_reg_595),
    .sub_ln675(sub_ln675_reg_590),
    .sub_ln676(sub_ln676_reg_585),
    .sub_ln677(sub_ln677_reg_580),
    .sub_ln678(sub_ln678_reg_575),
    .sub_ln679(sub_ln679_reg_570),
    .sub_ln680(sub_ln680_reg_565),
    .sub_ln681(sub_ln681_reg_560)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg <= 1'b1;
        end else if ((grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_ready == 1'b1)) begin
            grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sub_ln232_reg_615[14 : 6] <= sub_ln232_fu_522_p2[14 : 6];
        sub_ln671_reg_610[17 : 6] <= sub_ln671_fu_491_p2[17 : 6];
        sub_ln672_reg_605[17 : 6] <= sub_ln672_fu_460_p2[17 : 6];
        sub_ln673_reg_600[17 : 6] <= sub_ln673_fu_429_p2[17 : 6];
        sub_ln674_reg_595[17 : 6] <= sub_ln674_fu_398_p2[17 : 6];
        sub_ln675_reg_590[17 : 6] <= sub_ln675_fu_367_p2[17 : 6];
        sub_ln676_reg_585[17 : 6] <= sub_ln676_fu_336_p2[17 : 6];
        sub_ln677_reg_580[17 : 6] <= sub_ln677_fu_305_p2[17 : 6];
        sub_ln678_reg_575[17 : 6] <= sub_ln678_fu_274_p2[17 : 6];
        sub_ln679_reg_570[17 : 6] <= sub_ln679_fu_243_p2[17 : 6];
        sub_ln680_reg_565[18 : 6] <= sub_ln680_fu_212_p2[18 : 6];
        sub_ln681_reg_560[18 : 6] <= sub_ln681_fu_181_p2[18 : 6];
        sub_ln703_reg_620[14 : 6] <= sub_ln703_fu_553_p2[14 : 6];
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_ap_start_reg;

assign l_address0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_address0;

assign l_ce0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_l_ce0;

assign n_address0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address0;

assign n_address1 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_address1;

assign n_ce0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce0;

assign n_ce1 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_ce1;

assign n_d0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d0;

assign n_d1 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_d1;

assign n_we0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we0;

assign n_we1 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_n_we1;

assign r_address0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_address0;

assign r_ce0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_ce0;

assign r_d0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_d0;

assign r_we0 = grp_colUpdate11_Pipeline_VITIS_LOOP_668_1_fu_134_r_we0;

assign sub_ln232_fu_522_p2 = (zext_ln232_fu_506_p1 - zext_ln232_16_fu_518_p1);

assign sub_ln671_fu_491_p2 = (zext_ln671_fu_475_p1 - zext_ln671_1_fu_487_p1);

assign sub_ln672_fu_460_p2 = (zext_ln672_fu_444_p1 - zext_ln672_1_fu_456_p1);

assign sub_ln673_fu_429_p2 = (zext_ln673_fu_413_p1 - zext_ln673_1_fu_425_p1);

assign sub_ln674_fu_398_p2 = (zext_ln674_fu_382_p1 - zext_ln674_1_fu_394_p1);

assign sub_ln675_fu_367_p2 = (zext_ln675_fu_351_p1 - zext_ln675_1_fu_363_p1);

assign sub_ln676_fu_336_p2 = (zext_ln676_fu_320_p1 - zext_ln676_1_fu_332_p1);

assign sub_ln677_fu_305_p2 = (zext_ln677_fu_289_p1 - zext_ln677_1_fu_301_p1);

assign sub_ln678_fu_274_p2 = (zext_ln678_fu_258_p1 - zext_ln678_1_fu_270_p1);

assign sub_ln679_fu_243_p2 = (zext_ln679_fu_227_p1 - zext_ln679_1_fu_239_p1);

assign sub_ln680_fu_212_p2 = (zext_ln680_fu_196_p1 - zext_ln680_1_fu_208_p1);

assign sub_ln681_fu_181_p2 = (zext_ln681_fu_165_p1 - zext_ln681_1_fu_177_p1);

assign sub_ln703_fu_553_p2 = (zext_ln703_fu_537_p1 - zext_ln703_2_fu_549_p1);

assign tmp_295_fu_188_p3 = {{m_offset}, {10'd0}};

assign tmp_296_fu_200_p3 = {{m_offset}, {6'd0}};

assign tmp_297_fu_219_p3 = {{k_offset}, {10'd0}};

assign tmp_298_fu_231_p3 = {{k_offset}, {6'd0}};

assign tmp_299_fu_250_p3 = {{h_offset}, {10'd0}};

assign tmp_300_fu_262_p3 = {{h_offset}, {6'd0}};

assign tmp_301_fu_281_p3 = {{g_offset}, {10'd0}};

assign tmp_302_fu_293_p3 = {{g_offset}, {6'd0}};

assign tmp_303_fu_312_p3 = {{f_offset}, {10'd0}};

assign tmp_304_fu_324_p3 = {{f_offset}, {6'd0}};

assign tmp_305_fu_343_p3 = {{e_offset}, {10'd0}};

assign tmp_306_fu_355_p3 = {{e_offset}, {6'd0}};

assign tmp_307_fu_374_p3 = {{d_offset}, {10'd0}};

assign tmp_308_fu_386_p3 = {{d_offset}, {6'd0}};

assign tmp_309_fu_405_p3 = {{c_offset}, {10'd0}};

assign tmp_310_fu_417_p3 = {{c_offset}, {6'd0}};

assign tmp_311_fu_436_p3 = {{b_offset}, {10'd0}};

assign tmp_312_fu_448_p3 = {{b_offset}, {6'd0}};

assign tmp_313_fu_467_p3 = {{a_offset}, {10'd0}};

assign tmp_314_fu_479_p3 = {{a_offset}, {6'd0}};

assign tmp_315_fu_498_p3 = {{l_offset}, {10'd0}};

assign tmp_316_fu_510_p3 = {{l_offset}, {6'd0}};

assign tmp_317_fu_529_p3 = {{r_offset}, {10'd0}};

assign tmp_318_fu_541_p3 = {{r_offset}, {6'd0}};

assign tmp_fu_157_p3 = {{n_offset}, {10'd0}};

assign tmp_s_fu_169_p3 = {{n_offset}, {6'd0}};

assign zext_ln232_16_fu_518_p1 = tmp_316_fu_510_p3;

assign zext_ln232_fu_506_p1 = tmp_315_fu_498_p3;

assign zext_ln671_1_fu_487_p1 = tmp_314_fu_479_p3;

assign zext_ln671_fu_475_p1 = tmp_313_fu_467_p3;

assign zext_ln672_1_fu_456_p1 = tmp_312_fu_448_p3;

assign zext_ln672_fu_444_p1 = tmp_311_fu_436_p3;

assign zext_ln673_1_fu_425_p1 = tmp_310_fu_417_p3;

assign zext_ln673_fu_413_p1 = tmp_309_fu_405_p3;

assign zext_ln674_1_fu_394_p1 = tmp_308_fu_386_p3;

assign zext_ln674_fu_382_p1 = tmp_307_fu_374_p3;

assign zext_ln675_1_fu_363_p1 = tmp_306_fu_355_p3;

assign zext_ln675_fu_351_p1 = tmp_305_fu_343_p3;

assign zext_ln676_1_fu_332_p1 = tmp_304_fu_324_p3;

assign zext_ln676_fu_320_p1 = tmp_303_fu_312_p3;

assign zext_ln677_1_fu_301_p1 = tmp_302_fu_293_p3;

assign zext_ln677_fu_289_p1 = tmp_301_fu_281_p3;

assign zext_ln678_1_fu_270_p1 = tmp_300_fu_262_p3;

assign zext_ln678_fu_258_p1 = tmp_299_fu_250_p3;

assign zext_ln679_1_fu_239_p1 = tmp_298_fu_231_p3;

assign zext_ln679_fu_227_p1 = tmp_297_fu_219_p3;

assign zext_ln680_1_fu_208_p1 = tmp_296_fu_200_p3;

assign zext_ln680_fu_196_p1 = tmp_295_fu_188_p3;

assign zext_ln681_1_fu_177_p1 = tmp_s_fu_169_p3;

assign zext_ln681_fu_165_p1 = tmp_fu_157_p3;

assign zext_ln703_2_fu_549_p1 = tmp_318_fu_541_p3;

assign zext_ln703_fu_537_p1 = tmp_317_fu_529_p3;

always @ (posedge ap_clk) begin
    sub_ln681_reg_560[5:0] <= 6'b000000;
    sub_ln680_reg_565[5:0] <= 6'b000000;
    sub_ln679_reg_570[5:0] <= 6'b000000;
    sub_ln678_reg_575[5:0] <= 6'b000000;
    sub_ln677_reg_580[5:0] <= 6'b000000;
    sub_ln676_reg_585[5:0] <= 6'b000000;
    sub_ln675_reg_590[5:0] <= 6'b000000;
    sub_ln674_reg_595[5:0] <= 6'b000000;
    sub_ln673_reg_600[5:0] <= 6'b000000;
    sub_ln672_reg_605[5:0] <= 6'b000000;
    sub_ln671_reg_610[5:0] <= 6'b000000;
    sub_ln232_reg_615[5:0] <= 6'b000000;
    sub_ln703_reg_620[5:0] <= 6'b000000;
end

endmodule //ldpcDec_colUpdate11
