#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000205adf22ba0 .scope module, "sign_extender16_32" "sign_extender16_32" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data";
    .port_info 1 /OUTPUT 32 "data_extended";
o00000205adf569b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v00000205adf232d0_0 .net "data", 15 0, o00000205adf569b8;  0 drivers
v00000205adf22d30_0 .var "data_extended", 31 0;
E_00000205adf55080 .event anyedge, v00000205adf232d0_0;
    .scope S_00000205adf22ba0;
T_0 ;
    %wait E_00000205adf55080;
    %load/vec4 v00000205adf232d0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000205adf232d0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000205adf22d30_0, 0;
    %jmp T_0;
    .thread T_0, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sign_extender16_32.v";
