

================================================================
== Vitis HLS Report for 'dfr_inference'
================================================================
* Date:           Tue Sep  7 15:36:16 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        proj_dfr_core
* Solution:       dfr_core_solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  73.000 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+-----------+-----------+------------+----------+-----------+---------+
    |   Latency (cycles)   |   Latency (absolute)   |       Interval       | Pipeline|
    |    min   |    max    |    min    |     max    |    min   |    max    |   Type  |
    +----------+-----------+-----------+------------+----------+-----------+---------+
    |  67352428|  120205228|  6.735 sec|  12.021 sec|  67352429|  120205229|     none|
    +----------+-----------+-----------+------------+----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+
        |                     |   Latency (cycles)   | Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name      |    min   |    max    |  Latency  |  achieved |   target  |  Count | Pipelined|
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+
        |- Loop 1             |       100|        100|          1|          1|          1|     100|       yes|
        |- Loop 2             |    508200|     508200|          1|          1|          1|  508200|       yes|
        |- VITIS_LOOP_51_1    |    214000|     214000|        107|          -|          -|    2000|        no|
        | + VITIS_LOOP_61_2   |        99|         99|          2|          1|          1|      99|       yes|
        |- VITIS_LOOP_70_3    |  66066000|  118918800|  130 ~ 234|          -|          -|  508200|        no|
        | + VITIS_LOOP_84_4   |        99|         99|          2|          1|          1|      99|       yes|
        | + VITIS_LOOP_97_5   |       100|        100|          2|          1|          1|     100|       yes|
        |- VITIS_LOOP_111_6   |    564103|     564103|        111|          -|          -|    5082|        no|
        | + VITIS_LOOP_113_7  |       101|        101|          3|          1|          1|     100|       yes|
        +---------------------+----------+-----------+-----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|   2506|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   15|    2462|   3741|    -|
|Memory           |      561|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    823|    -|
|Register         |        -|    -|     512|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |      569|   16|    2974|   7070|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |      203|    7|       2|     13|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |control_s_axi_U                    |control_s_axi                   |        0|   0|   36|    40|    0|
    |dadd_64ns_64ns_64_2_full_dsp_1_U1  |dadd_64ns_64ns_64_2_full_dsp_1  |        0|   3|  342|  1065|    0|
    |dmul_64ns_64ns_64_2_max_dsp_1_U2   |dmul_64ns_64ns_64_2_max_dsp_1   |        0|  11|  256|   546|    0|
    |inputs_m_axi_U                     |inputs_m_axi                    |        2|   0|  512|   580|    0|
    |mul_16ns_32s_48_1_1_U5             |mul_16ns_32s_48_1_1             |        0|   1|    0|    20|    0|
    |outputs_m_axi_U                    |outputs_m_axi                   |        4|   0|  566|   766|    0|
    |sitodp_32ns_64_2_no_dsp_1_U3       |sitodp_32ns_64_2_no_dsp_1       |        0|   0|    0|     0|    0|
    |urem_19ns_8ns_7_23_seq_1_U4        |urem_19ns_8ns_7_23_seq_1        |        0|   0|  238|   144|    0|
    |weights_m_axi_U                    |weights_m_axi                   |        2|   0|  512|   580|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                              |                                |        8|  15| 2462|  3741|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +---------------------------+------------------------+-----------+
    |          Instance         |         Module         | Expression|
    +---------------------------+------------------------+-----------+
    |mul_mul_19s_8ns_19_4_1_U6  |mul_mul_19s_8ns_19_4_1  |    i0 * i1|
    +---------------------------+------------------------+-----------+

    * Memory: 
    +---------------------+-------------------+---------+---+----+-----+--------+-----+------+-------------+
    |        Memory       |       Module      | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +---------------------+-------------------+---------+---+----+-----+--------+-----+------+-------------+
    |mg_data_U            |mg_data            |       48|  0|   0|    0|   65536|   12|     1|       786432|
    |reservoir_U          |reservoir          |        1|  0|   0|    0|     100|   16|     1|         1600|
    |reservoir_history_U  |reservoir_history  |      512|  0|   0|    0|  508200|   16|     1|      8131200|
    +---------------------+-------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                |                   |      561|  0|   0|    0|  573836|   44|     3|      8919232|
    +---------------------+-------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+-----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |add_ln100_fu_993_p2                 |         +|   0|  0|   26|          19|          19|
    |add_ln111_1_fu_1026_p2              |         +|   0|  0|   26|          19|           7|
    |add_ln111_fu_1014_p2                |         +|   0|  0|   14|          13|           1|
    |add_ln113_fu_1032_p2                |         +|   0|  0|   14|           7|           1|
    |add_ln114_fu_1053_p2                |         +|   0|  0|   26|          19|          19|
    |add_ln510_1_fu_815_p2               |         +|   0|  0|   12|          12|          11|
    |add_ln510_fu_610_p2                 |         +|   0|  0|   12|          12|          11|
    |add_ln51_fu_549_p2                  |         +|   0|  0|   12|          11|           1|
    |add_ln61_fu_717_p2                  |         +|   0|  0|   14|           7|           2|
    |add_ln84_fu_922_p2                  |         +|   0|  0|   14|           7|           2|
    |add_ln92_fu_754_p2                  |         +|   0|  0|   26|          19|           1|
    |add_ln97_fu_966_p2                  |         +|   0|  0|   14|           7|           1|
    |empty_22_fu_515_p2                  |         +|   0|  0|   14|           7|           1|
    |empty_25_fu_532_p2                  |         +|   0|  0|   26|          19|           1|
    |output_sum_1_fu_1081_p2             |         +|   0|  0|   62|          55|          55|
    |reservoir_history_idx_1_fu_1003_p2  |         +|   0|  0|   39|          32|           1|
    |result_V_2_fu_692_p2                |         -|   0|  0|   23|           1|          16|
    |result_V_6_fu_897_p2                |         -|   0|  0|   23|           1|          16|
    |sub_ln100_fu_978_p2                 |         -|   0|  0|   14|           6|           7|
    |sub_ln114_fu_1044_p2                |         -|   0|  0|   14|           6|           7|
    |sub_ln1311_1_fu_829_p2              |         -|   0|  0|   12|          10|          11|
    |sub_ln1311_fu_624_p2                |         -|   0|  0|   12|          10|          11|
    |ap_block_pp5_stage0_11001           |       and|   0|  0|    2|           1|           1|
    |ap_block_state67_io                 |       and|   0|  0|    2|           1|           1|
    |ap_block_state75_pp5_stage0_iter1   |       and|   0|  0|    2|           1|           1|
    |exitcond7330_fu_538_p2              |      icmp|   0|  0|   13|          19|          15|
    |exitcond7431_fu_521_p2              |      icmp|   0|  0|   10|           7|           6|
    |icmp_ln111_fu_1020_p2               |      icmp|   0|  0|   12|          13|          13|
    |icmp_ln113_fu_1038_p2               |      icmp|   0|  0|   10|           7|           6|
    |icmp_ln51_fu_555_p2                 |      icmp|   0|  0|   11|          11|           7|
    |icmp_ln61_fu_711_p2                 |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln70_fu_760_p2                 |      icmp|   0|  0|   13|          19|          15|
    |icmp_ln84_fu_916_p2                 |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln92_fu_956_p2                 |      icmp|   0|  0|   10|           7|           1|
    |icmp_ln97_fu_972_p2                 |      icmp|   0|  0|   10|           7|           6|
    |r_V_2_fu_855_p2                     |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_650_p2                       |      lshr|   0|  0|  460|         137|         137|
    |result_V_7_fu_903_p3                |    select|   0|  0|   16|           1|          16|
    |result_V_fu_698_p3                  |    select|   0|  0|   16|           1|          16|
    |ush_1_fu_839_p3                     |    select|   0|  0|   12|           1|          12|
    |ush_fu_634_p3                       |    select|   0|  0|   12|           1|          12|
    |val_1_fu_889_p3                     |    select|   0|  0|   16|           1|          16|
    |val_fu_684_p3                       |    select|   0|  0|   16|           1|          16|
    |r_V_1_fu_656_p2                     |       shl|   0|  0|  460|         137|         137|
    |r_V_3_fu_861_p2                     |       shl|   0|  0|  460|         137|         137|
    |ap_enable_pp2                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|    2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|    2|           2|           1|
    +------------------------------------+----------+----+---+-----+------------+------------+
    |Total                               |          |   0|  0| 2506|         970|         923|
    +------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+-----+-----------+-----+-----------+
    |                     Name                    | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                    |  377|         77|    1|         77|
    |ap_enable_reg_pp2_iter1                      |   14|          3|    1|          3|
    |ap_enable_reg_pp3_iter1                      |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1                      |   14|          3|    1|          3|
    |ap_enable_reg_pp5_iter1                      |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                      |   14|          3|    1|          3|
    |ap_phi_mux_node_idx_1_phi_fu_416_p4          |    9|          2|    7|         14|
    |ap_phi_mux_node_idx_phi_fu_393_p4            |    9|          2|    7|         14|
    |ap_phi_mux_reservoir_node_idx_phi_fu_428_p4  |    9|          2|    7|         14|
    |empty_24_reg_367                             |    9|          2|   19|         38|
    |empty_reg_356                                |    9|          2|    7|         14|
    |grp_fu_492_p0                                |   25|          5|   32|        160|
    |inputs_ARADDR                                |   14|          3|   64|        192|
    |inputs_ARLEN                                 |   14|          3|   32|         96|
    |inputs_blk_n_AR                              |    9|          2|    1|          2|
    |inputs_blk_n_R                               |    9|          2|    1|          2|
    |k_1_reg_401                                  |    9|          2|   19|         38|
    |k_reg_378                                    |    9|          2|   11|         22|
    |mg_data_address0                             |   14|          3|   16|         48|
    |node_idx_1_reg_412                           |    9|          2|    7|         14|
    |node_idx_reg_389                             |    9|          2|    7|         14|
    |output_idx_reg_436                           |    9|          2|   13|         26|
    |output_sum_reg_470                           |    9|          2|   55|        110|
    |outputs_blk_n_AW                             |    9|          2|    1|          2|
    |outputs_blk_n_B                              |    9|          2|    1|          2|
    |outputs_blk_n_W                              |    9|          2|    1|          2|
    |phi_mul_reg_447                              |    9|          2|   19|         38|
    |reservoir_address0                           |   31|          6|    7|         42|
    |reservoir_address1                           |   31|          6|    7|         42|
    |reservoir_d0                                 |   20|          4|   16|         64|
    |reservoir_history_address0                   |   20|          4|   19|         76|
    |reservoir_history_d0                         |   14|          3|   16|         48|
    |reservoir_history_idx_fu_178                 |    9|          2|   32|         64|
    |reservoir_node_idx_reg_424                   |    9|          2|    7|         14|
    |weight_idx_reg_459                           |    9|          2|    7|         14|
    |weights_blk_n_AR                             |    9|          2|    1|          2|
    |weights_blk_n_R                              |    9|          2|    1|          2|
    +---------------------------------------------+-----+-----------+-----+-----------+
    |Total                                        |  823|        172|  446|       1321|
    +---------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln111_1_reg_1251               |  19|   0|   19|          0|
    |add_ln111_reg_1242                 |  13|   0|   13|          0|
    |add_ln51_reg_1126                  |  11|   0|   11|          0|
    |add_ln61_reg_1153                  |   7|   0|    7|          0|
    |add_ln84_reg_1204                  |   7|   0|    7|          0|
    |add_ln92_reg_1176                  |  19|   0|   19|          0|
    |add_ln97_reg_1228                  |   7|   0|    7|          0|
    |ap_CS_fsm                          |  76|   0|   76|          0|
    |ap_enable_reg_pp2_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2            |   1|   0|    1|          0|
    |empty_24_reg_367                   |  19|   0|   19|          0|
    |empty_reg_356                      |   7|   0|    7|          0|
    |icmp_ln111_reg_1247                |   1|   0|    1|          0|
    |icmp_ln113_reg_1261                |   1|   0|    1|          0|
    |icmp_ln113_reg_1261_pp5_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln61_reg_1149                 |   1|   0|    1|          0|
    |icmp_ln84_reg_1200                 |   1|   0|    1|          0|
    |icmp_ln92_reg_1214                 |   1|   0|    1|          0|
    |icmp_ln97_reg_1233                 |   1|   0|    1|          0|
    |inputs_addr_read_reg_1185          |  32|   0|   32|          0|
    |inputs_read_reg_1134               |  32|   0|   32|          0|
    |k_1_reg_401                        |  19|   0|   19|          0|
    |k_reg_378                          |  11|   0|   11|          0|
    |mul_ln100_reg_1223                 |  19|   0|   19|          0|
    |node_idx_1_reg_412                 |   7|   0|    7|          0|
    |node_idx_reg_389                   |   7|   0|    7|          0|
    |output_idx_reg_436                 |  13|   0|   13|          0|
    |output_sum_reg_470                 |  55|   0|   55|          0|
    |phi_mul_reg_447                    |  19|   0|   19|          0|
    |reg_511                            |  12|   0|   12|          0|
    |reservoir_history_idx_fu_178       |  32|   0|   32|          0|
    |reservoir_node_idx_reg_424         |   7|   0|    7|          0|
    |sub_ln114_reg_1265                 |   7|   0|    7|          0|
    |weight_idx_reg_459                 |   7|   0|    7|          0|
    |weights_read_reg_1270              |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 512|   0|  512|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|s_axi_control_AWVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_AWREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_AWADDR    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_WVALID    |   in|    1|       s_axi|        control|   return void|
|s_axi_control_WREADY    |  out|    1|       s_axi|        control|   return void|
|s_axi_control_WDATA     |   in|   32|       s_axi|        control|   return void|
|s_axi_control_WSTRB     |   in|    4|       s_axi|        control|   return void|
|s_axi_control_ARVALID   |   in|    1|       s_axi|        control|   return void|
|s_axi_control_ARREADY   |  out|    1|       s_axi|        control|   return void|
|s_axi_control_ARADDR    |   in|    4|       s_axi|        control|   return void|
|s_axi_control_RVALID    |  out|    1|       s_axi|        control|   return void|
|s_axi_control_RREADY    |   in|    1|       s_axi|        control|   return void|
|s_axi_control_RDATA     |  out|   32|       s_axi|        control|   return void|
|s_axi_control_RRESP     |  out|    2|       s_axi|        control|   return void|
|s_axi_control_BVALID    |  out|    1|       s_axi|        control|   return void|
|s_axi_control_BREADY    |   in|    1|       s_axi|        control|   return void|
|s_axi_control_BRESP     |  out|    2|       s_axi|        control|   return void|
|ap_clk                  |   in|    1|  ap_ctrl_hs|  dfr_inference|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|  dfr_inference|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|  dfr_inference|  return value|
|m_axi_inputs_AWVALID    |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWREADY    |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWADDR     |  out|   64|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWID       |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWLEN      |  out|    8|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWSIZE     |  out|    3|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWBURST    |  out|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWLOCK     |  out|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWCACHE    |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWPROT     |  out|    3|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWQOS      |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWREGION   |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_AWUSER     |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_WVALID     |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_WREADY     |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_WDATA      |  out|   32|       m_axi|         inputs|       pointer|
|m_axi_inputs_WSTRB      |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_WLAST      |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_WID        |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_WUSER      |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARVALID    |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARREADY    |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARADDR     |  out|   64|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARID       |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARLEN      |  out|    8|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARSIZE     |  out|    3|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARBURST    |  out|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARLOCK     |  out|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARCACHE    |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARPROT     |  out|    3|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARQOS      |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARREGION   |  out|    4|       m_axi|         inputs|       pointer|
|m_axi_inputs_ARUSER     |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RVALID     |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RREADY     |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RDATA      |   in|   32|       m_axi|         inputs|       pointer|
|m_axi_inputs_RLAST      |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RID        |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RUSER      |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_RRESP      |   in|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_BVALID     |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_BREADY     |  out|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_BRESP      |   in|    2|       m_axi|         inputs|       pointer|
|m_axi_inputs_BID        |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_inputs_BUSER      |   in|    1|       m_axi|         inputs|       pointer|
|m_axi_weights_AWVALID   |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_AWREADY   |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_AWADDR    |  out|   64|       m_axi|        weights|       pointer|
|m_axi_weights_AWID      |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_AWLEN     |  out|    8|       m_axi|        weights|       pointer|
|m_axi_weights_AWSIZE    |  out|    3|       m_axi|        weights|       pointer|
|m_axi_weights_AWBURST   |  out|    2|       m_axi|        weights|       pointer|
|m_axi_weights_AWLOCK    |  out|    2|       m_axi|        weights|       pointer|
|m_axi_weights_AWCACHE   |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_AWPROT    |  out|    3|       m_axi|        weights|       pointer|
|m_axi_weights_AWQOS     |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_AWREGION  |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_AWUSER    |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_WVALID    |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_WREADY    |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_WDATA     |  out|   32|       m_axi|        weights|       pointer|
|m_axi_weights_WSTRB     |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_WLAST     |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_WID       |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_WUSER     |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_ARVALID   |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_ARREADY   |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_ARADDR    |  out|   64|       m_axi|        weights|       pointer|
|m_axi_weights_ARID      |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_ARLEN     |  out|    8|       m_axi|        weights|       pointer|
|m_axi_weights_ARSIZE    |  out|    3|       m_axi|        weights|       pointer|
|m_axi_weights_ARBURST   |  out|    2|       m_axi|        weights|       pointer|
|m_axi_weights_ARLOCK    |  out|    2|       m_axi|        weights|       pointer|
|m_axi_weights_ARCACHE   |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_ARPROT    |  out|    3|       m_axi|        weights|       pointer|
|m_axi_weights_ARQOS     |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_ARREGION  |  out|    4|       m_axi|        weights|       pointer|
|m_axi_weights_ARUSER    |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RVALID    |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RREADY    |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RDATA     |   in|   32|       m_axi|        weights|       pointer|
|m_axi_weights_RLAST     |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RID       |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RUSER     |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_RRESP     |   in|    2|       m_axi|        weights|       pointer|
|m_axi_weights_BVALID    |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_BREADY    |  out|    1|       m_axi|        weights|       pointer|
|m_axi_weights_BRESP     |   in|    2|       m_axi|        weights|       pointer|
|m_axi_weights_BID       |   in|    1|       m_axi|        weights|       pointer|
|m_axi_weights_BUSER     |   in|    1|       m_axi|        weights|       pointer|
|m_axi_outputs_AWVALID   |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWREADY   |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWADDR    |  out|   64|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWID      |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWLEN     |  out|    8|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWSIZE    |  out|    3|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWBURST   |  out|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWLOCK    |  out|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWCACHE   |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWPROT    |  out|    3|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWQOS     |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWREGION  |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_AWUSER    |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_WVALID    |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_WREADY    |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_WDATA     |  out|   64|       m_axi|        outputs|       pointer|
|m_axi_outputs_WSTRB     |  out|    8|       m_axi|        outputs|       pointer|
|m_axi_outputs_WLAST     |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_WID       |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_WUSER     |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARVALID   |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARREADY   |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARADDR    |  out|   64|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARID      |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARLEN     |  out|    8|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARSIZE    |  out|    3|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARBURST   |  out|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARLOCK    |  out|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARCACHE   |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARPROT    |  out|    3|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARQOS     |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARREGION  |  out|    4|       m_axi|        outputs|       pointer|
|m_axi_outputs_ARUSER    |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RVALID    |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RREADY    |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RDATA     |   in|   64|       m_axi|        outputs|       pointer|
|m_axi_outputs_RLAST     |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RID       |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RUSER     |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_RRESP     |   in|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_BVALID    |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_BREADY    |  out|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_BRESP     |   in|    2|       m_axi|        outputs|       pointer|
|m_axi_outputs_BID       |   in|    1|       m_axi|        outputs|       pointer|
|m_axi_outputs_BUSER     |   in|    1|       m_axi|        outputs|       pointer|
+------------------------+-----+-----+------------+---------------+--------------+

