/* SPDX-License-Identifier: GPL-2.0+ */
/* SPDX-FileCopyrightText: Alexander Shiyan <shc_work@mail.ru> */

/dts-v1/;
/plugin/;

#include <dt-bindings/pinctrl/rockchip.h>

&spi1 {
	pinctrl-0 = <&spi1m1_pins_hs>;
};

&spi2 {
	pinctrl-0 = <&spi2m1_pins_hs>;
	num-cs = <1>;
};

&spidev2_1 {
	status = "disabled";
};

&pinctrl {
	pinctrl-0 = <&board_pins &test_pins>;

	test {
		test_pins: test-pins {
			rockchip,pins =
				<3 RK_PA1 RK_FUNC_GPIO &pcfg_pull_up>,	/* SPI1_CS0 */
				<2 RK_PD5 RK_FUNC_GPIO &pcfg_pull_up>,	/* SPI2_CS0 */
				<2 RK_PD4 RK_FUNC_GPIO &pcfg_pull_up>,	/* SPI3_CS1 */
				<1 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>,	/* UART3 CTS */
				<1 RK_PA2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UART3 RTS */
				<2 RK_PC2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UART7_CTS */
				<2 RK_PC1 RK_FUNC_GPIO &pcfg_pull_up>,	/* UART7_RTS*/
				<2 RK_PB2 RK_FUNC_GPIO &pcfg_pull_up>,	/* UART8_CTS */
				<2 RK_PB1 RK_FUNC_GPIO &pcfg_pull_up>;	/* UART8_RTS */
		};
	};
};
