Configuration
-------------
buffers:
   eff addr: 2
    fp adds: 2
    fp muls: 2
       ints: 2
    reorder: 5

latencies:
     fp add: 2
     fp sub: 2
     fp mul: 5
     fp div: 10


                    Pipeline Simulation
-----------------------------------------------------------
                                      Memory Writes
     Instruction      Issues Executes  Read  Result Commits
--------------------- ------ -------- ------ ------ -------
flw    f6,32(x2):0         1   2 -  2      3      4       5
flw    f2,48(x3):4         2   3 -  3      4      5       6
fmul.s f0,f2,f4            3   4 -  8             9      10
fsub.s f8,f6,f2            4   5 -  6             7       8
fdiv.s f10,f0,f6           5   6 - 15            16      17
fadd.s f6,f8,f2            6   7 -  8             9      10