// Seed: 1500155332
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    input supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12
);
  assign id_8 = 1 & id_11;
  wire id_14;
  wire id_15;
  wire id_16;
  tri id_17, id_18, id_19;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_17,
      id_18,
      id_18,
      id_15,
      id_18
  );
  assign id_18 = 1;
  assign id_8  = -1 !== 1'b0;
endmodule
