// Seed: 1325577763
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_14 = 32'd65,
    parameter id_16 = 32'd59,
    parameter id_7  = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    _id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  output wire id_17;
  input wire _id_16;
  inout wire id_15;
  input wire _id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout logic [7:0] id_9;
  inout wire id_8;
  inout wire _id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_5,
      id_19,
      id_15
  );
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire  id_21;
  logic id_22;
  assign id_11 = (id_9[id_14-1==id_7]);
  wire id_23;
  parameter [-1 : id_16] id_24 = 1'b0;
endmodule
