
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003509                       # Number of seconds simulated
sim_ticks                                  3509000373                       # Number of ticks simulated
final_tick                               531557461044                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 154208                       # Simulator instruction rate (inst/s)
host_op_rate                                   194893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 267422                       # Simulator tick rate (ticks/s)
host_mem_usage                               16915792                       # Number of bytes of host memory used
host_seconds                                 13121.60                       # Real time elapsed on the host
sim_insts                                  2023456637                       # Number of instructions simulated
sim_ops                                    2557307596                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        23424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        21376                       # Number of bytes read from this memory
system.physmem.bytes_read::total                48512                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        48512                       # Number of bytes written to this memory
system.physmem.bytes_written::total             48512                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          183                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          167                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   379                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             379                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  379                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6675405                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       547164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6091763                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                13825020                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       547164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1057851                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          13825020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               13825020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          13825020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6675405                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       547164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6091763                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               27650040                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8414870                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3121837                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2546129                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       210074                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1315510                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1217919                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335777                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9307                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3123720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17165444                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3121837                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1553696                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3809930                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1115048                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        507112                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1541128                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       100923                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8343223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.297818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4533293     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251719      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470569      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466461      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          291016      3.49%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230211      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145749      1.75%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136867      1.64%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817338     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8343223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370991                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.039894                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3258559                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       501170                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3659071                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22225                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        902190                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       527028                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20591337                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        902190                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3495693                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98747                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79269                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3439679                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       327637                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19851382                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135315                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101020                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27869755                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92618209                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92618209                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168654                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10701068                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3495                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1690                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           916439                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1838693                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       937257                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11710                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       311569                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18698141                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14876420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29873                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6360092                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19439301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples      8343223                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898141                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2854712     34.22%     34.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1816095     21.77%     55.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1192112     14.29%     70.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       788110      9.45%     79.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       829556      9.94%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       401224      4.81%     94.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       316165      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71555      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73694      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8343223                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92799     72.46%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17810     13.91%     86.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17457     13.63%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12441286     83.63%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199544      1.34%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1441281      9.69%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       792618      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14876420                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767873                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128066                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008609                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38253996                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25061648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14531167                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15004486                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46158                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       719063                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          179                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227889                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        902190                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51127                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8932                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18701526                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        36624                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1838693                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       937257                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1690                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6964                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           35                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130165                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247823                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14675253                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1374764                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       201161                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148160                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078914                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            773396                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743967                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14535385                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14531167                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9255467                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26562447                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.726844                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348442                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6388097                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212387                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7441033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.654807                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148800                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2817638     37.87%     37.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2087529     28.05%     65.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       868468     11.67%     77.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       432770      5.82%     83.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       430385      5.78%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       173670      2.33%     91.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       174971      2.35%     93.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        93835      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       361767      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7441033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       361767                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25780835                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38305933                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3097                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  71647                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841487                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841487                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188372                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188372                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65929008                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20181116                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18915447                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8414870                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3185086                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2599764                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       212760                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1305641                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1248807                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327112                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9468                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3288935                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17295392                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3185086                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1575919                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3749146                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1112090                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        451133                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1600534                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        81474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8386850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.551518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.343963                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4637704     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          308106      3.67%     58.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          460332      5.49%     64.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          316882      3.78%     68.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          224777      2.68%     70.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          217052      2.59%     73.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          129724      1.55%     75.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          281117      3.35%     78.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1811156     21.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8386850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378507                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.055337                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3385063                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       473771                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3578362                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        52244                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        897408                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       535215                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          248                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20716644                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1016                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        897408                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3574337                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          49714                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       151768                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3437582                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       276034                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20092111                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        114866                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94973                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28172941                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93517258                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93517258                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17306537                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10866404                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1726                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           828232                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1849776                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       941301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11240                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       286205                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18723434                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14936836                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29949                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6274822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19190858                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8386850                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780983                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.917872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2981651     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1678634     20.02%     55.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1220489     14.55%     70.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       808803      9.64%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       811353      9.67%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       394595      4.70%     94.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       346230      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65712      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        79383      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8386850                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          81375     70.66%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16828     14.61%     85.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16957     14.72%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12494553     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       188525      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1719      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1466886      9.82%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       785153      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14936836                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.775052                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             115160                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007710                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38405631                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25001738                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14523960                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15051996                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47607                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725114                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          619                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       226115                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        897408                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          25344                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5006                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18726886                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63489                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1849776                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       941301                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1726                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4278                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127664                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       117971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       245635                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14662487                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1371347                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       274349                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2137459                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2085233                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            766112                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.742450                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14530458                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14523960                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9411172                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26737940                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725987                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10062761                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12403790                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6323125                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       214314                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7489442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656170                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2848747     38.04%     38.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2153205     28.75%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       812445     10.85%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       454368      6.07%     83.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       385750      5.15%     88.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       171317      2.29%     91.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       166580      2.22%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       112714      1.50%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       384316      5.13%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7489442                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10062761                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12403790                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1839848                       # Number of memory references committed
system.switch_cpus1.commit.loads              1124662                       # Number of loads committed
system.switch_cpus1.commit.membars               1720                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1799758                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11166477                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       256519                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       384316                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25832041                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38351831                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1697                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  28020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10062761                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12403790                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10062761                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.836239                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.836239                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.195831                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.195831                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65845745                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20200569                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19037327                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3440                       # number of misc regfile writes
system.l20.replacements                           197                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          441384                       # Total number of references to valid blocks.
system.l20.sampled_refs                         65733                       # Sample count of references to valid blocks.
system.l20.avg_refs                          6.714801                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        43103.956920                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963672                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data    90.879929                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  195                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22132.199478                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.657714                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.001387                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002975                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.337711                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3790                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3790                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1208                       # number of Writeback hits
system.l20.Writeback_hits::total                 1208                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3790                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3790                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3790                       # number of overall hits
system.l20.overall_hits::total                   3790                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          183                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  197                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          183                       # number of demand (read+write) misses
system.l20.demand_misses::total                   197                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          183                       # number of overall misses
system.l20.overall_misses::total                  197                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1283865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     16403346                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       17687211                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1283865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     16403346                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        17687211                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1283865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     16403346                       # number of overall miss cycles
system.l20.overall_miss_latency::total       17687211                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1208                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1208                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.046061                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.049411                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.046061                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.049411                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.046061                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.049411                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 89635.770492                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 89782.796954                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 89635.770492                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 89782.796954                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 89635.770492                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 89782.796954                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 197                       # number of writebacks
system.l20.writebacks::total                      197                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          183                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             197                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          183                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              197                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          183                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             197                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     15044888                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     16223123                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     15044888                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     16223123                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     15044888                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     16223123                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.049411                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.049411                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.046061                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.049411                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82212.502732                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 82350.878173                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 82212.502732                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 82350.878173                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 82212.502732                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 82350.878173                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           182                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          367133                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65718                       # Sample count of references to valid blocks.
system.l21.avg_refs                          5.586491                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        45959.393920                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.961399                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    86.644680                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                19284                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.701285                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000228                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001322                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.294250                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3193                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3194                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1149                       # number of Writeback hits
system.l21.Writeback_hits::total                 1149                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3193                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3194                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3193                       # number of overall hits
system.l21.overall_hits::total                   3194                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          167                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  182                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          167                       # number of demand (read+write) misses
system.l21.demand_misses::total                   182                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          167                       # number of overall misses
system.l21.overall_misses::total                  182                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1608855                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     14537847                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       16146702                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1608855                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     14537847                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        16146702                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1608855                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     14537847                       # number of overall miss cycles
system.l21.overall_miss_latency::total       16146702                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3360                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3376                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1149                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1149                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3360                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3376                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3360                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3376                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.049702                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.053910                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.049702                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.053910                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.049702                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.053910                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst       107257                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 87052.976048                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 88718.142857                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst       107257                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 87052.976048                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 88718.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst       107257                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 87052.976048                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 88718.142857                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 182                       # number of writebacks
system.l21.writebacks::total                      182                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          167                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             182                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          167                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              182                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          167                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             182                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     13243251                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     14738611                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     13243251                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     14738611                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1495360                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     13243251                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     14738611                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.049702                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.053910                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.049702                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.053910                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.049702                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.053910                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 79300.904192                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 80981.379121                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 79300.904192                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 80981.379121                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 99690.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 79300.904192                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 80981.379121                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963642                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548761                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163172.269978                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963642                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1541112                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1541112                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1541112                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1541112                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1541112                       # number of overall hits
system.cpu0.icache.overall_hits::total        1541112                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1609701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1609701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1541128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1541128                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1541128                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1541128                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1541128                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1541128                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153409661                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36275.635138                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.018457                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.981543                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855541                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144459                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1049953                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1049953                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1755994                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1755994                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1755994                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1755994                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10263                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10263                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10263                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10263                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10263                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    291202529                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    291202529                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    291202529                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    291202529                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    291202529                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    291202529                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1060216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1060216                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1766257                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1766257                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1766257                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1766257                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009680                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009680                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005811                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005811                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005811                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 28374.016272                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28374.016272                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 28374.016272                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28374.016272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 28374.016272                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 28374.016272                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1208                       # number of writebacks
system.cpu0.dcache.writebacks::total             1208                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6290                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6290                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6290                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6290                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6290                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     42544220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     42544220                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     42544220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     42544220                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     42544220                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     42544220                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003747                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002249                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002249                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002249                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002249                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 10708.336270                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 10708.336270                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 10708.336270                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10708.336270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 10708.336270                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10708.336270                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.960494                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1005002041                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2175329.093074                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.960494                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025578                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740321                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1600515                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1600515                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1600515                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1600515                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1600515                       # number of overall hits
system.cpu1.icache.overall_hits::total        1600515                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1903973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1903973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1903973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1903973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1903973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1903973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1600534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1600534                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1600534                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1600534                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1600534                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1600534                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 100209.105263                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 100209.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 100209.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 100209.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1629317                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1629317                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1629317                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1629317                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 101832.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 101832.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3360                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148448810                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3616                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41053.321350                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.616998                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.383002                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830535                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169465                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1043147                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1043147                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       711746                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        711746                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1725                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1725                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1720                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1720                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1754893                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1754893                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1754893                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1754893                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6764                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6764                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6764                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6764                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6764                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6764                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    161543777                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    161543777                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    161543777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    161543777                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    161543777                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    161543777                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1049911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1049911                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       711746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       711746                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1720                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1761657                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1761657                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1761657                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1761657                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006442                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006442                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 23882.876552                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 23882.876552                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 23882.876552                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 23882.876552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 23882.876552                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 23882.876552                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1149                       # number of writebacks
system.cpu1.dcache.writebacks::total             1149                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3404                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3404                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3404                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3404                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3404                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3360                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3360                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3360                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3360                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3360                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40902824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40902824                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40902824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40902824                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40902824                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40902824                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001907                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001907                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 12173.459524                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12173.459524                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 12173.459524                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12173.459524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 12173.459524                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12173.459524                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
