{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1713839441214 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1713839441221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 23 10:30:41 2024 " "Processing started: Tue Apr 23 10:30:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1713839441221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713839441221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Decoder3to8 -c Decoder3to8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Decoder3to8 -c Decoder3to8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1713839441221 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_6_1200mv_85c_slow.vho C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_6_1200mv_85c_slow.vho in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_6_1200mv_0c_slow.vho C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_6_1200mv_0c_slow.vho in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442040 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_min_1200mv_0c_fast.vho C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_min_1200mv_0c_fast.vho in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442051 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8.vho C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8.vho in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_6_1200mv_85c_vhd_slow.sdo C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_6_1200mv_85c_vhd_slow.sdo in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442073 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_6_1200mv_0c_vhd_slow.sdo C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_6_1200mv_0c_vhd_slow.sdo in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442082 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_min_1200mv_0c_vhd_fast.sdo C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_min_1200mv_0c_vhd_fast.sdo in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Decoder3to8_vhd.sdo C:/gitproject/assembly/VHDL/dec/simulation/modelsim/ simulation " "Generated file Decoder3to8_vhd.sdo in folder \"C:/gitproject/assembly/VHDL/dec/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1713839442101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1713839442157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 23 10:30:42 2024 " "Processing ended: Tue Apr 23 10:30:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1713839442157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1713839442157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1713839442157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1713839442157 ""}
