<!DOCTYPE HTML>

<html>
	<head>
		<title>Image Decompressor - Hardware Implementation</title>
		<meta charset="utf-8" />
		<meta name="viewport" content="width=device-width, initial-scale=1, user-scalable=no" />
		<link rel="stylesheet" href="assets/css/main.css" />
		<noscript><link rel="stylesheet" href="assets/css/noscript.css" /></noscript>
        <link rel="stylesheet" href="styles.css" />
	</head>
	<body class="is-preload">
		<!-- Wrapper -->
			<div id="wrapper">

				<!-- Header -->
					<header id="header">
						<div class="inner">

							<!-- Logo -->
								<a href="index.html" class="logo">
									<span class="symbol"><img src="images/logo.svg" alt="" /></span><span class="title">Ryan Farekh</span>
								</a>

							<!-- Nav -->
								<nav>
									<ul>
										<li><a href="#menu">Menu</a></li>
									</ul>
								</nav>

						</div>
					</header>

        <!-- Menu -->
        <nav id="menu">
            <h2>Menu</h2>
            <ul>
                <li><a href="index.html">Home</a></li>
                <li><a href="AboutMe.html">About Me</a></li>
                <li>
                    <a href="FeaturedProjects.html">Featured Projects</a>
                    <ul class="dropdown">
                        <li><a href="ImageDecomp.html">Image Decompressor - Hardware Implementation</a></li>
                        <li><a href="RoomVisualizer.html">The Room Visualizer Light</a></li>
                        <li><a href="Dac.html">3-Bit Digital-To-Analog Converter</a></li>
                        <li><a href="Inventory.html">Inventory Manager Pro</a></li>
                        <li><a href="ScrapeDaddy.html">ScrapeDaddy - Web Scraping Tool</a></li>
                        <li><a href="Snake.html">Advanced Object-Oriented Snake Game</a></li>
                    </ul>
                </li>
                <li>
                    <a href="AIML.html">AI/ML Projects</a>
                    <ul class="dropdown">
                        <li><a href="AIResume.html">Skill Match Resume - AI Resume Optimizer</a></li>
                        <li><a href="ChatBot.html">ProAssist - AI ChatBot Assistant</a></li>
                        <li><a href="FlashGenius.html">FlashGenuis - AI Flashcard Platform</a></li>
                        <li><a href="ProfPulse.html">ProfPulse - RateMyProf AI RAG App</a></li>
                    </ul>
                </li>
                <li>
                    <a href="CircuitDesigns.html">Circuit Designs</a>
                    <ul class="dropdown">
                        <li><a href="MOSFET.html">Custom Built MOSFET-based XOR Gate</a></li>
                        <li><a href="BJT.html">BJT-Based Amplifier Circuit</a></li>
                        <li><a href="Switch.html">Voltage Controlled Switches</a></li>
                        <li><a href="Power.html">AC to DC Power Supply</a></li>
                    </ul>
                </li>
                <li>
                    <a href="FirstYearProjets.html">First Year Projects</a>
                    <ul class="dropdown">
                        <li><a href="P4.html">Power In Community</a></li>
                        <li><a href="P3.html">Revenge of the Recycling System</a></li>
                    </ul>
                </li>
                <li><a href="ArduinoProjects.html">Arduino Projects</a></li>
            </ul>
        </nav>

				<!-- Main -->
                
                <div id="main">
                    <div class="inner">
                        <h1>Image Decompressor - Hardware Implementation</h1>
                        <p>
                            <strong>Project Overview</strong>
                        </p>
                        <p>
                            <strong>Introduction:</strong>
                        </p>
                        <ul>
                            <li><strong>Title:</strong> Image Decompressor - Hardware Implementation</li>
                            <li><strong>Duration:</strong> October 2024 - December 2024</li>
                            <li><strong>Role:</strong> Project Engineer</li>
                            <li><strong>Technologies Used:</strong>SystemVerilog, UART communications, SRAM storage, Altera DE2-115 FPGA</li>
                        </ul>
                        <p>
                            <strong>Summary:</strong>
                            <br>
                            Developed a hardware-based image decompression system leveraging the Altera DE2-115 FPGA and implemented using SystemVerilog. This project demonstrates expertise in designing efficient digital systems for real-time image reconstruction, integrating modules for UART communication, SRAM storage, and VGA display, while ensuring optimized performance and resource utilization for high-speed data processing.</p>
                       <p style="margin-bottom: 5px;">
                            <strong>Objectives:</strong>  
                                <ol>  
                                    <li><strong>Real-Time Decompression:</strong> Implement an efficient hardware-based image decompression system for real-time data processing and visualization.</li>  
                                    <li><strong>System Integration:</strong> Seamlessly integrate UART communication, SRAM storage, and VGA display modules for reliable image rendering.</li>  
                                    <li><strong>Algorithm Implementation:</strong> Design and optimize modules for lossless decoding, dequantization, and inverse discrete cosine transform (IDCT) using SystemVerilog.</li>  
                                    <li><strong>Performance Optimization:</strong> Ensure resource efficiency and meet strict timing constraints for consistent high-speed operation.</li>  
                                </ol>  
                                <p style="margin-bottom: 5px;">  
                                    <strong>Technologies and Tools:</strong>  
                                </p>  
                                <ul>  
                                    <li><strong>Hardware Platform:</strong> Altera DE2-115 FPGA Development Board</li>  
                                    <li><strong>Programming Languages:</strong> SystemVerilog (hardware design and implementation)</li>  
                                    <li><strong>Software & Tools:</strong> Quartus Prime (FPGA design), ModelSim (simulation)</li>  
                                    <li><strong>Protocols:</strong> UART (data transmission), SRAM (memory interfacing), VGA (image display)</li>  
                                </ul>  
                    
                        
                                <p style="margin-bottom: 5px;">  
                                    <strong>Project Achievements</strong>  
                                </p>  
                                <ul>  
                                    <li><strong>Efficient Hardware Decompression:</strong> Successfully implemented a hardware-based image decompression system using SystemVerilog on the Altera DE2-115 FPGA.</li>  
                                    <li><strong>Real-Time Image Reconstruction:</strong> Achieved real-time image processing and rendering through optimized UART communication, SRAM storage, and VGA display modules.</li>  
                                    <li><strong>Optimized Resource Utilization:</strong> Ensured efficient use of FPGA resources while meeting strict timing constraints for reliable operation.</li>  
                                </ul>  
                        
                        <p style="margin-bottom: 5px;">
                            <strong>Gallery/Visuals</strong>
                        </p>
                    
                        <span class="image main" style="max-width: 75%;"><img src="images/AlteraBoard.jpg" alt="System Diagram" /></span>
                        
                        <p style="margin-bottom: 5px;">  
                            <strong>Challenges and Solutions</strong>  
                        </p>  
                        <ul>  
                            <li><strong>Challenge:</strong> Implementing efficient real-time image decompression on hardware with limited resources.</li>  
                            <li><strong>Solution:</strong> Optimized SystemVerilog code to balance resource utilization and performance, ensuring minimal hardware overhead while maintaining speed.</li>  
                            <li><strong>Challenge:</strong> Synchronizing data flow across UART, SRAM, and VGA interfaces.</li>  
                            <li><strong>Solution:</strong> Designed a state machine to manage data flow between communication, storage, and display modules, preventing bottlenecks and ensuring smooth operation.</li>  
                        </ul>  

                        
                        <p style="margin-bottom: 5px;">  
                            <strong>Future Directions</strong>  
                        </p>  
                        <ul>  
                            <li><strong>Enhanced Compression Techniques:</strong> Integrate advanced compression algorithms to improve image quality and reduce processing time.</li>  
                            <li><strong>Scalability:</strong> Adapt the system for higher-resolution images and larger datasets while maintaining real-time performance.</li>  
                            <li><strong>Modular Design:</strong> Develop modular components to facilitate integration with other FPGA-based image processing systems.</li>  
                        </ul>  
                    </div>

                </div>




				<!-- Footer -->
                <footer id="footer">
                    <div class="inner">
                        
                        <section>
                            <h2>Follow</h2>
                            <ul class="icons">
                                
                                
                                
                                <li><a href="https://www.linkedin.com/in/ryan-farekh/" class="icon brands style2 fa-linkedin"><span class="label">Linkedin</span></a></li>
                                <li><a href="https://github.com/Farekhr" class="icon brands style2 fa-github"><span class="label">GitHub</span></a></li>
                                
                            </ul>
                    </div>
                </footer>

            <!-- Footer -->
            <footer id="footer">
                <div class="inner">
                    
                    <section>
                        <h2>Contact Me</h2>
                        <header>
                            
                            <p>Email: rayanfarekh@gmail.com</p>
                            <p>Phone: (905)-617-2287</p>
                        </header>
                            
                            
                            
                    </section>
                    
                </div>
            </footer>

        </div>

		<!-- Scripts -->
			<script src="assets/js/jquery.min.js"></script>
			<script src="assets/js/browser.min.js"></script>
			<script src="assets/js/breakpoints.min.js"></script>
			<script src="assets/js/util.js"></script>
			<script src="assets/js/main.js"></script>

	</body>
