// Seed: 2081946953
module module_0 (
    input id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input id_7
);
  assign id_1[1] = 1'b0;
  logic id_8;
  assign id_4[1] = id_1 && id_8;
endmodule
