error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/bwidget-1.9.5/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/bwidget-1.9.5/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/tcllib-1.12/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/tcllib-1.12/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/bwidget-1.9.5/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/bwidget-1.9.5/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/tcllib-1.12/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/tcllib-1.12/pkgIndex.tcl}": no such file or directory
error reading package index file C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl: couldn't read file "{C:/Program Files/lscc/diamond/3.10_x64/synpbase/lib/pkgIndex.tcl}": no such file or directory
Running in Lattice mode

Starting:    C:\Program Files\lscc\diamond\3.10_x64\synpbase\bin64\mbin\synplify.exe
Install:     C:\Program Files\lscc\diamond\3.10_x64\synpbase
Hostname:    DESKTOP-HAL5TRF
Date:        Thu Nov 14 11:01:22 2019
Version:     M-2017.03L-SP1-1

Arguments:   -product synplify_pro -tcl D:/Project/Verilog/STEP/series_courses/01_LED_FSM/impl_led_fsm/launch_synplify.tcl
ProductType: synplify_pro





No project opened.
auto_infer_blackbox is not supported in current product.
Removed file: D:\Project\Verilog\STEP\series_courses\01_LED_FSM\led_fsm_top.v
TCL script complete: "D:/Project/Verilog/STEP/series_courses/01_LED_FSM/impl_led_fsm/launch_synplify.tcl"
log file: "D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\impl_led_fsm.srr"
Running: impl_led_fsm in foreground

Running impl_led_fsm_syn|impl_led_fsm

Running: compile (Compile) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:39 2019

Running: compile_flow (Compile Process) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:39 2019

Running: compiler (Compile Input) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:39 2019
Copied D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\impl_led_fsm_comp.srs to D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\impl_led_fsm.srs

compiler completed
# Thu Nov 14 11:01:40 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:40 2019

multi_srs_gen completed
# Thu Nov 14 11:01:41 2019

Return Code: 0
Run Time:00h:00m:01s
Copied D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\impl_led_fsm_mult.srs to D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\impl_led_fsm.srs
Complete: Compile Process on impl_led_fsm_syn|impl_led_fsm

Running: premap (Pre-mapping) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:41 2019

premap completed with warnings
# Thu Nov 14 11:01:41 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on impl_led_fsm_syn|impl_led_fsm

Running: map (Map) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:41 2019

Running: fpga_mapper (Map & Optimize) on impl_led_fsm_syn|impl_led_fsm
# Thu Nov 14 11:01:41 2019
Copied D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\synwork\impl_led_fsm_m.srm to D:\Project\Verilog\STEP\series_courses\01_LED_FSM\impl_led_fsm\impl_led_fsm.srm

fpga_mapper completed with warnings
# Thu Nov 14 11:01:43 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on impl_led_fsm_syn|impl_led_fsm
Complete: Logic Synthesis on impl_led_fsm_syn|impl_led_fsm
0Opening object source file d:\project\verilog\step\series_courses\01_led_fsm\impl_led_fsm\impl_led_fsm.srr
exit status=0
