{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603357854613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603357854629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 17:10:54 2020 " "Processing started: Thu Oct 22 17:10:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603357854629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357854629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357854629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603357854980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603357854980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_week1.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_week1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week1 " "Found entity 1: testbench_week1" {  } { { "testbench_week1.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/testbench_week1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "test_memory.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "SLC3_2.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "slc3.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "memory_contents.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "Mem2IO.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "ISDU.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.sv 3 3 " "Found 3 design units, including 3 entities, in source file mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "MUX.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/MUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1 " "Found entity 2: mux4to1" {  } { { "MUX.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/MUX.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux8to1 " "Found entity 3: mux8to1" {  } { { "MUX.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/MUX.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863726 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.sv(14) " "Verilog HDL warning at datapath.sv(14): extended using \"x\" or \"z\"" {  } { { "datapath.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1603357863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863741 ""} { "Info" "ISGN_ENTITY_NAME" "2 register " "Found entity 2: register" {  } { { "reg_file.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/reg_file.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ben.sv 2 2 " "Found 2 design units, including 2 entities, in source file ben.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NZP_LOGIC " "Found entity 1: NZP_LOGIC" {  } { { "BEN.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/BEN.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863741 ""} { "Info" "ISGN_ENTITY_NAME" "2 BEN_LOGIC " "Found entity 2: BEN_LOGIC" {  } { { "BEN.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/BEN.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603357863741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357863741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDER1MUX slc3.sv(115) " "Verilog HDL Implicit Net warning at slc3.sv(115): created implicit net for \"ADDER1MUX\"" {  } { { "slc3.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 115 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ADDER2MUX slc3.sv(116) " "Verilog HDL Implicit Net warning at slc3.sv(116): created implicit net for \"ADDER2MUX\"" {  } { { "slc3.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR_IN slc3.sv(135) " "Verilog HDL Implicit Net warning at slc3.sv(135): created implicit net for \"MDR_IN\"" {  } { { "slc3.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 135 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603357863773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "lab6_toplevel.sv" "my_slc" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863788 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MIO_EN slc3.sv(42) " "Verilog HDL or VHDL warning at slc3.sv(42): object \"MIO_EN\" assigned a value but never read" {  } { { "slc3.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603357863788 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "slc3.sv" "hex_driver3" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "slc3.sv" "d0" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863804 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(9) " "Verilog HDL Case Statement information at datapath.sv(9): all case item expressions in this case statement are onehot" {  } { { "datapath.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/datapath.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603357863804 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 slc3:my_slc\|mux4to1:PC_MUX " "Elaborating entity \"mux4to1\" for hierarchy \"slc3:my_slc\|mux4to1:PC_MUX\"" {  } { { "slc3.sv" "PC_MUX" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 slc3:my_slc\|mux2to1:ADDER1_MUX " "Elaborating entity \"mux2to1\" for hierarchy \"slc3:my_slc\|mux2to1:ADDER1_MUX\"" {  } { { "slc3.sv" "ADDER1_MUX" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file slc3:my_slc\|reg_file:REGUSE " "Elaborating entity \"reg_file\" for hierarchy \"slc3:my_slc\|reg_file:REGUSE\"" {  } { { "slc3.sv" "REGUSE" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register slc3:my_slc\|reg_file:REGUSE\|register:R0 " "Elaborating entity \"register\" for hierarchy \"slc3:my_slc\|reg_file:REGUSE\|register:R0\"" {  } { { "reg_file.sv" "R0" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/reg_file.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 slc3:my_slc\|reg_file:REGUSE\|mux8to1:MUXSR1 " "Elaborating entity \"mux8to1\" for hierarchy \"slc3:my_slc\|reg_file:REGUSE\|mux8to1:MUXSR1\"" {  } { { "reg_file.sv" "MUXSR1" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/reg_file.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU slc3:my_slc\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"slc3:my_slc\|ALU:ALU\"" {  } { { "slc3.sv" "ALU" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NZP_LOGIC slc3:my_slc\|NZP_LOGIC:NZP " "Elaborating entity \"NZP_LOGIC\" for hierarchy \"slc3:my_slc\|NZP_LOGIC:NZP\"" {  } { { "slc3.sv" "NZP" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BEN_LOGIC slc3:my_slc\|BEN_LOGIC:BENLIG " "Elaborating entity \"BEN_LOGIC\" for hierarchy \"slc3:my_slc\|BEN_LOGIC:BENLIG\"" {  } { { "slc3.sv" "BENLIG" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "slc3.sv" "memory_subsystem" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "slc3.sv" "tr0" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "slc3.sv" "state_controller" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/slc3.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "lab6_toplevel.sv" "my_test_memory" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "test_memory.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1603357863851 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "test_memory.sv" "parser" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357863851 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603357864248 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[0\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[0\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[1\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[1\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[2\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[2\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[3\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[3\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[4\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[4\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[5\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[5\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[6\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[6\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[7\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[7\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[8\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[8\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[9\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[9\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[10\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[10\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[11\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[11\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[12\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[12\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[13\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[13\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[14\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[14\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""} { "Warning" "WMLS_MLS_NODE_NAME" "slc3:my_slc\|tristate:tr0\|Data\[15\]~synth " "Node \"slc3:my_slc\|tristate:tr0\|Data\[15\]~synth\"" {  } { { "tristate.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/tristate.sv" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864280 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1603357864280 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CE GND " "Pin \"CE\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|CE"} { "Warning" "WMLS_MLS_STUCK_PIN" "UB GND " "Pin \"UB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|UB"} { "Warning" "WMLS_MLS_STUCK_PIN" "LB GND " "Pin \"LB\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|LB"} { "Warning" "WMLS_MLS_STUCK_PIN" "WE VCC " "Pin \"WE\" is stuck at VCC" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[16\] GND " "Pin \"ADDR\[16\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[17\] GND " "Pin \"ADDR\[17\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[18\] GND " "Pin \"ADDR\[18\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR\[19\] GND " "Pin \"ADDR\[19\]\" is stuck at GND" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603357864280 "|lab6_toplevel|ADDR[19]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603357864280 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603357864342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603357864608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/output_files/lab6.map.smsg " "Generated suppressed messages file D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/output_files/lab6.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357864639 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603357864740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603357864740 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[0\] " "No output dependent on input pin \"S\[0\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[1\] " "No output dependent on input pin \"S\[1\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[2\] " "No output dependent on input pin \"S\[2\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[3\] " "No output dependent on input pin \"S\[3\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[4\] " "No output dependent on input pin \"S\[4\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[5\] " "No output dependent on input pin \"S\[5\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[6\] " "No output dependent on input pin \"S\[6\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[7\] " "No output dependent on input pin \"S\[7\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[8\] " "No output dependent on input pin \"S\[8\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[9\] " "No output dependent on input pin \"S\[9\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[10\] " "No output dependent on input pin \"S\[10\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[11\] " "No output dependent on input pin \"S\[11\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[12\] " "No output dependent on input pin \"S\[12\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[13\] " "No output dependent on input pin \"S\[13\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[14\] " "No output dependent on input pin \"S\[14\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "S\[15\] " "No output dependent on input pin \"S\[15\]\"" {  } { { "lab6_toplevel.sv" "" { Text "D:/ece385/lab/lab6/Updated_ECE385_lab6_provided_Spring_2018/lab6_toplevel.sv" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603357864787 "|lab6_toplevel|S[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603357864787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "292 " "Implemented 292 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603357864787 ""} { "Info" "ICUT_CUT_TM_OPINS" "93 " "Implemented 93 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603357864787 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1603357864787 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603357864787 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603357864787 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603357864803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 17:11:04 2020 " "Processing ended: Thu Oct 22 17:11:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603357864803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603357864803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603357864803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603357864803 ""}
