verilog xil_defaultlib  \
"../../../bd/design_1/ip/design_1_multiple_log2e_0_0/sim/design_1_multiple_log2e_0_0.v" \
"../../../bd/design_1/ip/design_1_get_u_v_0_0/sim/design_1_get_u_v_0_0.v" \
"../../../bd/design_1/ip/design_1_exp_from_uv_0_0/sim/design_1_exp_from_uv_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
