

================================================================
== Vitis HLS Report for 'mvt'
================================================================
* Date:           Mon Dec  2 12:52:40 2024

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    37270|    37270|  0.373 ms|  0.373 ms|  37271|  37271|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lprd_1  |     4416|     4416|        69|          -|          -|    64|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [src/mvt.c:6]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [src/mvt.c:4]   --->   Operation 11 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y1"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y2, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y2"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x1_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x1_out"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x2_out, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x2_out"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buff_A = alloca i64 1" [src/mvt.c:7]   --->   Operation 26 'alloca' 'buff_A' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buff_A_1 = alloca i64 1" [src/mvt.c:7]   --->   Operation 27 'alloca' 'buff_A_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buff_A_2 = alloca i64 1" [src/mvt.c:7]   --->   Operation 28 'alloca' 'buff_A_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buff_A_3 = alloca i64 1" [src/mvt.c:7]   --->   Operation 29 'alloca' 'buff_A_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buff_x1 = alloca i64 1" [src/mvt.c:8]   --->   Operation 30 'alloca' 'buff_x1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buff_x2 = alloca i64 1" [src/mvt.c:9]   --->   Operation 31 'alloca' 'buff_x2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buff_y1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 32 'alloca' 'buff_y1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buff_y1_1 = alloca i64 1" [src/mvt.c:10]   --->   Operation 33 'alloca' 'buff_y1_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buff_y2 = alloca i64 1" [src/mvt.c:11]   --->   Operation 34 'alloca' 'buff_y2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buff_y2_1 = alloca i64 1" [src/mvt.c:11]   --->   Operation 35 'alloca' 'buff_y2_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 0, i7 %i" [src/mvt.c:6]   --->   Operation 36 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 37 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [src/mvt.c:13]   --->   Operation 38 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %i_2" [src/mvt.c:13]   --->   Operation 39 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.77ns)   --->   "%icmp_ln13 = icmp_eq  i7 %i_2, i7 64" [src/mvt.c:13]   --->   Operation 40 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %i_2, i7 1" [src/mvt.c:13]   --->   Operation 41 'add' 'add_ln13' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %lprd_2.split, void %for.inc45.preheader" [src/mvt.c:13]   --->   Operation 42 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i7 %i_2" [src/mvt.c:13]   --->   Operation 43 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %i_2" [src/mvt.c:13]   --->   Operation 44 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_2, i32 1, i32 5" [src/mvt.c:6]   --->   Operation 45 'partselect' 'lshr_ln6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%x1_addr = getelementptr i32 %x1, i64 0, i64 %zext_ln13" [src/mvt.c:14]   --->   Operation 46 'getelementptr' 'x1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 47 'load' 'x1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%x2_addr = getelementptr i32 %x2, i64 0, i64 %zext_ln13" [src/mvt.c:15]   --->   Operation 48 'getelementptr' 'x2_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 49 'load' 'x2_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%y1_addr = getelementptr i32 %y1, i64 0, i64 %zext_ln13" [src/mvt.c:16]   --->   Operation 50 'getelementptr' 'y1_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 51 'load' 'y1_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 52 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y1, i32 %buff_y1_1, i32 %buff_x1"   --->   Operation 52 'call' 'call_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.87>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln13, i6 0" [src/mvt.c:19]   --->   Operation 53 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln6 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/mvt.c:6]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/mvt.c:13]   --->   Operation 55 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i5 %lshr_ln6" [src/mvt.c:6]   --->   Operation 56 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/2] (1.23ns)   --->   "%x1_load = load i6 %x1_addr" [src/mvt.c:14]   --->   Operation 57 'load' 'x1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %x1_load" [src/mvt.c:14]   --->   Operation 58 'bitcast' 'bitcast_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%buff_x1_addr = getelementptr i32 %buff_x1, i64 0, i64 %zext_ln13" [src/mvt.c:14]   --->   Operation 59 'getelementptr' 'buff_x1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.23ns)   --->   "%store_ln14 = store i32 %bitcast_ln14, i6 %buff_x1_addr" [src/mvt.c:14]   --->   Operation 60 'store' 'store_ln14' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 61 [1/2] (1.23ns)   --->   "%x2_load = load i6 %x2_addr" [src/mvt.c:15]   --->   Operation 61 'load' 'x2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%bitcast_ln15 = bitcast i32 %x2_load" [src/mvt.c:15]   --->   Operation 62 'bitcast' 'bitcast_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%buff_x2_addr = getelementptr i32 %buff_x2, i64 0, i64 %zext_ln13" [src/mvt.c:15]   --->   Operation 63 'getelementptr' 'buff_x2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln15 = store i32 %bitcast_ln15, i6 %buff_x2_addr" [src/mvt.c:15]   --->   Operation 64 'store' 'store_ln15' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 65 [1/2] (1.23ns)   --->   "%y1_load = load i6 %y1_addr" [src/mvt.c:16]   --->   Operation 65 'load' 'y1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i32 %y1_load" [src/mvt.c:16]   --->   Operation 66 'bitcast' 'bitcast_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%buff_y1_addr = getelementptr i32 %buff_y1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 67 'getelementptr' 'buff_y1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%buff_y1_1_addr = getelementptr i32 %buff_y1_1, i64 0, i64 %zext_ln6" [src/mvt.c:16]   --->   Operation 68 'getelementptr' 'buff_y1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.63ns)   --->   "%y2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %y2" [src/mvt.c:17]   --->   Operation 69 'read' 'y2_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %y2_read" [src/mvt.c:17]   --->   Operation 70 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%buff_y2_addr = getelementptr i32 %buff_y2, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 71 'getelementptr' 'buff_y2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%buff_y2_1_addr = getelementptr i32 %buff_y2_1, i64 0, i64 %zext_ln6" [src/mvt.c:17]   --->   Operation 72 'getelementptr' 'buff_y2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %trunc_ln13_1, void %arrayidx14.case.0, void %arrayidx14.case.1" [src/mvt.c:16]   --->   Operation 73 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_addr" [src/mvt.c:16]   --->   Operation 74 'store' 'store_ln16' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 75 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_addr" [src/mvt.c:17]   --->   Operation 75 'store' 'store_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 76 'br' 'br_ln17' <Predicate = (!trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.23ns)   --->   "%store_ln16 = store i32 %bitcast_ln16, i5 %buff_y1_1_addr" [src/mvt.c:16]   --->   Operation 77 'store' 'store_ln16' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 78 [1/1] (1.23ns)   --->   "%store_ln17 = store i32 %bitcast_ln17, i5 %buff_y2_1_addr" [src/mvt.c:17]   --->   Operation 78 'store' 'store_ln17' <Predicate = (trunc_ln13_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln17 = br void %arrayidx14.exit" [src/mvt.c:17]   --->   Operation 79 'br' 'br_ln17' <Predicate = (trunc_ln13_1)> <Delay = 0.00>
ST_3 : Operation 80 [2/2] (2.04ns)   --->   "%call_ln19 = call void @mvt_Pipeline_lprd_2, i12 %tmp, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i1 %trunc_ln13_1" [src/mvt.c:19]   --->   Operation 80 'call' 'call_ln19' <Predicate = true> <Delay = 2.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln6 = store i7 %add_ln13, i7 %i" [src/mvt.c:6]   --->   Operation 81 'store' 'store_ln6' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 82 [1/2] (0.00ns)   --->   "%call_ln19 = call void @mvt_Pipeline_lprd_2, i12 %tmp, i32 %A, i6 %trunc_ln13, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i1 %trunc_ln13_1" [src/mvt.c:19]   --->   Operation 82 'call' 'call_ln19' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln13 = br void %lprd_2" [src/mvt.c:13]   --->   Operation 83 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp1_lp2, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y1, i32 %buff_y1_1, i32 %buff_x1"   --->   Operation 84 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 85 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y2, i32 %buff_y2_1, i32 %buff_x2"   --->   Operation 85 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 4> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lp3_lp4, i32 %buff_A, i32 %buff_A_1, i32 %buff_A_2, i32 %buff_A_3, i32 %buff_y2, i32 %buff_y2_1, i32 %buff_x2"   --->   Operation 86 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 87 'wait' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 88 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mvt_Pipeline_lpwr, i32 %buff_x1, i32 %x1_out, i32 %buff_x2, i32 %x2_out"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln39 = ret" [src/mvt.c:39]   --->   Operation 90 'ret' 'ret_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 7 bit ('i', src/mvt.c:6) [8]  (0.000 ns)
	'store' operation 0 bit ('store_ln6', src/mvt.c:6) of constant 0 on local variable 'i', src/mvt.c:6 [34]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation 7 bit ('i', src/mvt.c:13) on local variable 'i', src/mvt.c:6 [37]  (0.000 ns)
	'getelementptr' operation 6 bit ('x1_addr', src/mvt.c:14) [50]  (0.000 ns)
	'load' operation 32 bit ('x1_load', src/mvt.c:14) on array 'x1' [51]  (1.237 ns)

 <State 3>: 2.873ns
The critical path consists of the following:
	fifo read operation ('y2_read', src/mvt.c:17) on port 'y2' (src/mvt.c:17) [65]  (1.636 ns)
	'store' operation 0 bit ('store_ln17', src/mvt.c:17) of variable 'bitcast_ln17', src/mvt.c:17 on array 'buff_y2', src/mvt.c:11 [72]  (1.237 ns)

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
