============================================================
  Generated by:           Encounter(R) RTL Compiler v07.20-p004_1
  Generated on:           Dec 06 2010  10:51:28 AM
  Module:                 emc_top
  Technology libraries:   D_CELLS_MOSLP_slow_1_62V_125C V 2.1.0
                          ROM4096X8_slow_1_62V_125C V 1.1.0 
                          SPRAM128X8_slow_1_62V_125C V 1.2.0 
  Operating conditions:   slow_1_62V_125C (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

         Pin               Type    Fanout  Load   Slew   Delay Arrival   
                                           (fF)   (ps)   (ps)    (ps)    
-------------------------------------------------------------------------
top_ea_b_i                in port       1    2.0 100000     +0       0 F 
drc469/A                                                    +0       0   
drc469/Q                  BUX0          1    2.8   1484 +16656   16656 F 
CORE_INSTANCE/core_bus_ctrl_ea_b_i 
  mem_ctrl/mem_ctrl_bus_ctrl_ea_b_i 
    Fp9978817A/A                                            +0   16656   
    Fp9978817A/Q          INX0          1    2.1    324   +379   17035 R 
    p0852D/E                                                +0   17035   
    p0852D/Q              OR5X0        11   26.6   1847  +1242   18278 R 
    p0904D/B                                                +4   18281   
    p0904D/Q              NA2X0         5   12.5    713   +515   18796 F 
  mem_ctrl/mem_ctrl_bus_ctrl_ext_rom_rd_b_o 
CORE_INSTANCE/core_bus_ctrl_ext_rom_rd_b_o 
BUS_CONTROL_INSTANCE/bus_control_core_ext_rom_rd_b_i 
  p1297A/C                                                  +1   18797   
  p1297A/Q                NA3I1X0       9   15.3   1162   +897   19694 R 
  p1261A/B                                                  +1   19694   
  p1261A/Q                NA2X0         3    6.2    427   +314   20008 F 
  p1233D/A                                                  +0   20008   
  p1233D/Q                NO2X0        20   42.8   3656  +2173   22182 R 
  Fp1606A857/A                                              +4   22185   
  Fp1606A857/Q            INX0          8   11.4    874   +507   22692 F 
  p1785D838/C                                               +0   22693   
  p1785D838/Q             AO22X0        2    3.4    239   +754   23447 F 
BUS_CONTROL_INSTANCE/bus_control_core_p4_o[0] 
DFT_shared_out_mux_14/A                                     +0   23447   
DFT_shared_out_mux_14/Q   AO22X0        1   10.2    376   +830   24278 F 
DFT_shared_out_mux_32/A                                     +0   24278   
DFT_shared_out_mux_32/Q   BUX4          1 1500.5   3095  +1995   26273 F 
top_p4_a_o[0]             out port                         +14   26286 F 
-------------------------------------------------------------------------
Timing slack :  UNCONSTRAINED
Start-point  : top_ea_b_i
End-point    : top_p4_a_o[0]
