aag 2640 179 240 1 2221
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38
40
42
44
46
48
50
52
54
56
58
60
62
64
66
68
70
72
74
76
78
80
82
84
86
88
90
92
94
96
98
100
102
104
106
108
110
112
114
116
118
120
122
124
126
128
130
132
134
136
138
140
142
144
146
148
150
152
154
156
158
160
162
164
166
168
170
172
174
176
178
180
182
184
186
188
190
192
194
196
198
200
202
204
206
208
210
212
214
216
218
220
222
224
226
228
230
232
234
236
238
240
242
244
246
248
250
252
254
256
258
260
262
264
266
268
270
272
274
276
278
280
282
284
286
288
290
292
294
296
298
300
302
304
306
308
310
312
314
316
318
320
322
324
326
328
330
332
334
336
338
340
342
344
346
348
350
352
354
356
358
360 1
362 965
364 977
366 989
368 1001
370 1013
372 1025
374 1037
376 1049
378 1065
380 1077
382 1089
384 1101
386 1113
388 1125
390 1137
392 1149
394 1161
396 1173
398 1185
400 1197
402 1209
404 1221
406 1233
408 1245
410 1257
412 1269
414 1281
416 1293
418 1305
420 1317
422 1329
424 1341
426 1353
428 1365
430 1377
432 1389
434 1401
436 1413
438 1425
440 1437
442 1449
444 1461
446 1473
448 1485
450 1497
452 1509
454 1521
456 1533
458 1561
460 1573
462 1581
464 1589
466 1597
468 1605
470 1613
472 1625
474 1637
476 1649
478 1661
480 1673
482 1685
484 1697
486 1709
488 1721
490 1733
492 1745
494 1757
496 1769
498 1781
500 1793
502 1805
504 1817
506 1943
508 1962
510 1980
512 1997
514 2009
516 2021
518 2033
520 2045
522 2057
524 2069
526 2081
528 2093
530 2105
532 2117
534 2129
536 2141
538 2153
540 2165
542 2177
544 2189
546 2201
548 2213
550 2225
552 2237
554 2249
556 2261
558 2273
560 2307
562 2325
564 2343
566 2361
568 2379
570 2397
572 2415
574 2433
576 2453
578 2491
580 2523
582 2541
584 2559
586 2577
588 2595
590 2613
592 2631
594 2649
596 2959
598 2987
600 2993
602 2999
604 3005
606 3011
608 3017
610 3023
612 3029
614 3035
616 3047
618 3059
620 3071
622 3083
624 3095
626 3107
628 3119
630 3131
632 4525
634 4574
636 4612
638 4650
640 4657
642 4663
644 4669
646 4675
648 4681
650 4687
652 4693
654 4699
656 4705
658 4711
660 4717
662 4723
664 4729
666 4735
668 4741
670 4747
672 4753
674 4759
676 4765
678 4771
680 4777
682 4783
684 4789
686 4795
688 4801
690 4807
692 4813
694 4819
696 4825
698 4831
700 4837
702 4843
704 4849
706 4855
708 4861
710 4867
712 4873
714 4879
716 4885
718 4891
720 4897
722 4903
724 4909
726 4915
728 4921
730 4927
732 4933
734 4939
736 4945
738 4946
740 4954
742 4964
744 4985
746 4991
748 4997
750 5003
752 5009
754 5015
756 5021
758 5027
760 5033
762 5039
764 5045
766 5051
768 5057
770 5063
772 5069
774 5075
776 5095
778 5101
780 5107
782 5113
784 5119
786 5125
788 5131
790 5137
792 5143
794 5149
796 5155
798 5161
800 5167
802 5173
804 5179
806 5185
808 5191
810 5197
812 5203
814 5209
816 5215
818 5221
820 5227
822 5233
824 5239
826 5245
828 5251
830 5257
832 5263
834 5269
836 5275
838 5281
915
840 743 360
842 742 360
844 841 360
846 741 360
848 740 360
850 847 360
852 739 360
854 738 360
856 853 360
858 857 851
860 859 850
862 860 856
864 863 845
866 865 844
868 866 862
870 856 851
872 857 848
874 873 871
876 862 845
878 863 842
880 879 877
882 874 856
884 882 880
886 885 869
888 339 337
890 888 341
892 891 340
894 892 889
896 338 336
898 897 889
900 889 341
902 888 340
904 903 901
906 336 335
908 906 898
910 908 904
912 911 895
914 912 886
916 337 335
918 916 339
920 918 341
922 247 245
924 922 249
926 924 250
928 926 253
930 928 255
932 930 257
934 932 259
936 934 920
938 4 3
940 938 7
942 940 9
944 942 11
946 944 13
948 946 15
950 948 17
952 950 936
954 363 360
956 362 360
958 955 360
960 952 18
962 956 953
964 963 961
966 365 360
968 364 360
970 967 360
972 952 20
974 968 953
976 975 973
978 367 360
980 366 360
982 979 360
984 952 22
986 980 953
988 987 985
990 369 360
992 368 360
994 991 360
996 952 24
998 992 953
1000 999 997
1002 371 360
1004 370 360
1006 1003 360
1008 952 26
1010 1004 953
1012 1011 1009
1014 373 360
1016 372 360
1018 1015 360
1020 952 28
1022 1016 953
1024 1023 1021
1026 375 360
1028 374 360
1030 1027 360
1032 952 30
1034 1028 953
1036 1035 1033
1038 377 360
1040 376 360
1042 1039 360
1044 952 32
1046 1040 953
1048 1047 1045
1050 916 338
1052 1050 341
1054 379 360
1056 378 360
1058 1055 360
1060 1052 178
1062 1056 1053
1064 1063 1061
1066 381 360
1068 380 360
1070 1067 360
1072 1052 180
1074 1068 1053
1076 1075 1073
1078 383 360
1080 382 360
1082 1079 360
1084 1052 182
1086 1080 1053
1088 1087 1085
1090 385 360
1092 384 360
1094 1091 360
1096 1052 184
1098 1092 1053
1100 1099 1097
1102 387 360
1104 386 360
1106 1103 360
1108 1052 186
1110 1104 1053
1112 1111 1109
1114 389 360
1116 388 360
1118 1115 360
1120 1052 188
1122 1116 1053
1124 1123 1121
1126 391 360
1128 390 360
1130 1127 360
1132 1052 190
1134 1128 1053
1136 1135 1133
1138 393 360
1140 392 360
1142 1139 360
1144 1052 192
1146 1140 1053
1148 1147 1145
1150 395 360
1152 394 360
1154 1151 360
1156 1052 34
1158 1152 1053
1160 1159 1157
1162 397 360
1164 396 360
1166 1163 360
1168 1052 36
1170 1164 1053
1172 1171 1169
1174 399 360
1176 398 360
1178 1175 360
1180 1052 38
1182 1176 1053
1184 1183 1181
1186 401 360
1188 400 360
1190 1187 360
1192 1052 40
1194 1188 1053
1196 1195 1193
1198 403 360
1200 402 360
1202 1199 360
1204 1052 42
1206 1200 1053
1208 1207 1205
1210 405 360
1212 404 360
1214 1211 360
1216 1052 44
1218 1212 1053
1220 1219 1217
1222 407 360
1224 406 360
1226 1223 360
1228 1052 46
1230 1224 1053
1232 1231 1229
1234 409 360
1236 408 360
1238 1235 360
1240 1052 48
1242 1236 1053
1244 1243 1241
1246 411 360
1248 410 360
1250 1247 360
1252 1052 50
1254 1248 1053
1256 1255 1253
1258 413 360
1260 412 360
1262 1259 360
1264 1052 52
1266 1260 1053
1268 1267 1265
1270 415 360
1272 414 360
1274 1271 360
1276 1052 54
1278 1272 1053
1280 1279 1277
1282 417 360
1284 416 360
1286 1283 360
1288 1052 56
1290 1284 1053
1292 1291 1289
1294 419 360
1296 418 360
1298 1295 360
1300 1052 58
1302 1296 1053
1304 1303 1301
1306 421 360
1308 420 360
1310 1307 360
1312 1052 60
1314 1308 1053
1316 1315 1313
1318 423 360
1320 422 360
1322 1319 360
1324 1052 62
1326 1320 1053
1328 1327 1325
1330 425 360
1332 424 360
1334 1331 360
1336 1052 64
1338 1332 1053
1340 1339 1337
1342 427 360
1344 426 360
1346 1343 360
1348 1052 66
1350 1344 1053
1352 1351 1349
1354 429 360
1356 428 360
1358 1355 360
1360 1052 68
1362 1356 1053
1364 1363 1361
1366 431 360
1368 430 360
1370 1367 360
1372 1052 70
1374 1368 1053
1376 1375 1373
1378 433 360
1380 432 360
1382 1379 360
1384 1052 72
1386 1380 1053
1388 1387 1385
1390 435 360
1392 434 360
1394 1391 360
1396 1052 74
1398 1392 1053
1400 1399 1397
1402 437 360
1404 436 360
1406 1403 360
1408 1052 76
1410 1404 1053
1412 1411 1409
1414 439 360
1416 438 360
1418 1415 360
1420 1052 78
1422 1416 1053
1424 1423 1421
1426 441 360
1428 440 360
1430 1427 360
1432 1052 80
1434 1428 1053
1436 1435 1433
1438 443 360
1440 442 360
1442 1439 360
1444 1052 82
1446 1440 1053
1448 1447 1445
1450 445 360
1452 444 360
1454 1451 360
1456 1052 84
1458 1452 1053
1460 1459 1457
1462 447 360
1464 446 360
1466 1463 360
1468 1052 86
1470 1464 1053
1472 1471 1469
1474 449 360
1476 448 360
1478 1475 360
1480 1052 88
1482 1476 1053
1484 1483 1481
1486 451 360
1488 450 360
1490 1487 360
1492 1052 90
1494 1488 1053
1496 1495 1493
1498 453 360
1500 452 360
1502 1499 360
1504 1052 92
1506 1500 1053
1508 1507 1505
1510 455 360
1512 454 360
1514 1511 360
1516 1052 94
1518 1512 1053
1520 1519 1517
1522 457 360
1524 456 360
1526 1523 360
1528 1052 96
1530 1524 1053
1532 1531 1529
1534 5 2
1536 1534 7
1538 1536 9
1540 1538 11
1542 1540 13
1544 1542 15
1546 1544 17
1548 1546 936
1550 459 360
1552 458 360
1554 1551 360
1556 1548 18
1558 1552 1549
1560 1559 1557
1562 461 360
1564 460 360
1566 1563 360
1568 1548 20
1570 1564 1549
1572 1571 1569
1574 462 360
1576 1548 22
1578 1574 1549
1580 1579 1577
1582 464 360
1584 1548 24
1586 1582 1549
1588 1587 1585
1590 466 360
1592 1548 26
1594 1590 1549
1596 1595 1593
1598 468 360
1600 1548 28
1602 1598 1549
1604 1603 1601
1606 470 360
1608 1548 30
1610 1606 1549
1612 1611 1609
1614 473 360
1616 472 360
1618 1615 360
1620 1548 32
1622 1616 1549
1624 1623 1621
1626 475 360
1628 474 360
1630 1627 360
1632 1052 282
1634 1628 1053
1636 1635 1633
1638 477 360
1640 476 360
1642 1639 360
1644 1052 284
1646 1640 1053
1648 1647 1645
1650 479 360
1652 478 360
1654 1651 360
1656 1052 286
1658 1652 1053
1660 1659 1657
1662 481 360
1664 480 360
1666 1663 360
1668 1052 288
1670 1664 1053
1672 1671 1669
1674 483 360
1676 482 360
1678 1675 360
1680 1052 290
1682 1676 1053
1684 1683 1681
1686 485 360
1688 484 360
1690 1687 360
1692 1052 292
1694 1688 1053
1696 1695 1693
1698 487 360
1700 486 360
1702 1699 360
1704 1052 294
1706 1700 1053
1708 1707 1705
1710 489 360
1712 488 360
1714 1711 360
1716 1052 296
1718 1712 1053
1720 1719 1717
1722 491 360
1724 490 360
1726 1723 360
1728 1052 194
1730 1724 1053
1732 1731 1729
1734 493 360
1736 492 360
1738 1735 360
1740 1052 196
1742 1736 1053
1744 1743 1741
1746 495 360
1748 494 360
1750 1747 360
1752 1052 198
1754 1748 1053
1756 1755 1753
1758 497 360
1760 496 360
1762 1759 360
1764 1052 200
1766 1760 1053
1768 1767 1765
1770 499 360
1772 498 360
1774 1771 360
1776 1052 202
1778 1772 1053
1780 1779 1777
1782 501 360
1784 500 360
1786 1783 360
1788 1052 204
1790 1784 1053
1792 1791 1789
1794 503 360
1796 502 360
1798 1795 360
1800 1052 206
1802 1796 1053
1804 1803 1801
1806 505 360
1808 504 360
1810 1807 360
1812 1052 208
1814 1808 1053
1816 1815 1813
1818 337 334
1820 1818 339
1822 1820 340
1824 507 360
1826 506 360
1828 1825 360
1830 509 360
1832 508 360
1834 1831 360
1836 511 360
1838 510 360
1840 1837 360
1842 1833 1827
1844 1842 1839
1846 1844 1822
1848 1566 1553
1850 1848 1575
1852 1850 1583
1854 1852 1591
1856 1854 1599
1858 1856 1607
1860 1858 1617
1862 1860 1846
1864 1858 1618
1866 1864 1846
1868 1566 1554
1870 1868 1575
1872 1870 1583
1874 1872 1591
1876 1874 1599
1878 1876 1607
1880 1878 1617
1882 1880 1846
1884 1005 993
1886 1884 1017
1888 1886 1030
1890 1888 1041
1892 1890 1882
1894 1833 1828
1896 1894 1839
1898 1896 1822
1900 1898 332
1902 1834 1827
1904 1902 1839
1906 1904 1822
1908 1906 342
1910 1834 1828
1912 1910 1839
1914 1912 1822
1916 1914 260
1918 1842 1840
1920 1918 1822
1922 1920 260
1924 1923 1826
1926 1924 1917
1928 1926 1909
1930 1928 1901
1932 1930 1883
1934 1932 1893
1936 1935 1893
1938 1937 1867
1940 1938 1863
1942 1941 1863
1944 1923 1832
1946 1944 1917
1948 1946 1909
1950 1948 1901
1952 1950 1883
1954 1952 1893
1956 1955 1893
1958 1957 1867
1960 1959 1867
1962 1961 1863
1964 1923 1838
1966 1964 1917
1968 1966 1909
1970 1968 1901
1972 1970 1883
1974 1973 1883
1976 1975 1893
1978 1976 1867
1980 1978 1863
1982 906 339
1984 1982 341
1986 513 360
1988 512 360
1990 1987 360
1992 1984 298
1994 1988 1985
1996 1995 1993
1998 515 360
2000 514 360
2002 1999 360
2004 1984 300
2006 2000 1985
2008 2007 2005
2010 517 360
2012 516 360
2014 2011 360
2016 1984 302
2018 2012 1985
2020 2019 2017
2022 519 360
2024 518 360
2026 2023 360
2028 1984 304
2030 2024 1985
2032 2031 2029
2034 521 360
2036 520 360
2038 2035 360
2040 1984 306
2042 2036 1985
2044 2043 2041
2046 523 360
2048 522 360
2050 2047 360
2052 1984 308
2054 2048 1985
2056 2055 2053
2058 525 360
2060 524 360
2062 2059 360
2064 1984 310
2066 2060 1985
2068 2067 2065
2070 527 360
2072 526 360
2074 2071 360
2076 1984 312
2078 2072 1985
2080 2079 2077
2082 529 360
2084 528 360
2086 2083 360
2088 1984 314
2090 2084 1985
2092 2091 2089
2094 531 360
2096 530 360
2098 2095 360
2100 1984 316
2102 2096 1985
2104 2103 2101
2106 533 360
2108 532 360
2110 2107 360
2112 1984 318
2114 2108 1985
2116 2115 2113
2118 535 360
2120 534 360
2122 2119 360
2124 1984 320
2126 2120 1985
2128 2127 2125
2130 537 360
2132 536 360
2134 2131 360
2136 1984 322
2138 2132 1985
2140 2139 2137
2142 539 360
2144 538 360
2146 2143 360
2148 1984 324
2150 2144 1985
2152 2151 2149
2154 541 360
2156 540 360
2158 2155 360
2160 1984 326
2162 2156 1985
2164 2163 2161
2166 543 360
2168 542 360
2170 2167 360
2172 1984 328
2174 2168 1985
2176 2175 2173
2178 545 360
2180 544 360
2182 2179 360
2184 1052 228
2186 2180 1053
2188 2187 2185
2190 547 360
2192 546 360
2194 2191 360
2196 1052 230
2198 2192 1053
2200 2199 2197
2202 549 360
2204 548 360
2206 2203 360
2208 1052 232
2210 2204 1053
2212 2211 2209
2214 551 360
2216 550 360
2218 2215 360
2220 1052 234
2222 2216 1053
2224 2223 2221
2226 553 360
2228 552 360
2230 2227 360
2232 1052 236
2234 2228 1053
2236 2235 2233
2238 555 360
2240 554 360
2242 2239 360
2244 1052 238
2246 2240 1053
2248 2247 2245
2250 557 360
2252 556 360
2254 2251 360
2256 1052 240
2258 2252 1053
2260 2259 2257
2262 559 360
2264 558 360
2266 2263 360
2268 1052 242
2270 2264 1053
2272 2271 2269
2274 4 2
2276 2274 7
2278 2276 9
2280 2278 11
2282 2280 13
2284 2282 15
2286 2284 17
2288 2286 936
2290 809 360
2292 808 360
2294 2291 360
2296 561 360
2298 560 360
2300 2297 360
2302 2292 2288
2304 2298 2289
2306 2305 2303
2308 811 360
2310 810 360
2312 2309 360
2314 563 360
2316 562 360
2318 2315 360
2320 2310 2288
2322 2316 2289
2324 2323 2321
2326 813 360
2328 812 360
2330 2327 360
2332 565 360
2334 564 360
2336 2333 360
2338 2328 2288
2340 2334 2289
2342 2341 2339
2344 815 360
2346 814 360
2348 2345 360
2350 567 360
2352 566 360
2354 2351 360
2356 2346 2288
2358 2352 2289
2360 2359 2357
2362 817 360
2364 816 360
2366 2363 360
2368 569 360
2370 568 360
2372 2369 360
2374 2364 2288
2376 2370 2289
2378 2377 2375
2380 819 360
2382 818 360
2384 2381 360
2386 571 360
2388 570 360
2390 2387 360
2392 2382 2288
2394 2388 2289
2396 2395 2393
2398 821 360
2400 820 360
2402 2399 360
2404 573 360
2406 572 360
2408 2405 360
2410 2400 2288
2412 2406 2289
2414 2413 2411
2416 823 360
2418 822 360
2420 2417 360
2422 575 360
2424 574 360
2426 2423 360
2428 2418 2288
2430 2424 2289
2432 2431 2429
2434 938 6
2436 2434 9
2438 2436 11
2440 2438 13
2442 2440 15
2444 2442 17
2446 2444 936
2448 2446 30
2450 2447 30
2452 2451 2449
2454 246 245
2456 2454 249
2458 2456 251
2460 2458 253
2462 2460 255
2464 2462 257
2466 2464 259
2468 2466 920
2470 5 3
2472 2470 7
2474 2472 9
2476 2474 11
2478 2476 13
2480 2478 15
2482 2480 17
2484 2482 2468
2486 2484 18
2488 2485 18
2490 2489 2487
2492 2470 6
2494 2492 9
2496 2494 11
2498 2496 13
2500 2498 15
2502 2500 17
2504 2502 936
2506 825 360
2508 824 360
2510 2507 360
2512 581 360
2514 580 360
2516 2513 360
2518 2508 2504
2520 2514 2505
2522 2521 2519
2524 827 360
2526 826 360
2528 2525 360
2530 583 360
2532 582 360
2534 2531 360
2536 2526 2504
2538 2532 2505
2540 2539 2537
2542 829 360
2544 828 360
2546 2543 360
2548 585 360
2550 584 360
2552 2549 360
2554 2544 2504
2556 2550 2505
2558 2557 2555
2560 831 360
2562 830 360
2564 2561 360
2566 587 360
2568 586 360
2570 2567 360
2572 2562 2504
2574 2568 2505
2576 2575 2573
2578 833 360
2580 832 360
2582 2579 360
2584 589 360
2586 588 360
2588 2585 360
2590 2580 2504
2592 2586 2505
2594 2593 2591
2596 835 360
2598 834 360
2600 2597 360
2602 591 360
2604 590 360
2606 2603 360
2608 2598 2504
2610 2604 2505
2612 2611 2609
2614 837 360
2616 836 360
2618 2615 360
2620 593 360
2622 592 360
2624 2621 360
2626 2616 2504
2628 2622 2505
2630 2629 2627
2632 839 360
2634 838 360
2636 2633 360
2638 595 360
2640 594 360
2642 2639 360
2644 2634 2504
2646 2640 2505
2648 2647 2645
2650 578 360
2652 2651 18
2654 597 360
2656 596 360
2658 2655 360
2660 2656 2653
2662 599 360
2664 598 360
2666 2663 360
2668 2666 2657
2670 737 360
2672 736 360
2674 2671 360
2676 745 360
2678 744 360
2680 2677 360
2682 746 360
2684 749 360
2686 748 360
2688 2685 360
2690 751 360
2692 750 360
2694 2691 360
2696 752 360
2698 755 360
2700 754 360
2702 2699 360
2704 757 360
2706 756 360
2708 2705 360
2710 759 360
2712 758 360
2714 2711 360
2716 2683 2679
2718 2716 2687
2720 2718 2694
2722 2720 2697
2724 2722 2701
2726 2724 2708
2728 2726 2714
2730 2729 2674
2732 2683 2680
2734 2732 2688
2736 2734 2693
2738 2736 2697
2740 2738 2702
2742 2740 2707
2744 2742 2713
2746 2745 2673
2748 2747 2731
2750 1988 959
2752 1991 956
2754 2753 2751
2756 2000 971
2758 2003 968
2760 2759 2757
2762 2012 983
2764 2015 980
2766 2765 2763
2768 2024 995
2770 2027 992
2772 2771 2769
2774 2036 1007
2776 2039 1004
2778 2777 2775
2780 2048 1019
2782 2051 1016
2784 2783 2781
2786 2060 1031
2788 2063 1028
2790 2789 2787
2792 2072 1043
2794 2075 1040
2796 2795 2793
2798 2760 2754
2800 2798 2766
2802 2800 2772
2804 2802 2778
2806 2804 2784
2808 2806 2790
2810 2808 2796
2812 2810 2748
2814 601 360
2816 600 360
2818 2815 360
2820 2819 2084
2822 2816 2087
2824 2823 2821
2826 603 360
2828 602 360
2830 2827 360
2832 2831 2096
2834 2828 2099
2836 2835 2833
2838 605 360
2840 604 360
2842 2839 360
2844 2843 2108
2846 2840 2111
2848 2847 2845
2850 607 360
2852 606 360
2854 2851 360
2856 2855 2120
2858 2852 2123
2860 2859 2857
2862 609 360
2864 608 360
2866 2863 360
2868 2867 2132
2870 2864 2135
2872 2871 2869
2874 611 360
2876 610 360
2878 2875 360
2880 2879 2144
2882 2876 2147
2884 2883 2881
2886 613 360
2888 612 360
2890 2887 360
2892 2891 2156
2894 2888 2159
2896 2895 2893
2898 615 360
2900 614 360
2902 2899 360
2904 2903 2168
2906 2900 2171
2908 2907 2905
2910 2836 2824
2912 2910 2848
2914 2912 2860
2916 2914 2872
2918 2916 2884
2920 2918 2896
2922 2920 2908
2924 2922 2812
2926 577 360
2928 2927 360
2930 2928 2924
2932 2656 227
2934 2933 227
2936 2931 2656
2938 2935 2930
2940 2939 2937
2942 2666 2658
2944 2942 330
2946 2945 2656
2948 2941 2668
2950 2946 2669
2952 2951 2949
2954 2660 2484
2956 2953 2485
2958 2957 2955
2960 2664 2653
2962 2961 2653
2964 2664 227
2966 2965 227
2968 2931 2664
2970 2967 2930
2972 2971 2969
2974 2945 2664
2976 2973 2668
2978 2974 2669
2980 2979 2977
2982 2963 2484
2984 2981 2485
2986 2985 2983
2988 956 952
2990 2816 953
2992 2991 2989
2994 968 952
2996 2828 953
2998 2997 2995
3000 980 952
3002 2840 953
3004 3003 3001
3006 992 952
3008 2852 953
3010 3009 3007
3012 1004 952
3014 2864 953
3016 3015 3013
3018 1016 952
3020 2876 953
3022 3021 3019
3024 1028 952
3026 2888 953
3028 3027 3025
3030 1040 952
3032 2900 953
3034 3033 3031
3036 617 360
3038 616 360
3040 3037 360
3042 1052 344
3044 3038 1053
3046 3045 3043
3048 619 360
3050 618 360
3052 3049 360
3054 1052 346
3056 3050 1053
3058 3057 3055
3060 621 360
3062 620 360
3064 3061 360
3066 1052 348
3068 3062 1053
3070 3069 3067
3072 623 360
3074 622 360
3076 3073 360
3078 1052 350
3080 3074 1053
3082 3081 3079
3084 625 360
3086 624 360
3088 3085 360
3090 1052 352
3092 3086 1053
3094 3093 3091
3096 627 360
3098 626 360
3100 3097 360
3102 1052 354
3104 3098 1053
3106 3105 3103
3108 629 360
3110 628 360
3112 3109 360
3114 1052 356
3116 3110 1053
3118 3117 3115
3120 631 360
3122 630 360
3124 3121 360
3126 1052 358
3128 3122 1053
3130 3129 3127
3132 633 360
3134 632 360
3136 3133 360
3138 635 360
3140 634 360
3142 3139 360
3144 637 360
3146 636 360
3148 3145 360
3150 639 360
3152 638 360
3154 3151 360
3156 3141 3135
3158 3156 3147
3160 3158 3153
3162 336 334
3164 3162 339
3166 3164 341
3168 3166 3160
3170 3141 3136
3172 3170 3147
3174 3172 3153
3176 1904 342
3178 3176 3174
3180 3178 1822
3182 3142 3135
3184 3182 3147
3186 3184 3153
3188 1918 260
3190 3188 3186
3192 3190 1822
3194 3142 3136
3196 3194 3147
3198 3196 3153
3200 3198 1052
3202 3200 281
3204 3200 280
3206 3156 3148
3208 3206 3153
3210 3208 2944
3212 2292 1727
3214 2295 1724
3216 3215 3213
3218 2310 1739
3220 2313 1736
3222 3221 3219
3224 2328 1751
3226 2331 1748
3228 3227 3225
3230 2346 1763
3232 2349 1760
3234 3233 3231
3236 2364 1775
3238 2367 1772
3240 3239 3237
3242 2382 1787
3244 2385 1784
3246 3245 3243
3248 2400 1799
3250 2403 1796
3252 3251 3249
3254 2418 1811
3256 2421 1808
3258 3257 3255
3260 3222 3216
3262 3260 3228
3264 3262 3234
3266 3264 3240
3268 3266 3246
3270 3268 3252
3272 3270 3258
3274 761 360
3276 760 360
3278 3275 360
3280 3279 2298
3282 3276 2301
3284 3283 3281
3286 763 360
3288 762 360
3290 3287 360
3292 3291 2316
3294 3288 2319
3296 3295 3293
3298 765 360
3300 764 360
3302 3299 360
3304 3303 2334
3306 3300 2337
3308 3307 3305
3310 767 360
3312 766 360
3314 3311 360
3316 3315 2352
3318 3312 2355
3320 3319 3317
3322 769 360
3324 768 360
3326 3323 360
3328 3327 2370
3330 3324 2373
3332 3331 3329
3334 771 360
3336 770 360
3338 3335 360
3340 3339 2388
3342 3336 2391
3344 3343 3341
3346 773 360
3348 772 360
3350 3347 360
3352 3351 2406
3354 3348 2409
3356 3355 3353
3358 775 360
3360 774 360
3362 3359 360
3364 3363 2424
3366 3360 2427
3368 3367 3365
3370 3296 3284
3372 3370 3308
3374 3372 3320
3376 3374 3332
3378 3376 3344
3380 3378 3356
3382 3380 3368
3384 3382 3272
3386 3041 2508
3388 3038 2511
3390 3389 3387
3392 3053 2526
3394 3050 2529
3396 3395 3393
3398 3065 2544
3400 3062 2547
3402 3401 3399
3404 3077 2562
3406 3074 2565
3408 3407 3405
3410 3089 2580
3412 3086 2583
3414 3413 3411
3416 3101 2598
3418 3098 2601
3420 3419 3417
3422 3113 2616
3424 3110 2619
3426 3425 3423
3428 3125 2634
3430 3122 2637
3432 3431 3429
3434 3396 3390
3436 3434 3402
3438 3436 3408
3440 3438 3414
3442 3440 3420
3444 3442 3426
3446 3444 3432
3448 3446 3384
3450 2514 1059
3452 2517 1056
3454 3453 3451
3456 2532 1071
3458 2535 1068
3460 3459 3457
3462 2550 1083
3464 2553 1080
3466 3465 3463
3468 2568 1095
3470 2571 1092
3472 3471 3469
3474 2586 1107
3476 2589 1104
3478 3477 3475
3480 2604 1119
3482 2607 1116
3484 3483 3481
3486 2622 1131
3488 2625 1128
3490 3489 3487
3492 2640 1143
3494 2643 1140
3496 3495 3493
3498 3460 3454
3500 3498 3466
3502 3500 3472
3504 3502 3478
3506 3504 3484
3508 3506 3490
3510 3508 3496
3512 3510 3448
3514 721 360
3516 720 360
3518 3515 360
3520 777 360
3522 776 360
3524 3521 360
3526 3522 3519
3528 3525 3516
3530 3529 3527
3532 723 360
3534 722 360
3536 3533 360
3538 779 360
3540 778 360
3542 3539 360
3544 3540 3537
3546 3543 3534
3548 3547 3545
3550 725 360
3552 724 360
3554 3551 360
3556 781 360
3558 780 360
3560 3557 360
3562 3558 3555
3564 3561 3552
3566 3565 3563
3568 727 360
3570 726 360
3572 3569 360
3574 783 360
3576 782 360
3578 3575 360
3580 3576 3573
3582 3579 3570
3584 3583 3581
3586 729 360
3588 728 360
3590 3587 360
3592 785 360
3594 784 360
3596 3593 360
3598 3594 3591
3600 3597 3588
3602 3601 3599
3604 731 360
3606 730 360
3608 3605 360
3610 787 360
3612 786 360
3614 3611 360
3616 3612 3609
3618 3615 3606
3620 3619 3617
3622 733 360
3624 732 360
3626 3623 360
3628 789 360
3630 788 360
3632 3629 360
3634 3630 3627
3636 3633 3624
3638 3637 3635
3640 735 360
3642 734 360
3644 3641 360
3646 791 360
3648 790 360
3650 3647 360
3652 3648 3645
3654 3651 3642
3656 3655 3653
3658 3548 3530
3660 3658 3566
3662 3660 3584
3664 3662 3602
3666 3664 3620
3668 3666 3638
3670 3668 3656
3672 3670 3512
3674 793 360
3676 792 360
3678 3675 360
3680 3676 2183
3682 3679 2180
3684 3683 3681
3686 795 360
3688 794 360
3690 3687 360
3692 3688 2195
3694 3691 2192
3696 3695 3693
3698 797 360
3700 796 360
3702 3699 360
3704 3700 2207
3706 3703 2204
3708 3707 3705
3710 799 360
3712 798 360
3714 3711 360
3716 3712 2219
3718 3715 2216
3720 3719 3717
3722 801 360
3724 800 360
3726 3723 360
3728 3724 2231
3730 3727 2228
3732 3731 3729
3734 803 360
3736 802 360
3738 3735 360
3740 3736 2243
3742 3739 2240
3744 3743 3741
3746 805 360
3748 804 360
3750 3747 360
3752 3748 2255
3754 3751 2252
3756 3755 3753
3758 807 360
3760 806 360
3762 3759 360
3764 3760 2267
3766 3763 2264
3768 3767 3765
3770 3696 3684
3772 3770 3708
3774 3772 3720
3776 3774 3732
3778 3776 3744
3780 3778 3756
3782 3780 3768
3784 3782 3672
3786 1631 956
3788 1628 959
3790 3789 3787
3792 1643 968
3794 1640 971
3796 3795 3793
3798 1655 980
3800 1652 983
3802 3801 3799
3804 1667 992
3806 1664 995
3808 3807 3805
3810 1679 1004
3812 1676 1007
3814 3813 3811
3816 1691 1016
3818 1688 1019
3820 3819 3817
3822 1703 1028
3824 1700 1031
3826 3825 3823
3828 1715 1040
3830 1712 1043
3832 3831 3829
3834 3796 3790
3836 3834 3802
3838 3836 3808
3840 3838 3814
3842 3840 3820
3844 3842 3826
3846 3844 3832
3848 3846 3784
3850 705 360
3852 704 360
3854 3851 360
3856 3855 2816
3858 3852 2819
3860 3859 3857
3862 707 360
3864 706 360
3866 3863 360
3868 3867 2828
3870 3864 2831
3872 3871 3869
3874 709 360
3876 708 360
3878 3875 360
3880 3879 2840
3882 3876 2843
3884 3883 3881
3886 711 360
3888 710 360
3890 3887 360
3892 3891 2852
3894 3888 2855
3896 3895 3893
3898 713 360
3900 712 360
3902 3899 360
3904 3903 2864
3906 3900 2867
3908 3907 3905
3910 715 360
3912 714 360
3914 3911 360
3916 3915 2876
3918 3912 2879
3920 3919 3917
3922 717 360
3924 716 360
3926 3923 360
3928 3927 2888
3930 3924 2891
3932 3931 3929
3934 719 360
3936 718 360
3938 3935 360
3940 3939 2900
3942 3936 2903
3944 3943 3941
3946 3872 3860
3948 3946 3884
3950 3948 3896
3952 3950 3908
3954 3952 3920
3956 3954 3932
3958 3956 3944
3960 3958 3848
3962 641 360
3964 640 360
3966 3963 360
3968 3964 1155
3970 3967 1152
3972 3971 3969
3974 643 360
3976 642 360
3978 3975 360
3980 3976 1167
3982 3979 1164
3984 3983 3981
3986 645 360
3988 644 360
3990 3987 360
3992 3988 1179
3994 3991 1176
3996 3995 3993
3998 647 360
4000 646 360
4002 3999 360
4004 4000 1191
4006 4003 1188
4008 4007 4005
4010 649 360
4012 648 360
4014 4011 360
4016 4012 1203
4018 4015 1200
4020 4019 4017
4022 651 360
4024 650 360
4026 4023 360
4028 4024 1215
4030 4027 1212
4032 4031 4029
4034 653 360
4036 652 360
4038 4035 360
4040 4036 1227
4042 4039 1224
4044 4043 4041
4046 655 360
4048 654 360
4050 4047 360
4052 4048 1239
4054 4051 1236
4056 4055 4053
4058 657 360
4060 656 360
4062 4059 360
4064 4060 1251
4066 4063 1248
4068 4067 4065
4070 659 360
4072 658 360
4074 4071 360
4076 4072 1263
4078 4075 1260
4080 4079 4077
4082 661 360
4084 660 360
4086 4083 360
4088 4084 1275
4090 4087 1272
4092 4091 4089
4094 663 360
4096 662 360
4098 4095 360
4100 4096 1287
4102 4099 1284
4104 4103 4101
4106 665 360
4108 664 360
4110 4107 360
4112 4108 1299
4114 4111 1296
4116 4115 4113
4118 667 360
4120 666 360
4122 4119 360
4124 4120 1311
4126 4123 1308
4128 4127 4125
4130 669 360
4132 668 360
4134 4131 360
4136 4132 1323
4138 4135 1320
4140 4139 4137
4142 671 360
4144 670 360
4146 4143 360
4148 4144 1335
4150 4147 1332
4152 4151 4149
4154 673 360
4156 672 360
4158 4155 360
4160 4156 1347
4162 4159 1344
4164 4163 4161
4166 675 360
4168 674 360
4170 4167 360
4172 4168 1359
4174 4171 1356
4176 4175 4173
4178 677 360
4180 676 360
4182 4179 360
4184 4180 1371
4186 4183 1368
4188 4187 4185
4190 679 360
4192 678 360
4194 4191 360
4196 4192 1383
4198 4195 1380
4200 4199 4197
4202 681 360
4204 680 360
4206 4203 360
4208 4204 1395
4210 4207 1392
4212 4211 4209
4214 683 360
4216 682 360
4218 4215 360
4220 4216 1407
4222 4219 1404
4224 4223 4221
4226 685 360
4228 684 360
4230 4227 360
4232 4228 1419
4234 4231 1416
4236 4235 4233
4238 687 360
4240 686 360
4242 4239 360
4244 4240 1431
4246 4243 1428
4248 4247 4245
4250 689 360
4252 688 360
4254 4251 360
4256 4252 1443
4258 4255 1440
4260 4259 4257
4262 691 360
4264 690 360
4266 4263 360
4268 4264 1455
4270 4267 1452
4272 4271 4269
4274 693 360
4276 692 360
4278 4275 360
4280 4276 1467
4282 4279 1464
4284 4283 4281
4286 695 360
4288 694 360
4290 4287 360
4292 4288 1479
4294 4291 1476
4296 4295 4293
4298 697 360
4300 696 360
4302 4299 360
4304 4300 1491
4306 4303 1488
4308 4307 4305
4310 699 360
4312 698 360
4314 4311 360
4316 4312 1503
4318 4315 1500
4320 4319 4317
4322 701 360
4324 700 360
4326 4323 360
4328 4324 1515
4330 4327 1512
4332 4331 4329
4334 703 360
4336 702 360
4338 4335 360
4340 4336 1527
4342 4339 1524
4344 4343 4341
4346 3984 3972
4348 4346 3996
4350 4348 4008
4352 4350 4020
4354 4352 4032
4356 4354 4044
4358 4356 4056
4360 4358 4068
4362 4360 4080
4364 4362 4092
4366 4364 4104
4368 4366 4116
4370 4368 4128
4372 4370 4140
4374 4372 4152
4376 4374 4164
4378 4376 4176
4380 4378 4188
4382 4380 4200
4384 4382 4212
4386 4384 4224
4388 4386 4236
4390 4388 4248
4392 4390 4260
4394 4392 4272
4396 4394 4284
4398 4396 4296
4400 4398 4308
4402 4400 4320
4404 4402 4332
4406 4404 4344
4408 4406 3960
4410 4408 2673
4412 4411 3210
4414 4412 1822
4416 3210 262
4418 4416 1822
4420 3210 263
4422 4420 1822
4424 3170 3148
4426 4424 3153
4428 4426 2944
4430 4408 2674
4432 4431 4428
4434 4432 1822
4436 4428 262
4438 4436 1822
4440 4428 263
4442 4440 1822
4444 3182 3148
4446 4444 3153
4448 1818 338
4450 4448 341
4452 4450 4446
4454 3194 3148
4456 4454 3153
4458 906 338
4460 4458 341
4462 4460 4456
4464 3158 3154
4466 3162 338
4468 4466 341
4470 4468 4464
4472 3172 3154
4474 918 340
4476 4474 4472
4478 4477 3134
4480 4479 4477
4482 4481 4471
4484 4483 4471
4486 4485 4463
4488 4487 4463
4490 4489 4453
4492 4491 4453
4494 4493 4443
4496 4495 4443
4498 4497 4439
4500 4498 4435
4502 4500 4423
4504 4503 4423
4506 4505 4419
4508 4506 4415
4510 4508 3205
4512 4511 3205
4514 4513 3203
4516 4514 3193
4518 4517 3193
4520 4519 3181
4522 4520 3169
4524 4523 3169
4526 4477 3140
4528 4527 4477
4530 4529 4471
4532 4531 4471
4534 4533 4463
4536 4535 4463
4538 4537 4453
4540 4539 4453
4542 4541 4443
4544 4542 4439
4546 4544 4435
4548 4547 4435
4550 4549 4423
4552 4551 4423
4554 4553 4419
4556 4555 4419
4558 4557 4415
4560 4559 4415
4562 4561 3205
4564 4562 3203
4566 4564 3193
4568 4567 3193
4570 4569 3181
4572 4571 3181
4574 4573 3169
4576 4477 3146
4578 4576 4471
4580 4578 4463
4582 4580 4453
4584 4582 4443
4586 4584 4439
4588 4586 4435
4590 4588 4423
4592 4591 4423
4594 4593 4419
4596 4595 4419
4598 4597 4415
4600 4598 3205
4602 4601 3205
4604 4603 3203
4606 4605 3203
4608 4607 3193
4610 4608 3181
4612 4610 3169
4614 4477 3152
4616 4614 4471
4618 4616 4463
4620 4618 4453
4622 4620 4443
4624 4623 4443
4626 4625 4439
4628 4627 4439
4630 4629 4435
4632 4631 4435
4634 4633 4423
4636 4634 4419
4638 4636 4415
4640 4639 4415
4642 4641 3205
4644 4642 3203
4646 4644 3193
4648 4646 3181
4650 4648 3169
4652 1984 114
4654 3964 1985
4656 4655 4653
4658 1984 116
4660 3976 1985
4662 4661 4659
4664 1984 118
4666 3988 1985
4668 4667 4665
4670 1984 120
4672 4000 1985
4674 4673 4671
4676 1984 122
4678 4012 1985
4680 4679 4677
4682 1984 124
4684 4024 1985
4686 4685 4683
4688 1984 126
4690 4036 1985
4692 4691 4689
4694 1984 128
4696 4048 1985
4698 4697 4695
4700 1984 130
4702 4060 1985
4704 4703 4701
4706 1984 132
4708 4072 1985
4710 4709 4707
4712 1984 134
4714 4084 1985
4716 4715 4713
4718 1984 136
4720 4096 1985
4722 4721 4719
4724 1984 138
4726 4108 1985
4728 4727 4725
4730 1984 140
4732 4120 1985
4734 4733 4731
4736 1984 142
4738 4132 1985
4740 4739 4737
4742 1984 144
4744 4144 1985
4746 4745 4743
4748 1984 146
4750 4156 1985
4752 4751 4749
4754 1984 148
4756 4168 1985
4758 4757 4755
4760 1984 150
4762 4180 1985
4764 4763 4761
4766 1984 152
4768 4192 1985
4770 4769 4767
4772 1984 154
4774 4204 1985
4776 4775 4773
4778 1984 156
4780 4216 1985
4782 4781 4779
4784 1984 158
4786 4228 1985
4788 4787 4785
4790 1984 160
4792 4240 1985
4794 4793 4791
4796 1984 162
4798 4252 1985
4800 4799 4797
4802 1984 164
4804 4264 1985
4806 4805 4803
4808 1984 166
4810 4276 1985
4812 4811 4809
4814 1984 168
4816 4288 1985
4818 4817 4815
4820 1984 170
4822 4300 1985
4824 4823 4821
4826 1984 172
4828 4312 1985
4830 4829 4827
4832 1984 174
4834 4324 1985
4836 4835 4833
4838 1984 176
4840 4336 1985
4842 4841 4839
4844 1052 264
4846 3852 1053
4848 4847 4845
4850 1052 266
4852 3864 1053
4854 4853 4851
4856 1052 268
4858 3876 1053
4860 4859 4857
4862 1052 270
4864 3888 1053
4866 4865 4863
4868 1052 272
4870 3900 1053
4872 4871 4869
4874 1052 274
4876 3912 1053
4878 4877 4875
4880 1052 276
4882 3924 1053
4884 4883 4881
4886 1052 278
4888 3936 1053
4890 4889 4887
4892 1052 210
4894 3516 1053
4896 4895 4893
4898 1052 212
4900 3534 1053
4902 4901 4899
4904 1052 214
4906 3552 1053
4908 4907 4905
4910 1052 216
4912 3570 1053
4914 4913 4911
4916 1052 218
4918 3588 1053
4920 4919 4917
4922 1052 220
4924 3606 1053
4926 4925 4923
4928 1052 222
4930 3624 1053
4932 4931 4929
4934 1052 224
4936 3642 1053
4938 4937 4935
4940 2484 24
4942 2485 24
4944 4943 4941
4946 3199 857
4948 854 851
4950 855 848
4952 4951 4949
4954 4953 3199
4956 854 848
4958 4956 845
4960 4957 842
4962 4961 4959
4964 4963 3199
4966 2274 6
4968 4966 9
4970 4968 11
4972 4970 13
4974 4972 15
4976 4974 17
4978 4976 936
4980 4978 18
4982 4979 2678
4984 4983 4981
4986 4978 20
4988 4979 2682
4990 4989 4987
4992 4978 22
4994 4979 2686
4996 4995 4993
4998 4978 24
5000 4979 2692
5002 5001 4999
5004 4978 26
5006 4979 2696
5008 5007 5005
5010 4978 28
5012 4979 2700
5014 5013 5011
5016 4978 30
5018 4979 2706
5020 5019 5017
5022 4978 32
5024 4979 2712
5026 5025 5023
5028 1052 98
5030 3276 1053
5032 5031 5029
5034 1052 100
5036 3288 1053
5038 5037 5035
5040 1052 102
5042 3300 1053
5044 5043 5041
5046 1052 104
5048 3312 1053
5050 5049 5047
5052 1052 106
5054 3324 1053
5056 5055 5053
5058 1052 108
5060 3336 1053
5062 5061 5059
5064 1052 110
5066 3348 1053
5068 5067 5065
5070 1052 112
5072 3360 1053
5074 5073 5071
5076 1534 6
5078 5076 9
5080 5078 11
5082 5080 13
5084 5082 15
5086 5084 17
5088 5086 936
5090 5088 18
5092 5089 3522
5094 5093 5091
5096 5088 20
5098 5089 3540
5100 5099 5097
5102 5088 22
5104 5089 3558
5106 5105 5103
5108 5088 24
5110 5089 3576
5112 5111 5109
5114 5088 26
5116 5089 3594
5118 5117 5115
5120 5088 28
5122 5089 3612
5124 5123 5121
5126 5088 30
5128 5089 3630
5130 5129 5127
5132 5088 32
5134 5089 3648
5136 5135 5133
5138 5088 3522
5140 5089 3676
5142 5141 5139
5144 5088 3540
5146 5089 3688
5148 5147 5145
5150 5088 3558
5152 5089 3700
5154 5153 5151
5156 5088 3576
5158 5089 3712
5160 5159 5157
5162 5088 3594
5164 5089 3724
5166 5165 5163
5168 5088 3612
5170 5089 3736
5172 5171 5169
5174 5088 3630
5176 5089 3748
5178 5177 5175
5180 5088 3648
5182 5089 3760
5184 5183 5181
5186 2288 18
5188 2292 2289
5190 5189 5187
5192 2288 20
5194 2310 2289
5196 5195 5193
5198 2288 22
5200 2328 2289
5202 5201 5199
5204 2288 24
5206 2346 2289
5208 5207 5205
5210 2288 26
5212 2364 2289
5214 5213 5211
5216 2288 28
5218 2382 2289
5220 5219 5217
5222 2288 30
5224 2400 2289
5226 5225 5223
5228 2288 32
5230 2418 2289
5232 5231 5229
5234 2504 18
5236 2508 2505
5238 5237 5235
5240 2504 20
5242 2526 2505
5244 5243 5241
5246 2504 22
5248 2544 2505
5250 5249 5247
5252 2504 24
5254 2562 2505
5256 5255 5253
5258 2504 26
5260 2580 2505
5262 5261 5259
5264 2504 28
5266 2598 2505
5268 5267 5265
5270 2504 30
5272 2616 2505
5274 5273 5271
5276 2504 32
5278 2634 2505
5280 5279 5277
i0 controllable_addr_abs<0>
i1 controllable_addr_abs<1>
i2 controllable_addr_abs<2>
i3 controllable_addr_abs<3>
i4 controllable_addr_abs<4>
i5 controllable_addr_abs<5>
i6 controllable_addr_abs<6>
i7 controllable_addr_abs<7>
i8 controllable_write8_val_abs<0>
i9 controllable_write8_val_abs<1>
i10 controllable_write8_val_abs<2>
i11 controllable_write8_val_abs<3>
i12 controllable_write8_val_abs<4>
i13 controllable_write8_val_abs<5>
i14 controllable_write8_val_abs<6>
i15 controllable_write8_val_abs<7>
i16 i_reqBuf_abs<0>
i17 i_reqBuf_abs<1>
i18 i_reqBuf_abs<2>
i19 i_reqBuf_abs<3>
i20 i_reqBuf_abs<4>
i21 i_reqBuf_abs<5>
i22 i_reqBuf_abs<6>
i23 i_reqBuf_abs<7>
i24 i_reqBuf_abs<8>
i25 i_reqBuf_abs<9>
i26 i_reqBuf_abs<10>
i27 i_reqBuf_abs<11>
i28 i_reqBuf_abs<12>
i29 i_reqBuf_abs<13>
i30 i_reqBuf_abs<14>
i31 i_reqBuf_abs<15>
i32 i_reqBuf_abs<16>
i33 i_reqBuf_abs<17>
i34 i_reqBuf_abs<18>
i35 i_reqBuf_abs<19>
i36 i_reqBuf_abs<20>
i37 i_reqBuf_abs<21>
i38 i_reqBuf_abs<22>
i39 i_reqBuf_abs<23>
i40 i_reqBuf_abs<24>
i41 i_reqBuf_abs<25>
i42 i_reqBuf_abs<26>
i43 i_reqBuf_abs<27>
i44 i_reqBuf_abs<28>
i45 i_reqBuf_abs<29>
i46 i_reqBuf_abs<30>
i47 i_reqBuf_abs<31>
i48 i_reqLBA1_abs<0>
i49 i_reqLBA1_abs<1>
i50 i_reqLBA1_abs<2>
i51 i_reqLBA1_abs<3>
i52 i_reqLBA1_abs<4>
i53 i_reqLBA1_abs<5>
i54 i_reqLBA1_abs<6>
i55 i_reqLBA1_abs<7>
i56 controllable_fillPrdAddr_abs<0>
i57 controllable_fillPrdAddr_abs<1>
i58 controllable_fillPrdAddr_abs<2>
i59 controllable_fillPrdAddr_abs<3>
i60 controllable_fillPrdAddr_abs<4>
i61 controllable_fillPrdAddr_abs<5>
i62 controllable_fillPrdAddr_abs<6>
i63 controllable_fillPrdAddr_abs<7>
i64 controllable_fillPrdAddr_abs<8>
i65 controllable_fillPrdAddr_abs<9>
i66 controllable_fillPrdAddr_abs<10>
i67 controllable_fillPrdAddr_abs<11>
i68 controllable_fillPrdAddr_abs<12>
i69 controllable_fillPrdAddr_abs<13>
i70 controllable_fillPrdAddr_abs<14>
i71 controllable_fillPrdAddr_abs<15>
i72 controllable_fillPrdAddr_abs<16>
i73 controllable_fillPrdAddr_abs<17>
i74 controllable_fillPrdAddr_abs<18>
i75 controllable_fillPrdAddr_abs<19>
i76 controllable_fillPrdAddr_abs<20>
i77 controllable_fillPrdAddr_abs<21>
i78 controllable_fillPrdAddr_abs<22>
i79 controllable_fillPrdAddr_abs<23>
i80 controllable_fillPrdAddr_abs<24>
i81 controllable_fillPrdAddr_abs<25>
i82 controllable_fillPrdAddr_abs<26>
i83 controllable_fillPrdAddr_abs<27>
i84 controllable_fillPrdAddr_abs<28>
i85 controllable_fillPrdAddr_abs<29>
i86 controllable_fillPrdAddr_abs<30>
i87 controllable_fillPrdAddr_abs<31>
i88 i_reqLBA3_abs<0>
i89 i_reqLBA3_abs<1>
i90 i_reqLBA3_abs<2>
i91 i_reqLBA3_abs<3>
i92 i_reqLBA3_abs<4>
i93 i_reqLBA3_abs<5>
i94 i_reqLBA3_abs<6>
i95 i_reqLBA3_abs<7>
i96 i_reqLBA0_abs<0>
i97 i_reqLBA0_abs<1>
i98 i_reqLBA0_abs<2>
i99 i_reqLBA0_abs<3>
i100 i_reqLBA0_abs<4>
i101 i_reqLBA0_abs<5>
i102 i_reqLBA0_abs<6>
i103 i_reqLBA0_abs<7>
i104 i_reqLBA4_abs<0>
i105 i_reqLBA4_abs<1>
i106 i_reqLBA4_abs<2>
i107 i_reqLBA4_abs<3>
i108 i_reqLBA4_abs<4>
i109 i_reqLBA4_abs<5>
i110 i_reqLBA4_abs<6>
i111 i_reqLBA4_abs<7>
i112 controllable_dmaStartClass_conc
i113 i_reqLBA5_abs<0>
i114 i_reqLBA5_abs<1>
i115 i_reqLBA5_abs<2>
i116 i_reqLBA5_abs<3>
i117 i_reqLBA5_abs<4>
i118 i_reqLBA5_abs<5>
i119 i_reqLBA5_abs<6>
i120 i_reqLBA5_abs<7>
i121 controllable_bank_abs<0>
i122 controllable_bank_abs<1>
i123 controllable_bank_abs<2>
i124 controllable_bank_abs<3>
i125 controllable_bank_abs<4>
i126 controllable_bank_abs<5>
i127 controllable_bank_abs<6>
i128 controllable_bank_abs<7>
i129 controllable_featXFRClass_conc
i130 i_transSuccess_conc
i131 i_reqSect1_abs<0>
i132 i_reqSect1_abs<1>
i133 i_reqSect1_abs<2>
i134 i_reqSect1_abs<3>
i135 i_reqSect1_abs<4>
i136 i_reqSect1_abs<5>
i137 i_reqSect1_abs<6>
i138 i_reqSect1_abs<7>
i139 i_osReqType_conc
i140 i_reqSect0_abs<0>
i141 i_reqSect0_abs<1>
i142 i_reqSect0_abs<2>
i143 i_reqSect0_abs<3>
i144 i_reqSect0_abs<4>
i145 i_reqSect0_abs<5>
i146 i_reqSect0_abs<6>
i147 i_reqSect0_abs<7>
i148 controllable_fillPrdNSect_abs<0>
i149 controllable_fillPrdNSect_abs<1>
i150 controllable_fillPrdNSect_abs<2>
i151 controllable_fillPrdNSect_abs<3>
i152 controllable_fillPrdNSect_abs<4>
i153 controllable_fillPrdNSect_abs<5>
i154 controllable_fillPrdNSect_abs<6>
i155 controllable_fillPrdNSect_abs<7>
i156 controllable_fillPrdNSect_abs<8>
i157 controllable_fillPrdNSect_abs<9>
i158 controllable_fillPrdNSect_abs<10>
i159 controllable_fillPrdNSect_abs<11>
i160 controllable_fillPrdNSect_abs<12>
i161 controllable_fillPrdNSect_abs<13>
i162 controllable_fillPrdNSect_abs<14>
i163 controllable_fillPrdNSect_abs<15>
i164 controllable_busMasterClass_conc
i165 controllable_featWCClass_conc
i166 controllable_tag_conc<0>
i167 controllable_tag_conc<1>
i168 controllable_tag_conc<2>
i169 controllable_tag_conc<3>
i170 controllable_featNWCClass_conc
i171 i_reqLBA2_abs<0>
i172 i_reqLBA2_abs<1>
i173 i_reqLBA2_abs<2>
i174 i_reqLBA2_abs<3>
i175 i_reqLBA2_abs<4>
i176 i_reqLBA2_abs<5>
i177 i_reqLBA2_abs<6>
i178 i_reqLBA2_abs<7>
l0 n361
l1 state_regSectors0_abs<0>_out
l2 state_regSectors0_abs<1>_out
l3 state_regSectors0_abs<2>_out
l4 state_regSectors0_abs<3>_out
l5 state_regSectors0_abs<4>_out
l6 state_regSectors0_abs<5>_out
l7 state_regSectors0_abs<6>_out
l8 state_regSectors0_abs<7>_out
l9 state_os_lba3_abs<0>_out
l10 state_os_lba3_abs<1>_out
l11 state_os_lba3_abs<2>_out
l12 state_os_lba3_abs<3>_out
l13 state_os_lba3_abs<4>_out
l14 state_os_lba3_abs<5>_out
l15 state_os_lba3_abs<6>_out
l16 state_os_lba3_abs<7>_out
l17 state_os_buf_abs<0>_out
l18 state_os_buf_abs<1>_out
l19 state_os_buf_abs<2>_out
l20 state_os_buf_abs<3>_out
l21 state_os_buf_abs<4>_out
l22 state_os_buf_abs<5>_out
l23 state_os_buf_abs<6>_out
l24 state_os_buf_abs<7>_out
l25 state_os_buf_abs<8>_out
l26 state_os_buf_abs<9>_out
l27 state_os_buf_abs<10>_out
l28 state_os_buf_abs<11>_out
l29 state_os_buf_abs<12>_out
l30 state_os_buf_abs<13>_out
l31 state_os_buf_abs<14>_out
l32 state_os_buf_abs<15>_out
l33 state_os_buf_abs<16>_out
l34 state_os_buf_abs<17>_out
l35 state_os_buf_abs<18>_out
l36 state_os_buf_abs<19>_out
l37 state_os_buf_abs<20>_out
l38 state_os_buf_abs<21>_out
l39 state_os_buf_abs<22>_out
l40 state_os_buf_abs<23>_out
l41 state_os_buf_abs<24>_out
l42 state_os_buf_abs<25>_out
l43 state_os_buf_abs<26>_out
l44 state_os_buf_abs<27>_out
l45 state_os_buf_abs<28>_out
l46 state_os_buf_abs<29>_out
l47 state_os_buf_abs<30>_out
l48 state_os_buf_abs<31>_out
l49 state_regFeature0_abs<0>_out
l50 state_regFeature0_abs<1>_out
l51 state_regFeature0_abs<2>_out
l52 state_regFeature0_abs<3>_out
l53 state_regFeature0_abs<4>_out
l54 state_regFeature0_abs<5>_out
l55 state_regFeature0_abs<6>_out
l56 state_regFeature0_abs<7>_out
l57 state_os_sect0_abs<0>_out
l58 state_os_sect0_abs<1>_out
l59 state_os_sect0_abs<2>_out
l60 state_os_sect0_abs<3>_out
l61 state_os_sect0_abs<4>_out
l62 state_os_sect0_abs<5>_out
l63 state_os_sect0_abs<6>_out
l64 state_os_sect0_abs<7>_out
l65 state_os_lba0_abs<0>_out
l66 state_os_lba0_abs<1>_out
l67 state_os_lba0_abs<2>_out
l68 state_os_lba0_abs<3>_out
l69 state_os_lba0_abs<4>_out
l70 state_os_lba0_abs<5>_out
l71 state_os_lba0_abs<6>_out
l72 state_os_lba0_abs<7>_out
l73 state_setFeatState_conc<0>_out
l74 state_setFeatState_conc<1>_out
l75 state_setFeatState_conc<2>_out
l76 state_bufSectors_abs<0>_out
l77 state_bufSectors_abs<1>_out
l78 state_bufSectors_abs<2>_out
l79 state_bufSectors_abs<3>_out
l80 state_bufSectors_abs<4>_out
l81 state_bufSectors_abs<5>_out
l82 state_bufSectors_abs<6>_out
l83 state_bufSectors_abs<7>_out
l84 state_bufSectors_abs<8>_out
l85 state_bufSectors_abs<9>_out
l86 state_bufSectors_abs<10>_out
l87 state_bufSectors_abs<11>_out
l88 state_bufSectors_abs<12>_out
l89 state_bufSectors_abs<13>_out
l90 state_bufSectors_abs<14>_out
l91 state_bufSectors_abs<15>_out
l92 state_os_lba5_abs<0>_out
l93 state_os_lba5_abs<1>_out
l94 state_os_lba5_abs<2>_out
l95 state_os_lba5_abs<3>_out
l96 state_os_lba5_abs<4>_out
l97 state_os_lba5_abs<5>_out
l98 state_os_lba5_abs<6>_out
l99 state_os_lba5_abs<7>_out
l100 state_regLBALow1_abs<0>_out
l101 state_regLBALow1_abs<1>_out
l102 state_regLBALow1_abs<2>_out
l103 state_regLBALow1_abs<3>_out
l104 state_regLBALow1_abs<4>_out
l105 state_regLBALow1_abs<5>_out
l106 state_regLBALow1_abs<6>_out
l107 state_regLBALow1_abs<7>_out
l108 state_regDev_LBA_abs_out
l109 state_regBMCommand_Start_abs_out
l110 state_regLBAMid1_abs<0>_out
l111 state_regLBAMid1_abs<1>_out
l112 state_regLBAMid1_abs<2>_out
l113 state_regLBAMid1_abs<3>_out
l114 state_regLBAMid1_abs<4>_out
l115 state_regLBAMid1_abs<5>_out
l116 state_regLBAMid1_abs<6>_out
l117 state_regLBAMid1_abs<7>_out
l118 state_stDMACmd_conc<0>_out
l119 state_stDMACmd_conc<1>_out
l120 state_regSectors1_abs<0>_out
l121 state_regSectors1_abs<1>_out
l122 state_regSectors1_abs<2>_out
l123 state_regSectors1_abs<3>_out
l124 state_regSectors1_abs<4>_out
l125 state_regSectors1_abs<5>_out
l126 state_regSectors1_abs<6>_out
l127 state_regSectors1_abs<7>_out
l128 state_os_lba2_abs<0>_out
l129 state_os_lba2_abs<1>_out
l130 state_os_lba2_abs<2>_out
l131 state_os_lba2_abs<3>_out
l132 state_os_lba2_abs<4>_out
l133 state_os_lba2_abs<5>_out
l134 state_os_lba2_abs<6>_out
l135 state_os_lba2_abs<7>_out
l136 state_osState_conc<0>_out
l137 state_osState_conc<1>_out
l138 state_osState_conc<2>_out
l139 state_osState_conc<3>_out
l140 state_bufAddr_abs<0>_out
l141 state_bufAddr_abs<1>_out
l142 state_bufAddr_abs<2>_out
l143 state_bufAddr_abs<3>_out
l144 state_bufAddr_abs<4>_out
l145 state_bufAddr_abs<5>_out
l146 state_bufAddr_abs<6>_out
l147 state_bufAddr_abs<7>_out
l148 state_bufAddr_abs<8>_out
l149 state_bufAddr_abs<9>_out
l150 state_bufAddr_abs<10>_out
l151 state_bufAddr_abs<11>_out
l152 state_bufAddr_abs<12>_out
l153 state_bufAddr_abs<13>_out
l154 state_bufAddr_abs<14>_out
l155 state_bufAddr_abs<15>_out
l156 state_bufAddr_abs<16>_out
l157 state_bufAddr_abs<17>_out
l158 state_bufAddr_abs<18>_out
l159 state_bufAddr_abs<19>_out
l160 state_bufAddr_abs<20>_out
l161 state_bufAddr_abs<21>_out
l162 state_bufAddr_abs<22>_out
l163 state_bufAddr_abs<23>_out
l164 state_bufAddr_abs<24>_out
l165 state_bufAddr_abs<25>_out
l166 state_bufAddr_abs<26>_out
l167 state_bufAddr_abs<27>_out
l168 state_bufAddr_abs<28>_out
l169 state_bufAddr_abs<29>_out
l170 state_bufAddr_abs<30>_out
l171 state_bufAddr_abs<31>_out
l172 state_os_sect1_abs<0>_out
l173 state_os_sect1_abs<1>_out
l174 state_os_sect1_abs<2>_out
l175 state_os_sect1_abs<3>_out
l176 state_os_sect1_abs<4>_out
l177 state_os_sect1_abs<5>_out
l178 state_os_sect1_abs<6>_out
l179 state_os_sect1_abs<7>_out
l180 state_os_lba4_abs<0>_out
l181 state_os_lba4_abs<1>_out
l182 state_os_lba4_abs<2>_out
l183 state_os_lba4_abs<3>_out
l184 state_os_lba4_abs<4>_out
l185 state_os_lba4_abs<5>_out
l186 state_os_lba4_abs<6>_out
l187 state_os_lba4_abs<7>_out
l188 state_regBMCommand_RW_abs_out
l189 fair_cnt<0>_out
l190 fair_cnt<1>_out
l191 fair_cnt<2>_out
l192 state_regCommand_abs<0>_out
l193 state_regCommand_abs<1>_out
l194 state_regCommand_abs<2>_out
l195 state_regCommand_abs<3>_out
l196 state_regCommand_abs<4>_out
l197 state_regCommand_abs<5>_out
l198 state_regCommand_abs<6>_out
l199 state_regCommand_abs<7>_out
l200 state_os_lba1_abs<0>_out
l201 state_os_lba1_abs<1>_out
l202 state_os_lba1_abs<2>_out
l203 state_os_lba1_abs<3>_out
l204 state_os_lba1_abs<4>_out
l205 state_os_lba1_abs<5>_out
l206 state_os_lba1_abs<6>_out
l207 state_os_lba1_abs<7>_out
l208 state_regLBAHigh0_abs<0>_out
l209 state_regLBAHigh0_abs<1>_out
l210 state_regLBAHigh0_abs<2>_out
l211 state_regLBAHigh0_abs<3>_out
l212 state_regLBAHigh0_abs<4>_out
l213 state_regLBAHigh0_abs<5>_out
l214 state_regLBAHigh0_abs<6>_out
l215 state_regLBAHigh0_abs<7>_out
l216 state_regLBAHigh1_abs<0>_out
l217 state_regLBAHigh1_abs<1>_out
l218 state_regLBAHigh1_abs<2>_out
l219 state_regLBAHigh1_abs<3>_out
l220 state_regLBAHigh1_abs<4>_out
l221 state_regLBAHigh1_abs<5>_out
l222 state_regLBAHigh1_abs<6>_out
l223 state_regLBAHigh1_abs<7>_out
l224 state_regLBALow0_abs<0>_out
l225 state_regLBALow0_abs<1>_out
l226 state_regLBALow0_abs<2>_out
l227 state_regLBALow0_abs<3>_out
l228 state_regLBALow0_abs<4>_out
l229 state_regLBALow0_abs<5>_out
l230 state_regLBALow0_abs<6>_out
l231 state_regLBALow0_abs<7>_out
l232 state_regLBAMid0_abs<0>_out
l233 state_regLBAMid0_abs<1>_out
l234 state_regLBAMid0_abs<2>_out
l235 state_regLBAMid0_abs<3>_out
l236 state_regLBAMid0_abs<4>_out
l237 state_regLBAMid0_abs<5>_out
l238 state_regLBAMid0_abs<6>_out
l239 state_regLBAMid0_abs<7>_out
o0 o_err
c
ide_hard_drive_controller_2
This file was written by ABC on Tue Mar 11 20:24:19 2014
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv driver_b7.v   ---gives--> driver_b7.mv
> abc -c "read_blif_mv driver_b7.mv; write_aiger -s driver_b7n.aig"   ---gives--> driver_b7n.aig
> aigtoaig driver_b7n.aig driver_b7n.aag   ---gives--> driver_b7n.aag (this file)
Content of driver_b7.v:
// IDE hard drive controller specification and operating system interface
// specification for device driver synthesis.
// This file describes a GR(1) game played by a device driver for an IDE hard
// disk against its environment consisting of the hard disk and operating
// system.

`define CMD_READ_DMA_EXT  200
`define CMD_WRITE_DMA_EXT 37
`define CMD_SET_FEATURE   239
`define FEAT_WC           2
`define FEAT_NWC          130
`define FEAT_XFR_MODE     3
`define XM_ULTRA_DMA      8

`define RCMD              8
`define REG_FEATURE0      1
`define REG_SECTORS       2
`define REG_LBA_LOW       3
`define REG_LBA_MID       4
`define REG_LBA_HIGH      5
`define REG_DEV           6
`define REG_ERRCMD        7

`define RCTL              1
`define REG_CTLSTAT       2
`define REG_BM_STATUS     2
`define REG_BM_PRD        4
`define RDMA              2
`define REG_BM_COMMAND    0

//typedef enum {read=0, write=1} i_osReqType_enum;
`define read              0
`define write             1

//typedef enum {write8, write32, fillPrd, reset, os_req, ack_read_succ, ack_read_fail, ack_write_succ, ack_write_fail, class_event} controllable_tag_enum;
`define write8            0
`define write32           1
`define fillPrd           2
`define reset             3
`define os_req            4
`define ack_read_succ     5
`define ack_read_fail     6
`define ack_write_succ    7
`define ack_write_fail    8
`define class_event       9

//typedef enum {idle=0, command=1, reset_signal=2, reset_ready=3} state_stInternal_enum;
`define idle              0
`define command           1
`define reset_signal      2
`define reset_ready       3

//typedef enum {wait_bm_ready=0, dma_read=1, bm_read_prd=2, bm_ready=3} state_stDMACmd_enum;
`define wait_bm_ready     0
`define dma_read          1
`define bm_read_prd       2
`define bm_ready          3

//typedef enum {command_start=0, dma_cmd=1, set_features_cmd=2} state_stCommand_enum;
`define command_start     0
`define dma_cmd           1
`define set_features_cmd  2


//typedef enum {setFeatIdle=0, setFeatWC=1, setFeatNWC=2, setFeatXFR0=3, setFeatXFR1=4} state_setFeatState_enum;
`define setFeatIdle       0
`define setFeatWC         1
`define setFeatNWC        2
`define setFeatXFR0       3
`define setFeatXFR1       4

//typedef enum {os_init=0, os_reset=1, os_write_cache=2, os_idle=3, os_read_pending=4, os_write_pending=5, os_read_ack_succ=6, os_read_ack_fail=7, os_write_ack_succ=8, os_write_ack_fail=9, os_error=10} state_osState_enum;
`define os_init           0
`define os_reset          1
`define os_write_cache    2
`define os_idle           3
`define os_read_pending   4
`define os_write_pending  5
`define os_read_ack_succ  6
`define os_read_ack_fail  7
`define os_write_ack_succ 8
`define os_write_ack_fail 9
`define os_error          10

module ide_hard_drive_controller_2(
        o_err,
        i_clk,
        i_osReqType_conc,
        i_reqLBA0_abs,
        i_reqLBA1_abs,
        i_reqLBA2_abs,
        i_reqLBA3_abs,
        i_reqLBA4_abs,
        i_reqLBA5_abs,
        i_reqSect0_abs,
        i_reqSect1_abs,
        i_reqBuf_abs,
        i_transSuccess_conc,
        controllable_tag_conc,
        controllable_bank_abs,
        controllable_addr_abs,
        controllable_write8_val_abs,
        controllable_fillPrdAddr_abs,
        controllable_fillPrdNSect_abs,
        controllable_featWCClass_conc,
        controllable_featNWCClass_conc,
        controllable_featXFRClass_conc,
        controllable_busMasterClass_conc,
        controllable_dmaStartClass_conc );

input i_clk;
input i_osReqType_conc ;
input [7:0] i_reqLBA0_abs ;
input [7:0] i_reqLBA1_abs ;
input [7:0] i_reqLBA2_abs ;
input [7:0] i_reqLBA3_abs ;
input [7:0] i_reqLBA4_abs ;
input [7:0] i_reqLBA5_abs ;
input [7:0] i_reqSect0_abs ;
input [7:0] i_reqSect1_abs ;
input [31:0] i_reqBuf_abs ;
input i_transSuccess_conc ;
input [3:0] controllable_tag_conc ;
input [7:0] controllable_bank_abs ;
input [7:0] controllable_addr_abs ;
input [7:0] controllable_write8_val_abs ;
input [31:0] controllable_fillPrdAddr_abs ;
input [15:0] controllable_fillPrdNSect_abs ;
input controllable_featWCClass_conc ;
input controllable_featNWCClass_conc ;
input controllable_featXFRClass_conc ;
input controllable_busMasterClass_conc ;
input controllable_dmaStartClass_conc ;
output o_err;

reg [1:0] state_stDMACmd_conc ;
reg [2:0] state_setFeatState_conc ;
reg [7:0] state_regFeature0_abs ;
reg [7:0] state_regSectors0_abs ;
reg [7:0] state_regSectors1_abs ;
reg [7:0] state_regLBALow0_abs ;
reg [7:0] state_regLBALow1_abs ;
reg [7:0] state_regLBAMid0_abs ;
reg [7:0] state_regLBAMid1_abs ;
reg [7:0] state_regLBAHigh0_abs ;
reg [7:0] state_regLBAHigh1_abs ;
reg state_regDev_LBA_abs ;
reg [7:0] state_regCommand_abs ;
reg state_regBMCommand_Start_abs ;
reg state_regBMCommand_RW_abs ;
reg [31:0] state_bufAddr_abs ;
reg [15:0] state_bufSectors_abs ;

reg [3:0] state_osState_conc ;
reg [7:0] state_os_lba0_abs ;
reg [7:0] state_os_lba1_abs ;
reg [7:0] state_os_lba2_abs ;
reg [7:0] state_os_lba3_abs ;
reg [7:0] state_os_lba4_abs ;
reg [7:0] state_os_lba5_abs ;
reg [7:0] state_os_sect0_abs ;
reg [7:0] state_os_sect1_abs ;
reg [31:0] state_os_buf_abs ;

reg [2:0] fair_cnt;

wire transferMode3;
wire nwc;
wire bm_event;
wire transferCorrect;
wire transferCorrect_0;
wire transferCorrect_1;
wire buechi_satisfied;
wire [1:0] next_state_stDMACmd_conc ;
wire [2:0] next_state_setFeatState_conc ;
wire [7:0] next_state_regFeature0_abs ;
wire [7:0] next_state_regSectors0_abs ;
wire [7:0] next_state_regSectors1_abs ;
wire [7:0] next_state_regLBALow0_abs ;
wire [7:0] next_state_regLBALow1_abs ;
wire [7:0] next_state_regLBAMid0_abs ;
wire [7:0] next_state_regLBAMid1_abs ;
wire [7:0] next_state_regLBAHigh0_abs ;
wire [7:0] next_state_regLBAHigh1_abs ;
wire next_state_regDev_LBA_abs ;
wire [7:0] next_state_regCommand_abs ;
wire next_state_regBMCommand_Start_abs ;
wire next_state_regBMCommand_RW_abs ;
wire [31:0] next_state_bufAddr_abs ;
wire [15:0] next_state_bufSectors_abs ;

wire [3:0] next_state_osState_conc ;
wire [7:0] next_state_os_lba0_abs ;
wire [7:0] next_state_os_lba1_abs ;
wire [7:0] next_state_os_lba2_abs ;
wire [7:0] next_state_os_lba3_abs ;
wire [7:0] next_state_os_lba4_abs ;
wire [7:0] next_state_os_lba5_abs ;
wire [7:0] next_state_os_sect0_abs ;
wire [7:0] next_state_os_sect1_abs ;
wire [31:0] next_state_os_buf_abs ;

// some abbreviations:
assign transferMode3 = (state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1);
assign nwc =           (state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1);
assign bm_event = (state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1);
assign transferCorrect = (state_os_lba0_abs==state_regLBALow0_abs    &&
                          state_os_lba1_abs==state_regLBALow1_abs    &&
                          state_os_lba2_abs==state_regLBAMid0_abs    &&
                          state_os_lba3_abs==state_regLBAMid1_abs    &&
                          state_os_lba4_abs==state_regLBAHigh0_abs   &&
                          state_os_lba5_abs==state_regLBAHigh1_abs   &&
                          state_os_sect0_abs==state_regSectors0_abs  &&
                          state_os_sect1_abs==state_regSectors1_abs  &&
                          state_os_buf_abs==state_bufAddr_abs);
assign transferCorrect_0 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==0);
assign transferCorrect_1 = (transferCorrect      &&
                            state_regBMCommand_RW_abs==1);


// state updates:
  //Device state updates:
assign next_state_regFeature0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_FEATURE0) ? controllable_write8_val_abs  : state_regFeature0_abs;
assign next_state_regSectors0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? controllable_write8_val_abs  : state_regSectors0_abs;
assign next_state_regSectors1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_SECTORS)  ? state_regSectors0_abs : state_regSectors1_abs;
assign next_state_regLBALow0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? controllable_write8_val_abs  : state_regLBALow0_abs;
assign next_state_regLBALow1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_LOW)  ? state_regLBALow0_abs  : state_regLBALow1_abs;
assign next_state_regLBAMid0_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? controllable_write8_val_abs  : state_regLBAMid0_abs;
assign next_state_regLBAMid1_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_MID)  ? state_regLBAMid0_abs  : state_regLBAMid1_abs;
assign next_state_regLBAHigh0_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? controllable_write8_val_abs  : state_regLBAHigh0_abs;
assign next_state_regLBAHigh1_abs  = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_LBA_HIGH) ? state_regLBAHigh0_abs : state_regLBAHigh1_abs;
assign next_state_regDev_LBA_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_DEV)      ? controllable_write8_val_abs[6:6] : state_regDev_LBA_abs;
assign next_state_regCommand_abs   = (controllable_tag_conc==`write8 && controllable_bank_abs==`RCMD && controllable_addr_abs==`REG_ERRCMD)   ? controllable_write8_val_abs  : state_regCommand_abs;
assign next_state_regBMCommand_Start_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[0:0] : state_regBMCommand_Start_abs;
assign next_state_regBMCommand_RW_abs = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ? controllable_write8_val_abs[3:3] : state_regBMCommand_RW_abs;
assign next_state_bufAddr_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdAddr_abs : state_bufAddr_abs;
assign next_state_bufSectors_abs = (controllable_tag_conc==`fillPrd) ? controllable_fillPrdNSect_abs : state_bufSectors_abs;

assign next_state_setFeatState_conc = (controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_WC) ? `setFeatWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_NWC) ? `setFeatNWC :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE && state_regSectors0_abs[7:3]==`XM_ULTRA_DMA) ? `setFeatXFR0 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatIdle && state_regFeature0_abs==`FEAT_XFR_MODE) ? `setFeatXFR1 :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatWC   && controllable_featWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatNWC  && controllable_featNWCClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR0 && controllable_featXFRClass_conc==1) ? `setFeatIdle :
                 ((controllable_tag_conc==`class_event && state_setFeatState_conc==`setFeatXFR1 && controllable_featXFRClass_conc==1) ? `setFeatIdle : state_setFeatState_conc)))))));

assign next_state_stDMACmd_conc = (controllable_tag_conc==`write8 && controllable_bank_abs==`RDMA && controllable_addr_abs==`REG_BM_COMMAND) ?
               (
                 (state_regBMCommand_Start_abs==0 && controllable_write8_val_abs[0:0]==1) ? `bm_read_prd : state_stDMACmd_conc
               ) :
               (
                 (state_stDMACmd_conc==`bm_read_prd) ?
                 (((state_regBMCommand_RW_abs == 1 && state_regCommand_abs != `CMD_READ_DMA_EXT) || (state_regBMCommand_RW_abs == 0 && state_regCommand_abs != `CMD_WRITE_DMA_EXT) || (state_regSectors0_abs != state_bufSectors_abs[7:0]) || (state_regSectors1_abs != state_bufSectors_abs[15:8]) || state_regDev_LBA_abs != 1) ? state_stDMACmd_conc : ((controllable_dmaStartClass_conc==1) ? `bm_ready : state_stDMACmd_conc)) :
                 ((state_stDMACmd_conc==`bm_ready && controllable_busMasterClass_conc==1) ? `wait_bm_ready : state_stDMACmd_conc)
               );

//OS state updates
assign next_state_os_lba0_abs = (controllable_tag_conc==`os_req) ? i_reqLBA0_abs : state_os_lba0_abs;
assign next_state_os_lba1_abs = (controllable_tag_conc==`os_req) ? i_reqLBA1_abs : state_os_lba1_abs;
assign next_state_os_lba2_abs = (controllable_tag_conc==`os_req) ? i_reqLBA2_abs : state_os_lba2_abs;
assign next_state_os_lba3_abs = (controllable_tag_conc==`os_req) ? i_reqLBA3_abs : state_os_lba3_abs;
assign next_state_os_lba4_abs = (controllable_tag_conc==`os_req) ? i_reqLBA4_abs : state_os_lba4_abs;
assign next_state_os_lba5_abs = (controllable_tag_conc==`os_req) ? i_reqLBA5_abs : state_os_lba5_abs;
assign next_state_os_sect0_abs = (controllable_tag_conc==`os_req) ? i_reqSect0_abs : state_os_sect0_abs;
assign next_state_os_sect1_abs = (controllable_tag_conc==`os_req) ? i_reqSect1_abs : state_os_sect1_abs;
assign next_state_os_buf_abs = (controllable_tag_conc==`os_req) ? i_reqBuf_abs : state_os_buf_abs;

assign next_state_osState_conc = (state_osState_conc==`os_init && controllable_tag_conc==`reset) ? `os_reset :
      ((state_osState_conc==`os_reset && nwc && controllable_tag_conc==`class_event) ? `os_write_cache :
      ((state_osState_conc==`os_write_cache && transferMode3 && controllable_tag_conc==`class_event) ? `os_idle :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`read) ? `os_read_pending :
      ((state_osState_conc==`os_idle && controllable_tag_conc==`os_req && i_osReqType_conc==`write) ? `os_write_pending :
      ((state_osState_conc==`os_read_pending && bm_event && !transferCorrect_0 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_read_ack_succ :
      ((state_osState_conc==`os_read_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_read_ack_fail :
      ((state_osState_conc==`os_write_pending && bm_event && !transferCorrect_1 && controllable_tag_conc==`class_event) ? `os_error :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==1 && controllable_tag_conc==`class_event) ? `os_write_ack_succ :
      ((state_osState_conc==`os_write_pending && bm_event && i_transSuccess_conc==0 && controllable_tag_conc==`class_event) ? `os_write_ack_fail :
      ((state_osState_conc==`os_read_ack_succ && controllable_tag_conc==`ack_read_succ) ? `os_idle :
      ((state_osState_conc==`os_read_ack_fail && controllable_tag_conc==`ack_read_fail) ? `os_idle :
      ((state_osState_conc==`os_write_ack_succ && controllable_tag_conc==`ack_write_succ) ? `os_idle :
      ((state_osState_conc==`os_write_ack_fail && controllable_tag_conc==`ack_write_fail) ? `os_idle : state_osState_conc))))))))))))));


// buechi-to-safety construction:                            
assign buechi_satisfied = (state_osState_conc == `os_idle);                          
                            
assign o_err = (fair_cnt >= 7) || controllable_tag_conc >= 10;

initial
 begin
  state_stDMACmd_conc = `wait_bm_ready;
  state_setFeatState_conc = `setFeatIdle;
  state_regFeature0_abs = 0;
  state_regSectors0_abs = 0;
  state_regSectors1_abs = 0;
  state_regLBALow0_abs = 0;
  state_regLBALow1_abs = 0;
  state_regLBAMid0_abs = 0;
  state_regLBAMid1_abs = 0;
  state_regLBAHigh0_abs = 0;
  state_regLBAHigh1_abs = 0;
  state_regDev_LBA_abs = 0;
  state_regCommand_abs = 0;
  state_regBMCommand_Start_abs = 0;
  state_regBMCommand_RW_abs = 0;
  state_bufAddr_abs = 0;
  state_bufSectors_abs = 0;
  state_osState_conc = `os_init;
  state_os_lba0_abs = 0;
  state_os_lba1_abs = 0;
  state_os_lba2_abs = 0;
  state_os_lba3_abs = 0;
  state_os_lba4_abs = 0;
  state_os_lba5_abs = 0;
  state_os_sect0_abs = 0;
  state_os_sect1_abs = 0;
  state_os_buf_abs = 0;
  fair_cnt = 0;
 end

always @(posedge i_clk)
 begin

  if(buechi_satisfied)
   begin
    fair_cnt = 0;
   end
  else
   begin
    fair_cnt = fair_cnt + 1;
   end
 
  //Device state updates:
  state_regFeature0_abs          = next_state_regFeature0_abs ;
  state_regSectors0_abs          = next_state_regSectors0_abs ;
  state_regSectors1_abs          = next_state_regSectors1_abs ;
  state_regLBALow0_abs           = next_state_regLBALow0_abs ;
  state_regLBALow1_abs           = next_state_regLBALow1_abs ;
  state_regLBAMid0_abs           = next_state_regLBAMid0_abs ;
  state_regLBAMid1_abs           = next_state_regLBAMid1_abs ;
  state_regLBAHigh0_abs          = next_state_regLBAHigh0_abs ;
  state_regLBAHigh1_abs          = next_state_regLBAHigh1_abs ;
  state_regDev_LBA_abs           = next_state_regDev_LBA_abs ;
  state_regCommand_abs           = next_state_regCommand_abs ;
  state_regBMCommand_Start_abs   = next_state_regBMCommand_Start_abs ;
  state_regBMCommand_RW_abs      = next_state_regBMCommand_RW_abs ;
  state_bufAddr_abs              = next_state_bufAddr_abs ;
  state_bufSectors_abs           = next_state_bufSectors_abs ;
  state_setFeatState_conc        = next_state_setFeatState_conc ;
  state_stDMACmd_conc            = next_state_stDMACmd_conc ;
  state_os_lba0_abs              = next_state_os_lba0_abs ;
  state_os_lba1_abs              = next_state_os_lba1_abs ;
  state_os_lba2_abs              = next_state_os_lba2_abs ;
  state_os_lba3_abs              = next_state_os_lba3_abs ;
  state_os_lba4_abs              = next_state_os_lba4_abs ;
  state_os_lba5_abs              = next_state_os_lba5_abs ;
  state_os_sect0_abs             = next_state_os_sect0_abs ;
  state_os_sect1_abs             = next_state_os_sect1_abs ;
  state_os_buf_abs               = next_state_os_buf_abs ;
  state_osState_conc             = next_state_osState_conc ;
 end
 
 
endmodule
-------------------------------
