Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Feb 21 16:55:08 2019
| Host         : DESKTOP-P49MTKL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SPI_wrapper_timing_summary_routed.rpt -pb SPI_wrapper_timing_summary_routed.pb -rpx SPI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : SPI_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: SPI_i/N_Divider_0/U0/count_reg[0]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: SPI_i/N_Divider_0/U0/count_reg[1]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: SPI_i/N_Divider_0/U0/count_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: SPI_i/N_Divider_0/U0/count_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     98.405        0.000                      0                    4        0.309        0.000                      0                    4        3.000        0.000                       0                    10  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
sys_clock                   {0.000 5.000}        10.000          100.000         
  clk_out1_SPI_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clkfbout_SPI_clk_wiz_0_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_SPI_clk_wiz_0_0       98.405        0.000                      0                    4        0.309        0.000                      0                    4       49.500        0.000                       0                     6  
  clkfbout_SPI_clk_wiz_0_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_SPI_clk_wiz_0_0
  To Clock:  clk_out1_SPI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       98.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.405ns  (required time - arrival time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@100.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.580ns (39.286%)  route 0.896ns (60.714%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 98.604 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.855    -0.757    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.301 r  SPI_i/N_Divider_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.896     0.596    SPI_i/N_Divider_0/U0/count_reg__0[0]
    SLICE_X110Y70        LUT4 (Prop_lut4_I0_O)        0.124     0.720 r  SPI_i/N_Divider_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.720    SPI_i/N_Divider_0/U0/p_0_in[2]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.678    98.604    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[2]/C
                         clock pessimism              0.639    99.243    
                         clock uncertainty           -0.149    99.094    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.031    99.125    SPI_i/N_Divider_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         99.125    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                 98.405    

Slack (MET) :             98.421ns  (required time - arrival time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@100.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.608ns (40.416%)  route 0.896ns (59.584%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 98.604 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.855    -0.757    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.456    -0.301 r  SPI_i/N_Divider_0/U0/count_reg[0]/Q
                         net (fo=5, routed)           0.896     0.596    SPI_i/N_Divider_0/U0/count_reg__0[0]
    SLICE_X110Y70        LUT4 (Prop_lut4_I0_O)        0.152     0.748 r  SPI_i/N_Divider_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.748    SPI_i/N_Divider_0/U0/p_0_in[3]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.678    98.604    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/C
                         clock pessimism              0.639    99.243    
                         clock uncertainty           -0.149    99.094    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.075    99.169    SPI_i/N_Divider_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         99.169    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                 98.421    

Slack (MET) :             98.453ns  (required time - arrival time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@100.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.715ns (50.126%)  route 0.711ns (49.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 98.604 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.855    -0.757    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.419    -0.338 f  SPI_i/N_Divider_0/U0/count_reg[3]/Q
                         net (fo=5, routed)           0.711     0.374    SPI_i/N_Divider_0/U0/count_reg__0[3]
    SLICE_X110Y70        LUT4 (Prop_lut4_I0_O)        0.296     0.670 r  SPI_i/N_Divider_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.670    SPI_i/N_Divider_0/U0/count[0]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.678    98.604    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/C
                         clock pessimism              0.639    99.243    
                         clock uncertainty           -0.149    99.094    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.029    99.123    SPI_i/N_Divider_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         99.123    
                         arrival time                          -0.670    
  -------------------------------------------------------------------
                         slack                                 98.453    

Slack (MET) :             98.471ns  (required time - arrival time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@100.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.743ns (51.087%)  route 0.711ns (48.913%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 98.604 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.855    -0.757    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.419    -0.338 f  SPI_i/N_Divider_0/U0/count_reg[3]/Q
                         net (fo=5, routed)           0.711     0.374    SPI_i/N_Divider_0/U0/count_reg__0[3]
    SLICE_X110Y70        LUT4 (Prop_lut4_I1_O)        0.324     0.698 r  SPI_i/N_Divider_0/U0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.698    SPI_i/N_Divider_0/U0/p_0_in[1]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  sys_clock (IN)
                         net (fo=0)                   0.000   100.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.582    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    95.144 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    96.835    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.926 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           1.678    98.604    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
                         clock pessimism              0.639    99.243    
                         clock uncertainty           -0.149    99.094    
    SLICE_X110Y70        FDCE (Setup_fdce_C_D)        0.075    99.169    SPI_i/N_Divider_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         99.169    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 98.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.230ns (55.252%)  route 0.186ns (44.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.629    -0.550    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.128    -0.422 r  SPI_i/N_Divider_0/U0/count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.235    SPI_i/N_Divider_0/U0/count_reg__0[1]
    SLICE_X110Y70        LUT4 (Prop_lut4_I3_O)        0.102    -0.133 r  SPI_i/N_Divider_0/U0/count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    SPI_i/N_Divider_0/U0/p_0_in[1]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.899    -0.786    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.107    -0.443    SPI_i/N_Divider_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.231ns (55.227%)  route 0.187ns (44.773%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.629    -0.550    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.128    -0.422 r  SPI_i/N_Divider_0/U0/count_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.234    SPI_i/N_Divider_0/U0/count_reg__0[1]
    SLICE_X110Y70        LUT4 (Prop_lut4_I3_O)        0.103    -0.131 r  SPI_i/N_Divider_0/U0/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.131    SPI_i/N_Divider_0/U0/p_0_in[3]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.899    -0.786    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[3]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.107    -0.443    SPI_i/N_Divider_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.794%)  route 0.187ns (45.206%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.629    -0.550    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.128    -0.422 r  SPI_i/N_Divider_0/U0/count_reg[1]/Q
                         net (fo=5, routed)           0.187    -0.234    SPI_i/N_Divider_0/U0/count_reg__0[1]
    SLICE_X110Y70        LUT4 (Prop_lut4_I3_O)        0.099    -0.135 r  SPI_i/N_Divider_0/U0/count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    SPI_i/N_Divider_0/U0/p_0_in[2]
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.899    -0.786    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[2]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.092    -0.458    SPI_i/N_Divider_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 SPI_i/N_Divider_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            SPI_i/N_Divider_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_SPI_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_SPI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_SPI_clk_wiz_0_0 rise@0.000ns - clk_out1_SPI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.227ns (54.927%)  route 0.186ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.629    -0.550    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y70        FDCE (Prop_fdce_C_Q)         0.128    -0.422 f  SPI_i/N_Divider_0/U0/count_reg[1]/Q
                         net (fo=5, routed)           0.186    -0.235    SPI_i/N_Divider_0/U0/count_reg__0[1]
    SLICE_X110Y70        LUT4 (Prop_lut4_I2_O)        0.099    -0.136 r  SPI_i/N_Divider_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    SPI_i/N_Divider_0/U0/count[0]_i_1_n_0
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_SPI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    SPI_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  SPI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    SPI_i/clk_wiz_0/inst/clk_in1_SPI_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    SPI_i/clk_wiz_0/inst/clk_out1_SPI_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  SPI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4, routed)           0.899    -0.786    SPI_i/N_Divider_0/U0/clk
    SLICE_X110Y70        FDCE                                         r  SPI_i/N_Divider_0/U0/count_reg[0]/C
                         clock pessimism              0.236    -0.550    
    SLICE_X110Y70        FDCE (Hold_fdce_C_D)         0.091    -0.459    SPI_i/N_Divider_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.322    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    SPI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X110Y70    SPI_i/N_Divider_0/U0/count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_SPI_clk_wiz_0_0
  To Clock:  clkfbout_SPI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_SPI_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    SPI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  SPI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



