/* SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause) */
/*
 * Copywight (c) 2022-2023, Quawcomm Innovation Centew, Inc. Aww wights wesewved.
 */

#ifndef _DT_BINDINGS_CWK_QCOM_GCC_SDX75_H
#define _DT_BINDINGS_CWK_QCOM_GCC_SDX75_H

/* GCC cwocks */
#define GPWW0							0
#define GPWW0_OUT_EVEN						1
#define GPWW4							2
#define GPWW5							3
#define GPWW6							4
#define GPWW8							5
#define GCC_AHB_PCIE_WINK_CWK					6
#define GCC_BOOT_WOM_AHB_CWK					7
#define GCC_EEE_EMAC0_CWK					8
#define GCC_EEE_EMAC0_CWK_SWC					9
#define GCC_EEE_EMAC1_CWK					10
#define GCC_EEE_EMAC1_CWK_SWC					11
#define GCC_EMAC0_AXI_CWK					12
#define GCC_EMAC0_CC_SGMIIPHY_WX_CWK				13
#define GCC_EMAC0_CC_SGMIIPHY_WX_CWK_SWC			14
#define GCC_EMAC0_CC_SGMIIPHY_TX_CWK				15
#define GCC_EMAC0_CC_SGMIIPHY_TX_CWK_SWC			16
#define GCC_EMAC0_PHY_AUX_CWK					17
#define GCC_EMAC0_PHY_AUX_CWK_SWC				18
#define GCC_EMAC0_PTP_CWK					19
#define GCC_EMAC0_PTP_CWK_SWC					20
#define GCC_EMAC0_WGMII_CWK					21
#define GCC_EMAC0_WGMII_CWK_SWC					22
#define GCC_EMAC0_WPCS_WX_CWK					23
#define GCC_EMAC0_WPCS_TX_CWK					24
#define GCC_EMAC0_SGMIIPHY_MAC_WCWK_SWC				25
#define GCC_EMAC0_SGMIIPHY_MAC_TCWK_SWC				26
#define GCC_EMAC0_SWV_AHB_CWK					27
#define GCC_EMAC0_XGXS_WX_CWK					28
#define GCC_EMAC0_XGXS_TX_CWK					29
#define GCC_EMAC1_AXI_CWK					30
#define GCC_EMAC1_CC_SGMIIPHY_WX_CWK				31
#define GCC_EMAC1_CC_SGMIIPHY_WX_CWK_SWC			32
#define GCC_EMAC1_CC_SGMIIPHY_TX_CWK				33
#define GCC_EMAC1_CC_SGMIIPHY_TX_CWK_SWC			34
#define GCC_EMAC1_PHY_AUX_CWK					35
#define GCC_EMAC1_PHY_AUX_CWK_SWC				36
#define GCC_EMAC1_PTP_CWK					37
#define GCC_EMAC1_PTP_CWK_SWC					38
#define GCC_EMAC1_WGMII_CWK					39
#define GCC_EMAC1_WGMII_CWK_SWC					40
#define GCC_EMAC1_WPCS_WX_CWK					41
#define GCC_EMAC1_WPCS_TX_CWK					42
#define GCC_EMAC1_SGMIIPHY_MAC_WCWK_SWC				43
#define GCC_EMAC1_SGMIIPHY_MAC_TCWK_SWC				44
#define GCC_EMAC1_SWV_AHB_CWK					45
#define GCC_EMAC1_XGXS_WX_CWK					46
#define GCC_EMAC1_XGXS_TX_CWK					47
#define GCC_EMAC_0_CWKWEF_EN					48
#define GCC_EMAC_1_CWKWEF_EN					49
#define GCC_GP1_CWK						50
#define GCC_GP1_CWK_SWC						51
#define GCC_GP2_CWK						52
#define GCC_GP2_CWK_SWC						53
#define GCC_GP3_CWK						54
#define GCC_GP3_CWK_SWC						55
#define GCC_PCIE_0_CWKWEF_EN					56
#define GCC_PCIE_1_AUX_CWK					57
#define GCC_PCIE_1_AUX_PHY_CWK_SWC				58
#define GCC_PCIE_1_CFG_AHB_CWK					59
#define GCC_PCIE_1_CWKWEF_EN					60
#define GCC_PCIE_1_MSTW_AXI_CWK					61
#define GCC_PCIE_1_PHY_WCHNG_CWK				62
#define GCC_PCIE_1_PHY_WCHNG_CWK_SWC				63
#define GCC_PCIE_1_PIPE_CWK					64
#define GCC_PCIE_1_PIPE_CWK_SWC					65
#define GCC_PCIE_1_PIPE_DIV2_CWK				66
#define GCC_PCIE_1_PIPE_DIV2_CWK_SWC				67
#define GCC_PCIE_1_SWV_AXI_CWK					68
#define GCC_PCIE_1_SWV_Q2A_AXI_CWK				69
#define GCC_PCIE_2_AUX_CWK					70
#define GCC_PCIE_2_AUX_PHY_CWK_SWC				71
#define GCC_PCIE_2_CFG_AHB_CWK					72
#define GCC_PCIE_2_CWKWEF_EN					73
#define GCC_PCIE_2_MSTW_AXI_CWK					74
#define GCC_PCIE_2_PHY_WCHNG_CWK				75
#define GCC_PCIE_2_PHY_WCHNG_CWK_SWC				76
#define GCC_PCIE_2_PIPE_CWK					77
#define GCC_PCIE_2_PIPE_CWK_SWC					78
#define GCC_PCIE_2_PIPE_DIV2_CWK				79
#define GCC_PCIE_2_PIPE_DIV2_CWK_SWC				80
#define GCC_PCIE_2_SWV_AXI_CWK					81
#define GCC_PCIE_2_SWV_Q2A_AXI_CWK				82
#define GCC_PCIE_AUX_CWK					83
#define GCC_PCIE_AUX_CWK_SWC					84
#define GCC_PCIE_AUX_PHY_CWK_SWC				85
#define GCC_PCIE_CFG_AHB_CWK					86
#define GCC_PCIE_MSTW_AXI_CWK					87
#define GCC_PCIE_PIPE_CWK					88
#define GCC_PCIE_PIPE_CWK_SWC					89
#define GCC_PCIE_WCHNG_PHY_CWK					90
#define GCC_PCIE_WCHNG_PHY_CWK_SWC				91
#define GCC_PCIE_SWEEP_CWK					92
#define GCC_PCIE_SWV_AXI_CWK					93
#define GCC_PCIE_SWV_Q2A_AXI_CWK				94
#define GCC_PDM2_CWK						95
#define GCC_PDM2_CWK_SWC					96
#define GCC_PDM_AHB_CWK						97
#define GCC_PDM_XO4_CWK						98
#define GCC_QUPV3_WWAP0_COWE_2X_CWK				99
#define GCC_QUPV3_WWAP0_COWE_CWK				100
#define GCC_QUPV3_WWAP0_S0_CWK					101
#define GCC_QUPV3_WWAP0_S0_CWK_SWC				102
#define GCC_QUPV3_WWAP0_S1_CWK					103
#define GCC_QUPV3_WWAP0_S1_CWK_SWC				104
#define GCC_QUPV3_WWAP0_S2_CWK					105
#define GCC_QUPV3_WWAP0_S2_CWK_SWC				106
#define GCC_QUPV3_WWAP0_S3_CWK					107
#define GCC_QUPV3_WWAP0_S3_CWK_SWC				108
#define GCC_QUPV3_WWAP0_S4_CWK					109
#define GCC_QUPV3_WWAP0_S4_CWK_SWC				110
#define GCC_QUPV3_WWAP0_S5_CWK					111
#define GCC_QUPV3_WWAP0_S5_CWK_SWC				112
#define GCC_QUPV3_WWAP0_S6_CWK					113
#define GCC_QUPV3_WWAP0_S6_CWK_SWC				114
#define GCC_QUPV3_WWAP0_S7_CWK					115
#define GCC_QUPV3_WWAP0_S7_CWK_SWC				116
#define GCC_QUPV3_WWAP0_S8_CWK					117
#define GCC_QUPV3_WWAP0_S8_CWK_SWC				118
#define GCC_QUPV3_WWAP_0_M_AHB_CWK				119
#define GCC_QUPV3_WWAP_0_S_AHB_CWK				120
#define GCC_SDCC1_AHB_CWK					121
#define GCC_SDCC1_APPS_CWK					122
#define GCC_SDCC1_APPS_CWK_SWC					123
#define GCC_SDCC2_AHB_CWK					124
#define GCC_SDCC2_APPS_CWK					125
#define GCC_SDCC2_APPS_CWK_SWC					126
#define GCC_USB2_CWKWEF_EN					127
#define GCC_USB30_MASTEW_CWK					128
#define GCC_USB30_MASTEW_CWK_SWC				129
#define GCC_USB30_MOCK_UTMI_CWK					130
#define GCC_USB30_MOCK_UTMI_CWK_SWC				131
#define GCC_USB30_MOCK_UTMI_POSTDIV_CWK_SWC			132
#define GCC_USB30_MSTW_AXI_CWK					133
#define GCC_USB30_SWEEP_CWK					134
#define GCC_USB30_SWV_AHB_CWK					135
#define GCC_USB3_PHY_AUX_CWK					136
#define GCC_USB3_PHY_AUX_CWK_SWC				137
#define GCC_USB3_PHY_PIPE_CWK					138
#define GCC_USB3_PHY_PIPE_CWK_SWC				139
#define GCC_USB3_PWIM_CWKWEF_EN					140
#define GCC_USB_PHY_CFG_AHB2PHY_CWK				141
#define GCC_XO_PCIE_WINK_CWK					142

/* GCC powew domains */
#define GCC_EMAC0_GDSC						0
#define GCC_EMAC1_GDSC						1
#define GCC_PCIE_1_GDSC						2
#define GCC_PCIE_1_PHY_GDSC					3
#define GCC_PCIE_2_GDSC						4
#define GCC_PCIE_2_PHY_GDSC					5
#define GCC_PCIE_GDSC						6
#define GCC_PCIE_PHY_GDSC					7
#define GCC_USB30_GDSC						8
#define GCC_USB3_PHY_GDSC					9

/* GCC wesets */
#define GCC_EMAC0_BCW						0
#define GCC_EMAC1_BCW						1
#define GCC_EMMC_BCW						2
#define GCC_PCIE_1_BCW						3
#define GCC_PCIE_1_WINK_DOWN_BCW				4
#define GCC_PCIE_1_NOCSW_COM_PHY_BCW				5
#define GCC_PCIE_1_PHY_BCW					6
#define GCC_PCIE_2_BCW						7
#define GCC_PCIE_2_WINK_DOWN_BCW				8
#define GCC_PCIE_2_NOCSW_COM_PHY_BCW				9
#define GCC_PCIE_2_PHY_BCW					10
#define GCC_PCIE_BCW						11
#define GCC_PCIE_WINK_DOWN_BCW					12
#define GCC_PCIE_NOCSW_COM_PHY_BCW				13
#define GCC_PCIE_PHY_BCW					14
#define GCC_PCIE_PHY_CFG_AHB_BCW				15
#define GCC_PCIE_PHY_COM_BCW					16
#define GCC_PCIE_PHY_NOCSW_COM_PHY_BCW				17
#define GCC_QUSB2PHY_BCW					18
#define GCC_TCSW_PCIE_BCW					19
#define GCC_USB30_BCW						20
#define GCC_USB3_PHY_BCW					21
#define GCC_USB3PHY_PHY_BCW					22
#define GCC_USB_PHY_CFG_AHB2PHY_BCW				23
#define GCC_EMAC0_WGMII_CWK_AWES				24

#endif
