ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, cï¿½ets Jul 29 2019 12:21:46

rst:0x1 (POWERON_RESET),boot:0x13 (SPI_FAST_FLASH_BOOT)
configsip: 0, SPIWP:0xee
clk_drv:0x00,q_drv:0x00,d_drv:0x00,cs0_drv:0x00,hd_drv:0x00,wp_drv:0x00
mode:DIO, clock div:2
load:0x3fff0030,len:7112
load:0x40078000,len:15624
load:0x40080400,len:4
load:0x40080404,len:3876
entry 0x4008064c
[0;32mI (29) boot: ESP-IDF v5.1.5 2nd stage bootloader[0m
[0;32mI (29) boot: compile time Nov 13 2024 15:16:31[0m
[0;32mI (29) boot: Multicore bootloader[0m
[0;32mI (34) boot: chip revision: v3.1[0m
[0;32mI (37) boot.esp32: SPI Speed      : 40MHz[0m
[0;32mI (42) boot.esp32: SPI Mode       : DIO[0m
[0;32mI (47) boot.esp32: SPI Flash Size : 4MB[0m
[0;32mI (51) boot: Enabling RNG early entropy source...[0m
[0;32mI (57) boot: Partition Table:[0m
[0;32mI (60) boot: ## Label            Usage          Type ST Offset   Length[0m
[0;32mI (67) boot:  0 nvs              WiFi data        01 02 00009000 00006000[0m
[0;32mI (75) boot:  1 phy_init         RF data          01 01 0000f000 00001000[0m
[0;32mI (82) boot:  2 factory          factory app      00 00 00010000 00100000[0m
[0;32mI (90) boot: End of partition table[0m
[0;32mI (94) esp_image: segment 0: paddr=00010020 vaddr=3f400020 size=0b028h ( 45096) map[0m
[0;32mI (119) esp_image: segment 1: paddr=0001b050 vaddr=3ffb0000 size=02284h (  8836) load[0m
[0;32mI (123) esp_image: segment 2: paddr=0001d2dc vaddr=40080000 size=02d3ch ( 11580) load[0m
[0;32mI (129) esp_image: segment 3: paddr=00020020 vaddr=400d0020 size=16624h ( 91684) map[0m
[0;32mI (166) esp_image: segment 4: paddr=0003664c vaddr=40082d3c size=0a954h ( 43348) load[0m
[0;32mI (191) boot: Loaded app from partition at offset 0x10000[0m
[0;32mI (191) boot: Disabling RNG early entropy source...[0m
[0;32mI (203) cpu_start: Multicore app[0m
[0;32mI (204) cpu_start: Pro cpu up.[0m
[0;32mI (204) cpu_start: Starting app cpu, entry point is 0x400811ac[0m
[0;32mI (0) cpu_start: App cpu up.[0m
[0;32mI (221) cpu_start: Pro cpu start user code[0m
[0;32mI (221) cpu_start: cpu freq: 160000000 Hz[0m
[0;32mI (221) cpu_start: Application information:[0m
[0;32mI (226) cpu_start: Project name:     EPDTEST2[0m
[0;32mI (231) cpu_start: App version:      1[0m
[0;32mI (235) cpu_start: Compile time:     Nov 13 2024 15:16:30[0m
[0;32mI (241) cpu_start: ELF file SHA256:  8a1cf63a3df02ec0...[0m
[0;32mI (247) cpu_start: ESP-IDF:          v5.1.5[0m
[0;32mI (252) cpu_start: Min chip rev:     v0.0[0m
[0;32mI (257) cpu_start: Max chip rev:     v3.99 [0m
[0;32mI (262) cpu_start: Chip rev:         v3.1[0m
[0;32mI (267) heap_init: Initializing. RAM available for dynamic allocation:[0m
[0;32mI (274) heap_init: At 3FFAE6E0 len 00001920 (6 KiB): DRAM[0m
[0;32mI (280) heap_init: At 3FFB2B48 len 0002D4B8 (181 KiB): DRAM[0m
[0;32mI (286) heap_init: At 3FFE0440 len 00003AE0 (14 KiB): D/IRAM[0m
[0;32mI (292) heap_init: At 3FFE4350 len 0001BCB0 (111 KiB): D/IRAM[0m
[0;32mI (299) heap_init: At 4008D690 len 00012970 (74 KiB): IRAM[0m
[0;32mI (306) spi_flash: detected chip: generic[0m
[0;32mI (310) spi_flash: flash io: dio[0m
[0;32mI (314) app_start: Starting scheduler on CPU0[0m
[0;32mI (319) app_start: Starting scheduler on CPU1[0m
[0;32mI (319) main_task: Started on CPU0[0m
[0;32mI (329) main_task: Calling app_main()[0m
[0;33mW (329) DISPLAY: Before EDP Reset[0m
[0;33mW (729) DISPLAY: After EDP Init [0m
[0;32mI (729) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (729) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;33mW (929) DISPLAY: After Soft Reset[0m
[0;32mI (929) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (929) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (929) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (929) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (939) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (939) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (949) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (949) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (959) DISPLAY: After Drivrer Control Output[0m
[0;32mI (959) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (969) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (969) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (979) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (979) DISPLAY: After Data Entry Mode[0m
[0;32mI (989) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (989) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (999) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (999) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (999) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1009) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1009) DISPLAY: After RAM X Start[0m
[0;32mI (1019) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1019) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1029) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1029) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1039) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1039) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1049) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1049) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1059) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1059) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1069) DISPLAY: After RAM Y Start[0m
[0;32mI (1069) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1079) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1079) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1089) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1089) DISPLAY: Border Waveform[0m
[0;32mI (1099) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1099) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1109) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1109) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1119) DISPLAY: Temp. Sensor[0m
[0;32mI (1119) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1119) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1129) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1129) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1139) DISPLAY: After Ram X Counter[0m
[0;32mI (1139) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1149) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1149) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1159) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1159) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1169) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;33mW (1169) DISPLAY: After RAM Y Counter[0m
[0;33mW (1379) DISPLAY: After WaitUntilIdle[0m
[0;32mI (1379) DISPLAY: Display initialized[0m
[0;32mI (1379) DISPLAY: SPI device handle: 0x3ffb4e10[0m
[0;33mW (1379) display_clear: Before Display Clear[0m
[0;32mI (1379) DISPLAY: EPD_DC_PIN level Command : 0[0m
[0;32mI (1389) DISPLAY: EPD_CS_PIN level Command : 0[0m
[0;32mI (1389) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1399) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1399) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1409) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1409) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1419) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1419) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1429) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1429) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1439) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1439) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1449) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1449) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1459) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1459) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1469) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1469) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1469) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1479) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1479) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1489) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1489) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1499) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1499) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1509) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1509) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1519) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1519) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1529) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1529) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1539) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1539) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1549) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1549) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1559) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1559) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1569) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1569) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1579) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1579) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1589) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1589) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1599) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1599) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1609) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1609) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1609) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1619) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1619) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1629) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1629) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1639) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1639) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1649) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1649) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1659) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1659) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1669) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1669) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1679) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1679) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1689) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1689) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1699) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1699) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1709) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1709) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1719) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1719) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1729) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1729) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1739) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1739) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1739) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1749) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1749) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1759) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1759) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1769) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1769) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1779) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1779) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1789) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1789) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1799) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1799) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1809) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1809) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1819) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1819) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1829) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1829) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1839) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1839) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1849) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1849) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1859) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1859) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1869) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1869) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1869) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1879) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1879) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1889) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1889) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1899) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1899) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1909) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1909) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1919) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1919) DISPLAY: EPD_DC_PIN level Data : 0[0m
[0;32mI (1929) DISPLAY: EPD_CS_PIN level Data: 0[0m
[0;32mI (1929) DISPLAY: EPD_DC_PIN level Data : 0[0m
