# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/weight_fc/sim/weight_fc.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight6/sim/conv2_weight6.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight5/sim/conv2_weight5.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight4/sim/conv2_weight4.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight3/sim/conv2_weight3.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight2/sim/conv2_weight2.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv2_weight1/sim/conv2_weight1.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias6/sim/conv1_bias6.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias5/sim/conv1_bias5.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias4/sim/conv1_bias4.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias3/sim/conv1_bias3.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias2/sim/conv1_bias2.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_bias1/sim/conv1_bias1.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight6/sim/conv1_weight6.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight5/sim/conv1_weight5.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight4/sim/conv1_weight4.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight3/sim/conv1_weight3.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight2/sim/conv1_weight2.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/ip/conv1_weight1/sim/conv1_weight1.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/conv.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/maxpooling2.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/multiplier.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/multiply.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/result.v" \
"../../../../FPGA_CNN_IP.srcs/sources_1/imports/src/cnn_struct.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
