// Seed: 2503495876
module module_0 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    input wire id_6,
    output wor id_7,
    input tri0 id_8,
    input tri1 id_9,
    output tri id_10
);
  wire [1 : 1] id_12;
  assign id_7 = -1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd34,
    parameter id_6 = 32'd3
) (
    input  tri0 id_0,
    output wire id_1,
    input  wand _id_2,
    output tri0 id_3,
    input  wire id_4,
    input  tri  id_5,
    input  wire _id_6
);
  assign id_3 = 1;
  wire [id_6 : id_2  -  -1 'b0] id_8;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_4,
      id_3,
      id_4,
      id_5,
      id_3,
      id_4,
      id_4,
      id_1
  );
  assign modCall_1.id_9 = 0;
endmodule
