<dec f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.h' l='34' type='unsigned int llvm::R600RegisterInfo::getHWRegChan(unsigned int reg) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.h' l='33'>/// get the HW encoding for a register&apos;s channel.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='280' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ControlFlowFinalizer.cpp' l='289' u='c' c='_ZNK12_GLOBAL__N_124R600ControlFlowFinalizer22isCompatibleWithClauseERKN4llvm12MachineInstrERSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='130' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ExpandSpecialInstrs.cpp' l='230' u='c' c='_ZN12_GLOBAL__N_127R600ExpandSpecialInstrsPass20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='342' u='c' c='_ZNK4llvm13R600InstrInfo11ExtractSrcsERNS_12MachineInstrERKNS_8DenseMapIjjNS_12DenseMapInfoIjEENS_6detail12DenseMapPairIjjEEEERj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='604' u='c' c='_ZNK4llvm13R600InstrInfo24fitsConstReadLimitationsERKSt6vectorIPNS_12MachineInstrESaIS3_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1053' u='c' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='1060' u='c' c='_ZNK4llvm13R600InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='58' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList7getSlotERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600Packetizer.cpp' l='102' u='c' c='_ZNK12_GLOBAL__N_118R600PacketizerList17getPreviousVectorEN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/R600RegisterInfo.cpp' l='79' ll='81' type='unsigned int llvm::R600RegisterInfo::getHWRegChan(unsigned int reg) const'/>
