# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../three-stage-casc-reg.srcs/sources_1/new/cascading_3.vhd" \

# Do not sort compile order
nosort
