{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1395329716968 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AProp_top 5CEFA2F23I7 " "Selected device 5CEFA2F23I7 for design \"AProp_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1395329717010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395329717064 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1395329717065 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1395329717235 ""}  } { { "altera_pll.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_pll.v" 689 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1395329717235 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1395329717263 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1395329717360 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1395329717396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1395329718002 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1395329718089 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1395329726425 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 400 global CLKCTRL_G8 " "pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 400 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1395329726743 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1395329726743 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X54_Y38_N0 " "PLL(s) placed in location FRACTIONALPLL_X54_Y38_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_altera:comb_227\|pll_altera_0002:pll_altera_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1395329726744 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1395329726744 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329726942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AProp_top.sdc " "Synopsys Design Constraints File file not found: 'AProp_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1395329733785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1395329733786 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1395329733798 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1395329733800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1395329733810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1395329733810 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: comb_227\|pll_altera_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1395329733810 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1395329733810 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1395329733826 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1395329733827 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1395329733829 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1395329733896 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1395329733900 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1395329733907 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1395329733913 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1395329733914 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1395329733919 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1395329734181 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1395329734186 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1395329734186 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329734425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1395329745987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329747597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1395329747622 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1395329755787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329755788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1395329759353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1395329775411 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1395329775411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329797483 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1395329797504 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1395329797504 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1395329797504 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.09 " "Total time spent on timing analysis during the Fitter is 5.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1395329803707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1395329803847 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1395329811920 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1395329812042 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1395329821578 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:25 " "Fitter post-fit operations ending: elapsed time is 00:00:25" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1395329828787 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "5A " "Total number of single-ended output or bi-directional pins in bank 5A have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "12 2.5 V termination Series 50 Ohm " "There are 12 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[16\] T19 2.5 V PAD_154 " "Location T19 (pad PAD_154): Pin port_a\[16\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[16] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[16\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[18\] T18 2.5 V PAD_155 " "Location T18 (pad PAD_155): Pin port_a\[18\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[18] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[18\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[17\] T20 2.5 V PAD_156 " "Location T20 (pad PAD_156): Pin port_a\[17\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[17] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[17\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[19\] T17 2.5 V PAD_157 " "Location T17 (pad PAD_157): Pin port_a\[19\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[19] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[19\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[0\] T22 2.5 V PAD_158 " "Location T22 (pad PAD_158): Pin port_a\[0\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[0] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[0\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[1\] T15 2.5 V PAD_159 " "Location T15 (pad PAD_159): Pin port_a\[1\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[1] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[1\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[2\] R22 2.5 V PAD_160 " "Location R22 (pad PAD_160): Pin port_a\[2\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[2] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[2\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[3\] R15 2.5 V PAD_161 " "Location R15 (pad PAD_161): Pin port_a\[3\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[3] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[3\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[4\] R21 2.5 V PAD_162 " "Location R21 (pad PAD_162): Pin port_a\[4\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[4] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[4\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[5\] R16 2.5 V PAD_163 " "Location R16 (pad PAD_163): Pin port_a\[5\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[5] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[5\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[6\] P22 2.5 V PAD_164 " "Location P22 (pad PAD_164): Pin port_a\[6\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[6] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[6\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[7\] R17 2.5 V PAD_165 " "Location R17 (pad PAD_165): Pin port_a\[7\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[7] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[7\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829492 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1395329829492 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1395329829492 ""}
{ "Critical Warning" "WFIOMGR_WARNING_TOO_MANY_SE_OUTPUT_SHARE_BANK_WITH_DEDICATED_LVDS_OUTPUT" "5B " "Total number of single-ended output or bi-directional pins in bank 5B have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." { { "Info" "IFIOMGR_SE_OUTPUT_COUNT_OF_STD_AND_STRENGTH" "16 2.5 V termination Series 50 Ohm " "There are 16 output pin(s) with I/O standard 2.5 V and termination Series 50 Ohm" { { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[26\] N16 2.5 V PAD_170 " "Location N16 (pad PAD_170): Pin port_a\[26\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[26] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[26\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[8\] N20 2.5 V PAD_171 " "Location N20 (pad PAD_171): Pin port_a\[8\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[8] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[8\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[27\] M16 2.5 V PAD_172 " "Location M16 (pad PAD_172): Pin port_a\[27\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[27] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[27\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[9\] N21 2.5 V PAD_173 " "Location N21 (pad PAD_173): Pin port_a\[9\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[9] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[9\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[24\] N19 2.5 V PAD_174 " "Location N19 (pad PAD_174): Pin port_a\[24\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[24] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[24\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[10\] M22 2.5 V PAD_175 " "Location M22 (pad PAD_175): Pin port_a\[10\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[10] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[10\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[25\] M18 2.5 V PAD_176 " "Location M18 (pad PAD_176): Pin port_a\[25\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[25] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[25\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[11\] L22 2.5 V PAD_177 " "Location L22 (pad PAD_177): Pin port_a\[11\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[11] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[11\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[22\] K17 2.5 V PAD_178 " "Location K17 (pad PAD_178): Pin port_a\[22\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[22] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[22\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[12\] M20 2.5 V PAD_179 " "Location M20 (pad PAD_179): Pin port_a\[12\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[12] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[12\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[23\] L17 2.5 V PAD_180 " "Location L17 (pad PAD_180): Pin port_a\[23\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[23] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[23\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[13\] M21 2.5 V PAD_181 " "Location M21 (pad PAD_181): Pin port_a\[13\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[13] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[13\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[20\] L19 2.5 V PAD_182 " "Location L19 (pad PAD_182): Pin port_a\[20\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[20] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[20\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[14\] K21 2.5 V PAD_183 " "Location K21 (pad PAD_183): Pin port_a\[14\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[14] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[14\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[21\] L18 2.5 V PAD_184 " "Location L18 (pad PAD_184): Pin port_a\[21\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[21] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[21\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""} { "Info" "IFIOMGR_PIN_LOCATION_SUBMESSAGE" "bi-directional port_a\[15\] K22 2.5 V PAD_185 " "Location K22 (pad PAD_185): Pin port_a\[15\] of type bi-directional uses 2.5 V I/O standard" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { port_a[15] } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "port_a\[15\]" } } } } { "../01_Verilog/aprop.v" "" { Text "D:/tmp/ACog/01_Verilog/aprop.v" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { port_a[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/tmp/ACog/02_Altera/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169220 "Location %3!s! (pad %5!s!): Pin %2!s! of type %1!s! uses %4!s! I/O standard" 0 0 "Quartus II" 0 -1 1395329829495 ""}  } {  } 0 169245 "There are %1!d! output pin(s) with I/O standard %2!s! and %3!s!" 0 0 "Quartus II" 0 -1 1395329829495 ""}  } {  } 1 169244 "Total number of single-ended output or bi-directional pins in bank %1!s! have exceeded the recommended amount in a bank where dedicated LVDS, RSDS, or mini-LVDS outputs exists." 0 0 "Fitter" 0 -1 1395329829495 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/tmp/ACog/02_Altera/output_files/AProp_top.fit.smsg " "Generated suppressed messages file D:/tmp/ACog/02_Altera/output_files/AProp_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1395329829914 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1506 " "Peak virtual memory: 1506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395329831967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 20 16:37:11 2014 " "Processing ended: Thu Mar 20 16:37:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395329831967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:56 " "Elapsed time: 00:01:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395329831967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395329831967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1395329831967 ""}
