Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Nov  6 19:53:13 2020
| Host         : DESKTOP-H4I3KC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file memsMicRec_top_timing_summary_routed.rpt -pb memsMicRec_top_timing_summary_routed.pb -rpx memsMicRec_top_timing_summary_routed.rpx -warn_on_violation
| Design       : memsMicRec_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.409        0.000                      0                26422        0.053        0.000                      0                26422        3.000        0.000                       0                 10734  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                  ------------       ----------      --------------
clocking_comp/mmcm_clocks/inst/SYSCLK  {0.000 5.000}      10.000          100.000         
  CLK_OUT1_mmcm_clock                  {0.000 8.138}      16.276          61.440          
  clkfbout_mmcm_clock                  {0.000 25.000}     50.000          20.000          
sys_clk_pin                            {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clocking_comp/mmcm_clocks/inst/SYSCLK                                                                                                                                                    3.000        0.000                       0                     1  
  CLK_OUT1_mmcm_clock                        0.409        0.000                      0                25137        0.053        0.000                      0                25137        7.158        0.000                       0                 10645  
  clkfbout_mmcm_clock                                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                                  1.628        0.000                      0                  162        0.172        0.000                      0                  162        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group           From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           ----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**    CLK_OUT1_mmcm_clock  CLK_OUT1_mmcm_clock        2.759        0.000                      0                 1093        1.462        0.000                      0                 1093  
**async_default**    sys_clk_pin          sys_clk_pin                3.694        0.000                      0                   30        0.724        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK
  To Clock:  clocking_comp/mmcm_clocks/inst/SYSCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clocking_comp/mmcm_clocks/inst/SYSCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocking_comp/mmcm_clocks/inst/SYSCLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][90]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.462ns  (logic 10.074ns (65.154%)  route 5.388ns (34.846%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.063 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.063    dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.400 r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1/O[1]
                         net (fo=2, routed)           0.618    17.018    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[90]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][90]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][90]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.243    17.427    dcFiltering_comp/bq1_1/multiVec_reg[1][90]
  -------------------------------------------------------------------
                         required time                         17.427    
                         arrival time                         -17.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][92]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.450ns  (logic 10.068ns (65.167%)  route 5.382ns (34.833%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.063 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.063    dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.394 r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1/O[3]
                         net (fo=2, routed)           0.612    17.006    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[92]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.230    17.440    dcFiltering_comp/bq1_1/multiVec_reg[1][92]
  -------------------------------------------------------------------
                         required time                         17.440    
                         arrival time                         -17.006    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.448ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][89]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.391ns  (logic 9.969ns (64.774%)  route 5.422ns (35.226%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.063 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.063    dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.295 r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1/O[0]
                         net (fo=2, routed)           0.652    16.947    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[89]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][89]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][89]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.276    17.394    dcFiltering_comp/bq1_1/multiVec_reg[1][89]
  -------------------------------------------------------------------
                         required time                         17.394    
                         arrival time                         -16.947    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.528ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][88]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.300ns  (logic 9.951ns (65.040%)  route 5.349ns (34.960%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.277 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/O[3]
                         net (fo=2, routed)           0.579    16.856    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[88]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.286    17.384    dcFiltering_comp/bq1_1/multiVec_reg[1][88]
  -------------------------------------------------------------------
                         required time                         17.384    
                         arrival time                         -16.856    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][93]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.330ns  (logic 10.086ns (65.790%)  route 5.244ns (34.210%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.063 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.063    dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.180 r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.180    dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1_n_0
    SLICE_X50Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.412 r  dcFiltering_comp/bq1_1/multiVec_reg[1][93]_i_2/O[0]
                         net (fo=2, routed)           0.475    16.886    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[93]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][93]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][93]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.233    17.437    dcFiltering_comp/bq1_1/multiVec_reg[1][93]
  -------------------------------------------------------------------
                         required time                         17.437    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[4][77]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.284ns  (logic 9.618ns (62.928%)  route 5.666ns (37.072%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 17.713 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.944 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/O[0]
                         net (fo=5, routed)           0.896    16.840    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[77]
    SLICE_X47Y91         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[4][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.437    17.713    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X47Y91         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[4][77]/C
                         clock pessimism              0.078    17.791    
                         clock uncertainty           -0.140    17.651    
    SLICE_X47Y91         FDRE (Setup_fdre_C_D)       -0.229    17.422    dcFiltering_comp/bq1_1/multiVec_reg[4][77]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -16.840    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.592ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][91]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.288ns  (logic 9.993ns (65.367%)  route 5.295ns (34.633%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 17.718 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.063 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.063    dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1_n_0
    SLICE_X50Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    16.319 r  dcFiltering_comp/bq1_1/multiVec_reg[1][92]_i_1/O[2]
                         net (fo=2, routed)           0.525    16.844    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[91]
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][91]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.442    17.718    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y93         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][91]/C
                         clock pessimism              0.092    17.810    
                         clock uncertainty           -0.140    17.670    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)       -0.235    17.435    dcFiltering_comp/bq1_1/multiVec_reg[1][91]
  -------------------------------------------------------------------
                         required time                         17.435    
                         arrival time                         -16.844    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[2][78]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.265ns  (logic 9.723ns (63.697%)  route 5.542ns (36.303%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 17.713 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.049 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/O[1]
                         net (fo=5, routed)           0.772    16.821    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[78]
    SLICE_X46Y92         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[2][78]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.437    17.713    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X46Y92         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[2][78]/C
                         clock pessimism              0.078    17.791    
                         clock uncertainty           -0.140    17.651    
    SLICE_X46Y92         FDRE (Setup_fdre_C_D)       -0.210    17.441    dcFiltering_comp/bq1_1/multiVec_reg[2][78]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.821    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.622ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[3][77]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.286ns  (logic 9.618ns (62.920%)  route 5.668ns (37.080%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 17.713 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    15.944 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/O[0]
                         net (fo=5, routed)           0.898    16.842    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[77]
    SLICE_X46Y91         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[3][77]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.437    17.713    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X46Y91         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[3][77]/C
                         clock pessimism              0.078    17.791    
                         clock uncertainty           -0.140    17.651    
    SLICE_X46Y91         FDRE (Setup_fdre_C_D)       -0.187    17.464    dcFiltering_comp/bq1_1/multiVec_reg[3][77]
  -------------------------------------------------------------------
                         required time                         17.464    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                  0.622    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 dcFiltering_comp/bq1_1/multiInx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_1/multiVec_reg[1][86]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        15.237ns  (logic 9.957ns (65.347%)  route 5.280ns (34.653%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=3 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 17.717 - 16.276 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.556     1.556    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X52Y88         FDRE                                         r  dcFiltering_comp/bq1_1/multiInx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y88         FDRE (Prop_fdre_C_Q)         0.518     2.074 f  dcFiltering_comp/bq1_1/multiInx_reg[1]/Q
                         net (fo=78, routed)          1.719     3.793    dcFiltering_comp/bq1_1/multiInx_reg_n_0_[1]
    SLICE_X53Y76         LUT6 (Prop_lut6_I2_O)        0.124     3.917 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16/O
                         net (fo=1, routed)           0.770     4.686    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_i_16_n_0
    DSP48_X1Y29          DSP48E1 (Prop_dsp48e1_A[1]_PCOUT[47])
                                                      4.036     8.722 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__4/PCOUT[47]
                         net (fo=1, routed)           0.056     8.778    dcFiltering_comp/bq1_1/multiVec_reg[0]0__4_n_106
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    10.491 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__5/PCOUT[47]
                         net (fo=1, routed)           0.002    10.493    dcFiltering_comp/bq1_1/multiVec_reg[0]0__5_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[40])
                                                      1.518    12.011 r  dcFiltering_comp/bq1_1/multiVec_reg[0]0__6/P[40]
                         net (fo=2, routed)           1.367    13.378    dcFiltering_comp/bq1_1/p_2_in[57]
    SLICE_X50Y85         LUT3 (Prop_lut3_I2_O)        0.148    13.526 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_4/O
                         net (fo=2, routed)           0.857    14.383    dcFiltering_comp/bq1_1/multiVec[1][60]_i_4_n_0
    SLICE_X50Y85         LUT4 (Prop_lut4_I3_O)        0.328    14.711 r  dcFiltering_comp/bq1_1/multiVec[1][60]_i_8/O
                         net (fo=1, routed)           0.000    14.711    dcFiltering_comp/bq1_1/multiVec[1][60]_i_8_n_0
    SLICE_X50Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.244 r  dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.244    dcFiltering_comp/bq1_1/multiVec_reg[1][60]_i_1_n_0
    SLICE_X50Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.361 r  dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.361    dcFiltering_comp/bq1_1/multiVec_reg[1][64]_i_1_n_0
    SLICE_X50Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.478 r  dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.478    dcFiltering_comp/bq1_1/multiVec_reg[1][68]_i_1_n_0
    SLICE_X50Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.595 r  dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.595    dcFiltering_comp/bq1_1/multiVec_reg[1][72]_i_1_n_0
    SLICE_X50Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.712 r  dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.712    dcFiltering_comp/bq1_1/multiVec_reg[1][76]_i_1_n_0
    SLICE_X50Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.829 r  dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.829    dcFiltering_comp/bq1_1/multiVec_reg[1][80]_i_1_n_0
    SLICE_X50Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.946 r  dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.946    dcFiltering_comp/bq1_1/multiVec_reg[1][84]_i_1_n_0
    SLICE_X50Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.283 r  dcFiltering_comp/bq1_1/multiVec_reg[1][88]_i_1/O[1]
                         net (fo=2, routed)           0.510    16.793    dcFiltering_comp/bq1_1/multiVec_reg[0]0__7[86]
    SLICE_X51Y92         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][86]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.441    17.717    dcFiltering_comp/bq1_1/CLK_OUT1
    SLICE_X51Y92         FDRE                                         r  dcFiltering_comp/bq1_1/multiVec_reg[1][86]/C
                         clock pessimism              0.092    17.809    
                         clock uncertainty           -0.140    17.669    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)       -0.249    17.420    dcFiltering_comp/bq1_1/multiVec_reg[1][86]
  -------------------------------------------------------------------
                         required time                         17.420    
                         arrival time                         -16.793    
  -------------------------------------------------------------------
                         slack                                  0.627    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 dcFiltering_comp/bq1_4/sum1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_4/sum2_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.351ns (65.365%)  route 0.186ns (34.635%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.562     0.562    dcFiltering_comp/bq1_4/CLK_OUT1
    SLICE_X29Y98         FDRE                                         r  dcFiltering_comp/bq1_4/sum1_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  dcFiltering_comp/bq1_4/sum1_reg[35]/Q
                         net (fo=2, routed)           0.185     0.888    dcFiltering_comp/bq1_4/sum1[35]
    SLICE_X30Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     1.005 r  dcFiltering_comp/bq1_4/sum2_reg[35]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.005    dcFiltering_comp/bq1_4/sum2_reg[35]_i_1_n_0
    SLICE_X30Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.045 r  dcFiltering_comp/bq1_4/sum2_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.046    dcFiltering_comp/bq1_4/sum2_reg[39]_i_1_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.099 r  dcFiltering_comp/bq1_4/sum2_reg[43]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.099    dcFiltering_comp/bq1_4/sum2_reg[43]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  dcFiltering_comp/bq1_4/sum2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.917     0.917    dcFiltering_comp/bq1_4/CLK_OUT1
    SLICE_X30Y100        FDRE                                         r  dcFiltering_comp/bq1_4/sum2_reg[40]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.046    dcFiltering_comp/bq1_4/sum2_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 dcFiltering_comp/bq1_2/sub1Tmp_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_2/sub2Tmp_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.363ns (67.025%)  route 0.179ns (32.975%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.920ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.565     0.565    dcFiltering_comp/bq1_2/CLK_OUT1
    SLICE_X53Y99         FDRE                                         r  dcFiltering_comp/bq1_2/sub1Tmp_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y99         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  dcFiltering_comp/bq1_2/sub1Tmp_reg[16]/Q
                         net (fo=2, routed)           0.178     0.884    dcFiltering_comp/bq1_2/sub1[16]
    SLICE_X54Y99         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.053 r  dcFiltering_comp/bq1_2/sub2Tmp_reg[19]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.053    dcFiltering_comp/bq1_2/sub2Tmp_reg[19]_i_1__0_n_0
    SLICE_X54Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.106 r  dcFiltering_comp/bq1_2/sub2Tmp_reg[23]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.106    dcFiltering_comp/bq1_2/sub2Tmp0[20]
    SLICE_X54Y100        FDRE                                         r  dcFiltering_comp/bq1_2/sub2Tmp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.920     0.920    dcFiltering_comp/bq1_2/CLK_OUT1
    SLICE_X54Y100        FDRE                                         r  dcFiltering_comp/bq1_2/sub2Tmp_reg[20]/C
                         clock pessimism             -0.005     0.915    
    SLICE_X54Y100        FDRE (Hold_fdre_C_D)         0.134     1.049    dcFiltering_comp/bq1_2/sub2Tmp_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 dcFiltering_comp/bq1_4/sub1Tmp_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            dcFiltering_comp/bq1_4/sub2Tmp_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.418ns (81.324%)  route 0.096ns (18.676%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.565     0.565    dcFiltering_comp/bq1_4/CLK_OUT1
    SLICE_X12Y99         FDRE                                         r  dcFiltering_comp/bq1_4/sub1Tmp_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  dcFiltering_comp/bq1_4/sub1Tmp_reg[41]/Q
                         net (fo=2, routed)           0.095     0.824    dcFiltering_comp/bq1_4/sub1[41]
    SLICE_X13Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.869 r  dcFiltering_comp/bq1_4/sub2Tmp[43]_i_4__2/O
                         net (fo=1, routed)           0.000     0.869    dcFiltering_comp/bq1_4/sub2Tmp[43]_i_4__2_n_0
    SLICE_X13Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     1.024 r  dcFiltering_comp/bq1_4/sub2Tmp_reg[43]_i_1__2/CO[3]
                         net (fo=1, routed)           0.001     1.025    dcFiltering_comp/bq1_4/sub2Tmp_reg[43]_i_1__2_n_0
    SLICE_X13Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.079 r  dcFiltering_comp/bq1_4/sub2Tmp_reg[47]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.079    dcFiltering_comp/bq1_4/sub2Tmp0[44]
    SLICE_X13Y100        FDRE                                         r  dcFiltering_comp/bq1_4/sub2Tmp_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.921     0.921    dcFiltering_comp/bq1_4/CLK_OUT1
    SLICE_X13Y100        FDRE                                         r  dcFiltering_comp/bq1_4/sub2Tmp_reg[44]/C
                         clock pessimism             -0.005     0.916    
    SLICE_X13Y100        FDRE (Hold_fdre_C_D)         0.105     1.021    dcFiltering_comp/bq1_4/sub2Tmp_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.079    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.851%)  route 0.176ns (41.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.561     0.561    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y99         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[10]/Q
                         net (fo=3, routed)           0.176     0.878    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[10]
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[8]_i_3__1/O
                         net (fo=1, routed)           0.000     0.923    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[8]_i_3__1_n_0
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.989 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.989    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[8]_i_1__1_n_5
    SLICE_X36Y98         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.830     0.830    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y98         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[10]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X36Y98         FDCE (Hold_fdce_C_D)         0.105     0.931    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.851%)  route 0.176ns (41.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.643     0.643    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y101        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.141     0.784 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[18]/Q
                         net (fo=3, routed)           0.176     0.960    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[18]
    SLICE_X36Y100        LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[16]_i_3/O
                         net (fo=1, routed)           0.000     1.005    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[16]_i_3_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.071 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[16]_i_1_n_5
    SLICE_X36Y100        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.917     0.917    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y100        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[18]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.105     1.013    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.851%)  route 0.176ns (41.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.643     0.643    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y102        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.141     0.784 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[22]/Q
                         net (fo=3, routed)           0.176     0.960    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[22]
    SLICE_X36Y101        LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[20]_i_3/O
                         net (fo=1, routed)           0.000     1.005    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[20]_i_3_n_0
    SLICE_X36Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.071 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.071    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[20]_i_1_n_5
    SLICE_X36Y101        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.917     0.917    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y101        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[22]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X36Y101        FDCE (Hold_fdce_C_D)         0.105     1.013    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.851%)  route 0.176ns (41.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.561     0.561    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y98         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[6]/Q
                         net (fo=3, routed)           0.176     0.878    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[6]
    SLICE_X36Y97         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[4]_i_3__1/O
                         net (fo=1, routed)           0.000     0.923    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[4]_i_3__1_n_0
    SLICE_X36Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.989 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[4]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.989    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[4]_i_1__1_n_5
    SLICE_X36Y97         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.830     0.830    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y97         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[6]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X36Y97         FDCE (Hold_fdce_C_D)         0.105     0.931    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.931    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.851%)  route 0.176ns (41.149%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.561     0.561    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y97         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDCE (Prop_fdce_C_Q)         0.141     0.702 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[2]/Q
                         net (fo=3, routed)           0.176     0.878    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[2]
    SLICE_X36Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.923 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[0]_i_3__1/O
                         net (fo=1, routed)           0.000     0.923    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[0]_i_3__1_n_0
    SLICE_X36Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.989 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[0]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     0.989    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[0]_i_1__1_n_5
    SLICE_X36Y96         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.829     0.829    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y96         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[2]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X36Y96         FDCE (Hold_fdce_C_D)         0.105     0.929    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.183%)  route 0.177ns (40.817%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.642ns
    Clock Pessimism Removal (CPR):    0.009ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.642     0.642    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X35Y103        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y103        FDCE (Prop_fdce_C_Q)         0.141     0.783 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[24]/Q
                         net (fo=3, routed)           0.177     0.960    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out2_reg[24]
    SLICE_X36Y102        LUT2 (Prop_lut2_I0_O)        0.045     1.005 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[24]_i_3/O
                         net (fo=1, routed)           0.000     1.005    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3[24]_i_3_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.075 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.075    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]_i_1_n_7
    SLICE_X36Y102        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.917     0.917    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y102        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]/C
                         clock pessimism             -0.009     0.908    
    SLICE_X36Y102        FDCE (Hold_fdce_C_D)         0.105     1.013    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             CLK_OUT1_mmcm_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.355ns (68.539%)  route 0.163ns (31.461%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.562     0.562    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X36Y99         FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[14]/Q
                         net (fo=3, routed)           0.162     0.865    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out3_reg[14]
    SLICE_X37Y99         LUT2 (Prop_lut2_I0_O)        0.045     0.910 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4[12]_i_3__1/O
                         net (fo=1, routed)           0.000     0.910    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4[12]_i_3__1_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.025 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[12]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.026    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[12]_i_1__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.080 r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.080    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]_i_1_n_7
    SLICE_X37Y100        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.917     0.917    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/CLK_OUT1
    SLICE_X37Y100        FDCE                                         r  cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]/C
                         clock pessimism             -0.005     0.912    
    SLICE_X37Y100        FDCE (Hold_fdce_C_D)         0.105     1.017    cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/section_out4_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_clock
Waveform(ns):       { 0.000 8.138 }
Period(ns):         16.276
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X0Y23     spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X0Y24     spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X0Y22     spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.576         16.276      13.700     RAMB36_X0Y21     spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/WRCLK
Min Period        n/a     BUFG/I              n/a            2.155         16.276      14.121     BUFGCTRL_X0Y0    clocking_comp/mmcm_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.276      15.027     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         16.276      15.276     SLICE_X34Y94     cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/FSM_onehot_CIC_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X34Y94     cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/FSM_onehot_CIC_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X35Y94     cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/FSM_onehot_CIC_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.276      15.276     SLICE_X37Y90     cicDemod_comp/cicFlt_4thOrd_64DecFact_1_comp/count64_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.276      197.084    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y62     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y62     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y62     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][15]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X52Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][1]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X52Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][1]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y80     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][10]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y80     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][11]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X30Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][0]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][2]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][3]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X46Y47     cicFirDemod_comp/firFlt_halfBandDec_22_comp/input_pipeline_phase0_reg[9][6]_srl10_cicFirDemod_comp_firFlt_halfBandDec_22_comp_input_pipeline_phase0_reg_c_48/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][13]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][14]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][2]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X34Y84     cicFirDemod_comp/firFlt_halfBandDec_23_comp/input_pipeline_phase0_reg[9][7]_srl10_cicFirDemod_comp_firFlt_halfBandDec_23_comp_input_pipeline_phase0_reg_c_58/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X6Y50      cicFirDemod_comp/firFlt_halfBandDec_11_comp/input_pipeline_phase0_reg[9][12]_srl10_cicFirDemod_comp_firFlt_halfBandDec_11_comp_input_pipeline_phase0_reg_c_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         8.138       7.158      SLICE_X6Y50      cicFirDemod_comp/firFlt_halfBandDec_11_comp/input_pipeline_phase0_reg[9][3]_srl10_cicFirDemod_comp_firFlt_halfBandDec_11_comp_input_pipeline_phase0_reg_c_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_clock
  To Clock:  clkfbout_mmcm_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_clock
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    clocking_comp/mmcm_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.628ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.918ns  (logic 0.583ns (19.977%)  route 2.335ns (80.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.068    11.776    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.124    11.900 r  spiDataTransfer_comp/fifoRdComp/bl.fifo_36_inst_bl.fifo_36_bl_i_1/O
                         net (fo=1, routed)           1.267    13.168    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/fifoRdEn_4
    RAMB36_X0Y21         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649    14.990    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK
    RAMB36_X0Y21         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.267    15.258    
                         clock uncertainty           -0.035    15.222    
    RAMB36_X0Y21         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    14.795    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.795    
                         arrival time                         -13.168    
  -------------------------------------------------------------------
                         slack                                  1.628    

Slack (MET) :             1.778ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.563ns  (logic 0.609ns (23.760%)  route 1.954ns (76.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.068    11.776    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X9Y123         LUT3 (Prop_lut3_I1_O)        0.150    11.926 r  spiDataTransfer_comp/fifoRdComp/bl.fifo_36_inst_bl.fifo_36_bl_i_1__0/O
                         net (fo=1, routed)           0.886    12.812    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/fifoRdEn_3
    RAMB36_X0Y22         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.646    14.987    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK
    RAMB36_X0Y22         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.267    15.255    
                         clock uncertainty           -0.035    15.219    
    RAMB36_X0Y22         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.629    14.590    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  1.778    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 spiSlave_comp/sclk_latch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.932ns  (logic 0.828ns (28.238%)  route 2.104ns (71.762%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 9.944 - 5.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.723     5.244    spiSlave_comp/CLK
    SLICE_X41Y119        FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDCE (Prop_fdce_C_Q)         0.456     5.700 r  spiSlave_comp/sclk_latch_reg/Q
                         net (fo=6, routed)           0.678     6.379    spiSlave_comp/sclk_latch
    SLICE_X40Y119        LUT2 (Prop_lut2_I0_O)        0.124     6.503 r  spiSlave_comp/riseBitCnt[2]_i_1/O
                         net (fo=12, routed)          0.989     7.491    spiSlave_comp/p_3_in
    SLICE_X23Y117        LUT6 (Prop_lut6_I3_O)        0.124     7.615 r  spiSlave_comp/SPI_DIN[5]_i_4/O
                         net (fo=5, routed)           0.437     8.053    spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[0]_0
    SLICE_X21Y118        LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_i_1/O
                         net (fo=1, routed)           0.000     8.177    spiDataTransfer_comp/fifoRdComp/rdEnOffset_i_1_n_0
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     8.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     8.341 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.603     9.944    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
                         clock pessimism              0.196    10.140    
                         clock uncertainty           -0.035    10.105    
    SLICE_X21Y118        FDRE (Setup_fdre_C_D)        0.032    10.137    spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg
  -------------------------------------------------------------------
                         required time                         10.137    
                         arrival time                          -8.177    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.147ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.176ns  (logic 0.611ns (28.076%)  route 1.565ns (71.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.073    11.781    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X9Y123         LUT3 (Prop_lut3_I0_O)        0.152    11.933 r  spiDataTransfer_comp/fifoRdComp/bl.fifo_36_inst_bl.fifo_36_bl_i_1__2/O
                         net (fo=1, routed)           0.492    12.426    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/fifoRdEn_2
    RAMB36_X0Y24         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634    14.975    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK
    RAMB36_X0Y24         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.267    15.243    
                         clock uncertainty           -0.035    15.207    
    RAMB36_X0Y24         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.635    14.572    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  2.147    

Slack (MET) :             2.344ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
                            (rising edge-triggered cell FIFO36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.193ns  (logic 0.583ns (26.587%)  route 1.610ns (73.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          1.073    11.781    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X9Y123         LUT3 (Prop_lut3_I1_O)        0.124    11.905 r  spiDataTransfer_comp/fifoRdComp/bl.fifo_36_inst_bl.fifo_36_bl_i_1__1/O
                         net (fo=1, routed)           0.537    12.442    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/fifoRdEn_1
    RAMB36_X0Y23         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.640    14.981    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/CLK
    RAMB36_X0Y23         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.267    15.249    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X0Y23         FIFO36E1 (Setup_fifo36e1_RDCLK_RDEN)
                                                     -0.427    14.786    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         14.786    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  2.344    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.802ns  (logic 0.583ns (32.349%)  route 1.219ns (67.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 f  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.478    11.186    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X26Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.310 r  spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.741    12.051    spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    14.942    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[4]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X27Y119        FDRE (Setup_fdre_C_R)       -0.429    14.745    spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.802ns  (logic 0.583ns (32.349%)  route 1.219ns (67.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 f  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.478    11.186    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X26Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.310 r  spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.741    12.051    spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    14.942    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[5]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X27Y119        FDRE (Setup_fdre_C_R)       -0.429    14.745    spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.802ns  (logic 0.583ns (32.349%)  route 1.219ns (67.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 f  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.478    11.186    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X26Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.310 r  spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.741    12.051    spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    14.942    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[6]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X27Y119        FDRE (Setup_fdre_C_R)       -0.429    14.745    spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.693ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.802ns  (logic 0.583ns (32.349%)  route 1.219ns (67.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 f  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.478    11.186    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X26Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.310 r  spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.741    12.051    spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.601    14.942    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X27Y119        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[7]/C
                         clock pessimism              0.267    15.209    
                         clock uncertainty           -0.035    15.174    
    SLICE_X27Y119        FDRE (Setup_fdre_C_R)       -0.429    14.745    spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                         -12.051    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.701ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.793ns  (logic 0.583ns (32.512%)  route 1.210ns (67.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 14.941 - 10.000 ) 
    Source Clock Delay      (SCD):    5.249ns = ( 10.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     8.521 f  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.728    10.249    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X21Y118        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y118        FDRE (Prop_fdre_C_Q)         0.459    10.708 f  spiDataTransfer_comp/fifoRdComp/rdEnOffset_reg/Q
                         net (fo=18, routed)          0.478    11.186    spiDataTransfer_comp/fifoRdComp/rdEnOffset
    SLICE_X26Y118        LUT4 (Prop_lut4_I3_O)        0.124    11.310 r  spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1/O
                         net (fo=13, routed)          0.732    12.042    spiDataTransfer_comp/fifoRdComp/rdEnCnt[0]_i_1_n_0
    SLICE_X27Y121        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.600    14.941    spiDataTransfer_comp/fifoRdComp/CLK
    SLICE_X27Y121        FDRE                                         r  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[12]/C
                         clock pessimism              0.267    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X27Y121        FDRE (Setup_fdre_C_R)       -0.429    14.744    spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  2.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 spiSlave_comp/csLatch_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/startFlg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.526%)  route 0.338ns (64.474%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.520    spiSlave_comp/CLK
    SLICE_X29Y118        FDPE                                         r  spiSlave_comp/csLatch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 r  spiSlave_comp/csLatch_reg/Q
                         net (fo=9, routed)           0.338     1.998    spiSlave_comp/csLatch
    SLICE_X36Y119        LUT6 (Prop_lut6_I5_O)        0.045     2.043 r  spiSlave_comp/startFlg_i_1/O
                         net (fo=1, routed)           0.000     2.043    spiDataTransfer_comp/startFlg_reg_1
    SLICE_X36Y119        FDRE                                         r  spiDataTransfer_comp/startFlg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiDataTransfer_comp/CLK
    SLICE_X36Y119        FDRE                                         r  spiDataTransfer_comp/startFlg_reg/C
                         clock pessimism             -0.253     1.780    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.091     1.871    spiDataTransfer_comp/startFlg_reg
  -------------------------------------------------------------------
                         required time                         -1.871    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.878%)  route 0.126ns (47.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.632     1.516    spiSlave_comp/CLK
    SLICE_X36Y121        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  spiSlave_comp/mosiShftReg_reg[4]/Q
                         net (fo=2, routed)           0.126     1.782    spiSlave_comp/mosiShftReg[4]
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[4]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X36Y120        FDCE (Hold_fdce_C_D)         0.072     1.603    spiSlave_comp/mosiData_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.997%)  route 0.125ns (47.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.632     1.516    spiSlave_comp/CLK
    SLICE_X36Y121        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  spiSlave_comp/mosiShftReg_reg[3]/Q
                         net (fo=2, routed)           0.125     1.782    spiSlave_comp/mosiShftReg[3]
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[3]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X36Y120        FDCE (Hold_fdce_C_D)         0.070     1.601    spiSlave_comp/mosiData_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.215%)  route 0.124ns (46.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.632     1.516    spiSlave_comp/CLK
    SLICE_X36Y121        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y121        FDCE (Prop_fdce_C_Q)         0.141     1.657 r  spiSlave_comp/mosiShftReg_reg[2]/Q
                         net (fo=2, routed)           0.124     1.781    spiSlave_comp/mosiShftReg[2]
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[2]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X36Y120        FDCE (Hold_fdce_C_D)         0.066     1.597    spiSlave_comp/mosiData_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.520    spiSlave_comp/CLK
    SLICE_X39Y117        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y117        FDCE (Prop_fdce_C_Q)         0.141     1.661 r  spiSlave_comp/mosiShftReg_reg[0]/Q
                         net (fo=2, routed)           0.126     1.787    spiSlave_comp/mosiShftReg[0]
    SLICE_X38Y119        FDCE                                         r  spiSlave_comp/mosiData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X38Y119        FDCE                                         r  spiSlave_comp/mosiData_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X38Y119        FDCE (Hold_fdce_C_D)         0.059     1.591    spiSlave_comp/mosiData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 spiSlave_comp/sclk_latch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.024%)  route 0.131ns (40.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.519    spiSlave_comp/CLK
    SLICE_X41Y119        FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  spiSlave_comp/sclk_latch_reg/Q
                         net (fo=6, routed)           0.131     1.791    spiSlave_comp/sclk_latch
    SLICE_X40Y119        LUT5 (Prop_lut5_I3_O)        0.048     1.839 r  spiSlave_comp/fallBitCnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.839    spiSlave_comp/fallBitCnt[2]_i_1_n_0
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)         0.107     1.639    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 spiSlave_comp/csOffset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/stopFlg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.186ns (32.953%)  route 0.378ns (67.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.636     1.520    spiSlave_comp/CLK
    SLICE_X29Y118        FDPE                                         r  spiSlave_comp/csOffset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDPE (Prop_fdpe_C_Q)         0.141     1.661 f  spiSlave_comp/csOffset_reg/Q
                         net (fo=8, routed)           0.378     2.039    spiSlave_comp/csOffset
    SLICE_X36Y119        LUT6 (Prop_lut6_I4_O)        0.045     2.084 r  spiSlave_comp/stopFlg_i_1/O
                         net (fo=1, routed)           0.000     2.084    spiDataTransfer_comp/stopFlg_reg_1
    SLICE_X36Y119        FDRE                                         r  spiDataTransfer_comp/stopFlg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiDataTransfer_comp/CLK
    SLICE_X36Y119        FDRE                                         r  spiDataTransfer_comp/stopFlg_reg/C
                         clock pessimism             -0.253     1.780    
    SLICE_X36Y119        FDRE (Hold_fdre_C_D)         0.092     1.872    spiDataTransfer_comp/stopFlg_reg
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 spiSlave_comp/sclk_latch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.519    spiSlave_comp/CLK
    SLICE_X41Y119        FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  spiSlave_comp/sclk_latch_reg/Q
                         net (fo=6, routed)           0.132     1.792    spiSlave_comp/sclk_latch
    SLICE_X40Y119        LUT3 (Prop_lut3_I1_O)        0.045     1.837 r  spiSlave_comp/fallBitCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.837    spiSlave_comp/fallBitCnt[0]_i_1_n_0
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)         0.092     1.624    spiSlave_comp/fallBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 spiSlave_comp/sclk_latch_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.519    spiSlave_comp/CLK
    SLICE_X41Y119        FDCE                                         r  spiSlave_comp/sclk_latch_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y119        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  spiSlave_comp/sclk_latch_reg/Q
                         net (fo=6, routed)           0.131     1.791    spiSlave_comp/sclk_latch
    SLICE_X40Y119        LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  spiSlave_comp/fallBitCnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    spiSlave_comp/fallBitCnt[1]_i_1_n_0
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X40Y119        FDCE (Hold_fdce_C_D)         0.091     1.623    spiSlave_comp/fallBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 spiSlave_comp/mosiShftReg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.635     1.519    spiSlave_comp/CLK
    SLICE_X39Y118        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y118        FDCE (Prop_fdce_C_Q)         0.141     1.660 r  spiSlave_comp/mosiShftReg_reg[7]/Q
                         net (fo=1, routed)           0.167     1.827    spiSlave_comp/mosiShftReg[7]
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X36Y120        FDCE                                         r  spiSlave_comp/mosiData_reg[7]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X36Y120        FDCE (Hold_fdce_C_D)         0.075     1.606    spiSlave_comp/mosiData_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.221    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y23   spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_1/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y24   spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22   spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     FIFO36E1/RDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y21   spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X38Y120  rstCnt_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X37Y120  rstCnt_reg[10]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X37Y120  rstCnt_reg[11]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X37Y120  rstCnt_reg[12]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X37Y121  rstCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y119   spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y119   spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X8Y119   spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X27Y121  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X13Y119  spiDataTransfer_comp/fifoRdComp/rdFifoSelCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X13Y119  spiDataTransfer_comp/fifoRdComp/rdFifoSelCnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X18Y117  spiDataTransfer_comp/fifoRdComp/FSM_sequential_rdState_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X18Y117  spiDataTransfer_comp/fifoRdComp/FSM_sequential_rdState_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X17Y117  spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[6]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X17Y117  spiDataTransfer_comp/fifoRdComp/SPI_DIN_reg[7]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y122  rstCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y122  rstCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y122  rstCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y122  rstCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y123  rstCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y123  rstCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X37Y123  rstCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X27Y118  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X27Y118  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X27Y118  spiDataTransfer_comp/fifoRdComp/rdEnCnt_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm_clock
  To Clock:  CLK_OUT1_mmcm_clock

Setup :            0  Failing Endpoints,  Worst Slack        2.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[2]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 1.014ns (7.837%)  route 11.924ns (92.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 17.881 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.683    14.577    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X15Y131        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.605    17.881    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X15Y131        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[2]/C
                         clock pessimism              0.000    17.881    
                         clock uncertainty           -0.140    17.741    
    SLICE_X15Y131        FDCE (Recov_fdce_C_CLR)     -0.405    17.336    cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[3]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 1.014ns (7.837%)  route 11.924ns (92.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 17.881 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.683    14.577    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X15Y131        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.605    17.881    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X15Y131        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[3]/C
                         clock pessimism              0.000    17.881    
                         clock uncertainty           -0.140    17.741    
    SLICE_X15Y131        FDCE (Recov_fdce_C_CLR)     -0.405    17.336    cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.759ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[4]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 1.014ns (7.837%)  route 11.924ns (92.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 17.881 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.683    14.577    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X15Y131        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.605    17.881    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X15Y131        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[4]/C
                         clock pessimism              0.000    17.881    
                         clock uncertainty           -0.140    17.741    
    SLICE_X15Y131        FDCE (Recov_fdce_C_CLR)     -0.405    17.336    cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.336    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  2.759    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[0]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 1.014ns (7.837%)  route 11.924ns (92.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 17.881 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.683    14.577    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X14Y131        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.605    17.881    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X14Y131        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[0]/C
                         clock pessimism              0.000    17.881    
                         clock uncertainty           -0.140    17.741    
    SLICE_X14Y131        FDCE (Recov_fdce_C_CLR)     -0.319    17.422    cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.845ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[1]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 1.014ns (7.837%)  route 11.924ns (92.163%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.605ns = ( 17.881 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.683    14.577    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X14Y131        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.605    17.881    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X14Y131        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[1]/C
                         clock pessimism              0.000    17.881    
                         clock uncertainty           -0.140    17.741    
    SLICE_X14Y131        FDCE (Recov_fdce_C_CLR)     -0.319    17.422    cicFirDemod_comp/firFlt_halfBandDec_13_comp/prodCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.422    
                         arrival time                         -14.577    
  -------------------------------------------------------------------
                         slack                                  2.845    

Slack (MET) :             2.868ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/multiPhaseCeCnt_reg[0]/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.875ns  (logic 1.014ns (7.876%)  route 11.861ns (92.124%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 17.880 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.619    14.513    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X16Y131        FDPE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/multiPhaseCeCnt_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.604    17.880    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X16Y131        FDPE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/multiPhaseCeCnt_reg[0]/C
                         clock pessimism              0.000    17.880    
                         clock uncertainty           -0.140    17.740    
    SLICE_X16Y131        FDPE (Recov_fdpe_C_PRE)     -0.359    17.381    cicFirDemod_comp/firFlt_halfBandDec_13_comp/multiPhaseCeCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.381    
                         arrival time                         -14.513    
  -------------------------------------------------------------------
                         slack                                  2.868    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][10]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.778ns  (logic 1.014ns (7.935%)  route 11.764ns (92.065%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 17.885 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.523    14.417    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X16Y114        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.609    17.885    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X16Y114        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][10]/C
                         clock pessimism              0.000    17.885    
                         clock uncertainty           -0.140    17.745    
    SLICE_X16Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.340    cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][10]
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.778ns  (logic 1.014ns (7.935%)  route 11.764ns (92.065%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 17.885 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.523    14.417    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X16Y114        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.609    17.885    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X16Y114        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][13]/C
                         clock pessimism              0.000    17.885    
                         clock uncertainty           -0.140    17.745    
    SLICE_X16Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.340    cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][13]
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][14]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.778ns  (logic 1.014ns (7.935%)  route 11.764ns (92.065%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 17.885 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.523    14.417    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X16Y114        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.609    17.885    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X16Y114        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][14]/C
                         clock pessimism              0.000    17.885    
                         clock uncertainty           -0.140    17.745    
    SLICE_X16Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.340    cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][14]
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 rstCntMMCM_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][15]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.276ns  (CLK_OUT1_mmcm_clock rise@16.276ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        12.778ns  (logic 1.014ns (7.935%)  route 11.764ns (92.065%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.609ns = ( 17.885 - 16.276 ) 
    Source Clock Delay      (SCD):    1.638ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.271ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.575     1.575    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.638     1.638    clkMmcm
    SLICE_X60Y0          FDRE                                         r  rstCntMMCM_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y0          FDRE (Prop_fdre_C_Q)         0.518     2.156 f  rstCntMMCM_reg[3]/Q
                         net (fo=2, routed)           0.812     2.969    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_2[2]
    SLICE_X61Y2          LUT4 (Prop_lut4_I0_O)        0.124     3.093 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9/O
                         net (fo=1, routed)           0.573     3.666    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_9_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I2_O)        0.124     3.790 f  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6/O
                         net (fo=1, routed)           0.433     4.223    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_n_0
    SLICE_X61Y2          LUT6 (Prop_lut6_I5_O)        0.124     4.347 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.423     4.770    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.894 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        9.523    14.417    cicFirDemod_comp/firFlt_halfBandDec_13_comp/rstMMCM
    SLICE_X16Y114        FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                     16.276    16.276 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    16.276 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.457    17.733    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    14.604 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    16.185    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.276 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       1.609    17.885    cicFirDemod_comp/firFlt_halfBandDec_13_comp/CLK_OUT1
    SLICE_X16Y114        FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][15]/C
                         clock pessimism              0.000    17.885    
                         clock uncertainty           -0.140    17.745    
    SLICE_X16Y114        FDCE (Recov_fdce_C_CLR)     -0.405    17.340    cicFirDemod_comp/firFlt_halfBandDec_13_comp/input_pipeline_phase0_reg[11][15]
  -------------------------------------------------------------------
                         required time                         17.340    
                         arrival time                         -14.417    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.462ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[4]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.635ns  (logic 0.254ns (15.532%)  route 1.381ns (84.468%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.133     2.230    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X14Y51         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.834     0.834    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X14Y51         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[4]/C
                         clock pessimism              0.000     0.834    
    SLICE_X14Y51         FDCE (Remov_fdce_C_CLR)     -0.067     0.767    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.254ns (15.442%)  route 1.391ns (84.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.142     2.240    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X12Y57         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.832     0.832    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X12Y57         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[0]/C
                         clock pessimism              0.000     0.832    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.765    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[1]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.254ns (15.442%)  route 1.391ns (84.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.142     2.240    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X12Y57         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.832     0.832    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X12Y57         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[1]/C
                         clock pessimism              0.000     0.832    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.765    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.254ns (15.442%)  route 1.391ns (84.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.142     2.240    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X12Y57         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.832     0.832    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X12Y57         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[2]/C
                         clock pessimism              0.000     0.832    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.765    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.474ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[3]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.645ns  (logic 0.254ns (15.442%)  route 1.391ns (84.558%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.142     2.240    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X12Y57         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.832     0.832    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X12Y57         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[3]/C
                         clock pessimism              0.000     0.832    
    SLICE_X12Y57         FDCE (Remov_fdce_C_CLR)     -0.067     0.765    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/section_out4_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           2.240    
  -------------------------------------------------------------------
                         slack                                  1.474    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[0]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.254ns (14.820%)  route 1.460ns (85.180%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.211     2.309    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/rstMMCM
    SLICE_X13Y51         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.834     0.834    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/CLK_OUT1
    SLICE_X13Y51         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[0]/C
                         clock pessimism              0.000     0.834    
    SLICE_X13Y51         FDCE (Remov_fdce_C_CLR)     -0.092     0.742    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_1_comp/diff1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[12]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.254ns (17.149%)  route 1.227ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.979     2.076    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/rstMMCM
    SLICE_X37Y48         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.833     0.833    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/CLK_OUT1
    SLICE_X37Y48         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[12]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.507    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.254ns (17.149%)  route 1.227ns (82.851%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.979     2.076    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/rstMMCM
    SLICE_X37Y48         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.833     0.833    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/CLK_OUT1
    SLICE_X37Y48         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[13]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.507    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out1_reg[13]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.254ns (17.099%)  route 1.231ns (82.901%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        0.983     2.080    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/rstMMCM
    SLICE_X36Y48         FDCE                                         f  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out1_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.833     0.833    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/CLK_OUT1
    SLICE_X36Y48         FDCE                                         r  cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out1_reg[13]/C
                         clock pessimism             -0.234     0.599    
    SLICE_X36Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.507    cicFirDemod_comp/cicFlt_4thOrd_8DecFact_2_comp/section_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.579ns  (arrival time - required time)
  Source:                 rstCntMMCM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Destination:            cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodCnt_reg[2]/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_clock  {rise@0.000ns fall@8.138ns period=16.276ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_clock rise@0.000ns - CLK_OUT1_mmcm_clock rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.254ns (16.880%)  route 1.251ns (83.120%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.549     0.549    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.595     0.595    clkMmcm
    SLICE_X60Y2          FDRE                                         r  rstCntMMCM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.164     0.759 f  rstCntMMCM_reg[9]/Q
                         net (fo=2, routed)           0.094     0.853    cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_6_1[0]
    SLICE_X61Y2          LUT6 (Prop_lut6_I4_O)        0.045     0.898 r  cicFirDemod_comp/firFlt_halfBandDec_23_comp/ring_count[1]_i_4/O
                         net (fo=3, routed)           0.154     1.052    clocking_comp/rstCntMMCM_reg[1]
    SLICE_X61Y1          LUT2 (Prop_lut2_I1_O)        0.045     1.097 f  clocking_comp/ring_count[1]_i_2__1/O
                         net (fo=5969, routed)        1.002     2.099    cicFirDemod_comp/firFlt_halfBandDec_21_comp/rstMMCM
    SLICE_X54Y23         FDCE                                         f  cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_clock rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.817     0.817    clocking_comp/mmcm_clocks/inst/SYSCLK
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  clocking_comp/mmcm_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    clocking_comp/mmcm_clocks/inst/CLK_OUT1_mmcm_clock
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  clocking_comp/mmcm_clocks/inst/clkout1_buf/O
                         net (fo=10643, routed)       0.822     0.822    cicFirDemod_comp/firFlt_halfBandDec_21_comp/CLK_OUT1
    SLICE_X54Y23         FDCE                                         r  cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodCnt_reg[2]/C
                         clock pessimism             -0.234     0.588    
    SLICE_X54Y23         FDCE (Remov_fdce_C_CLR)     -0.067     0.521    cicFirDemod_comp/firFlt_halfBandDec_21_comp/prodCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.521    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  1.579    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.724ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.844ns  (logic 0.456ns (11.862%)  route 3.388ns (88.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.990ns = ( 14.990 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    spiDataTransfer_comp/CLK
    SLICE_X36Y118        FDRE                                         r  spiDataTransfer_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  spiDataTransfer_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          3.388     9.089    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/SPI_DIN_reg[5]
    RAMB36_X0Y21         FIFO36E1                                     f  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.649    14.990    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/CLK
    RAMB36_X0Y21         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.196    15.186    
                         clock uncertainty           -0.035    15.151    
    RAMB36_X0Y21         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.783    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_4/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.783    
                         arrival time                          -9.089    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             4.034ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.456ns (13.028%)  route 3.044ns (86.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.987ns = ( 14.987 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    spiDataTransfer_comp/CLK
    SLICE_X36Y118        FDRE                                         r  spiDataTransfer_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  spiDataTransfer_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          3.044     8.745    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/SPI_DIN_reg[5]
    RAMB36_X0Y22         FIFO36E1                                     f  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.646    14.987    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/CLK
    RAMB36_X0Y22         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.196    15.183    
                         clock uncertainty           -0.035    15.148    
    RAMB36_X0Y22         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.780    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_3/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.780    
                         arrival time                          -8.745    
  -------------------------------------------------------------------
                         slack                                  4.034    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.952ns (18.541%)  route 4.183ns (81.459%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.734    10.380    spiSlave_comp/rstSys
    SLICE_X23Y117        FDCE                                         f  spiSlave_comp/riseBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.605    14.946    spiSlave_comp/CLK
    SLICE_X23Y117        FDCE                                         r  spiSlave_comp/riseBitCnt_reg[0]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.702    spiSlave_comp/riseBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.952ns (18.541%)  route 4.183ns (81.459%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.734    10.380    spiSlave_comp/rstSys
    SLICE_X23Y117        FDCE                                         f  spiSlave_comp/riseBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.605    14.946    spiSlave_comp/CLK
    SLICE_X23Y117        FDCE                                         r  spiSlave_comp/riseBitCnt_reg[1]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.702    spiSlave_comp/riseBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/riseBitCnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 0.952ns (18.541%)  route 4.183ns (81.459%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.734    10.380    spiSlave_comp/rstSys
    SLICE_X23Y117        FDCE                                         f  spiSlave_comp/riseBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.605    14.946    spiSlave_comp/CLK
    SLICE_X23Y117        FDCE                                         r  spiSlave_comp/riseBitCnt_reg[2]/C
                         clock pessimism              0.196    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X23Y117        FDCE (Recov_fdce_C_CLR)     -0.405    14.702    spiSlave_comp/riseBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -10.380    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 spiDataTransfer_comp/fifoRstBuff_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 0.456ns (14.508%)  route 2.687ns (85.492%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    spiDataTransfer_comp/CLK
    SLICE_X36Y118        FDRE                                         r  spiDataTransfer_comp/fifoRstBuff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  spiDataTransfer_comp/fifoRstBuff_reg/Q
                         net (fo=37, routed)          2.687     8.388    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/SPI_DIN_reg[5]
    RAMB36_X0Y24         FIFO36E1                                     f  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.634    14.975    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/CLK
    RAMB36_X0Y24         FIFO36E1                                     r  spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl/RDCLK
                         clock pessimism              0.196    15.171    
                         clock uncertainty           -0.035    15.136    
    RAMB36_X0Y24         FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.368    12.768    spiDataTransfer_comp/FIFO_DUALCLOCK_MACRO_inst_2/bl.fifo_36_inst_bl.fifo_36_bl
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                          -8.388    
  -------------------------------------------------------------------
                         slack                                  4.380    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.952ns (19.802%)  route 3.856ns (80.198%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.407    10.053    spiSlave_comp/rstSys
    SLICE_X40Y119        FDCE                                         f  spiSlave_comp/fallBitCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    14.939    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[0]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X40Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.766    spiSlave_comp/fallBitCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.952ns (19.802%)  route 3.856ns (80.198%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.407    10.053    spiSlave_comp/rstSys
    SLICE_X40Y119        FDCE                                         f  spiSlave_comp/fallBitCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    14.939    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[1]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X40Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.766    spiSlave_comp/fallBitCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/fallBitCnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.952ns (19.802%)  route 3.856ns (80.198%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.407    10.053    spiSlave_comp/rstSys
    SLICE_X40Y119        FDCE                                         f  spiSlave_comp/fallBitCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    14.939    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/fallBitCnt_reg[2]/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X40Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.766    spiSlave_comp/fallBitCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.713    

Slack (MET) :             4.713ns  (required time - arrival time)
  Source:                 rstCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/sclk_offset_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.952ns (19.802%)  route 3.856ns (80.198%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.939ns = ( 14.939 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.724     5.245    CLK_IBUF_BUFG
    SLICE_X37Y118        FDRE                                         r  rstCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDRE (Prop_fdre_C_Q)         0.456     5.701 f  rstCnt_reg[2]/Q
                         net (fo=6, routed)           1.141     6.842    spiDataTransfer_comp/mmcm_clocks_i_2_1[1]
    SLICE_X36Y121        LUT4 (Prop_lut4_I1_O)        0.124     6.966 f  spiDataTransfer_comp/mmcm_clocks_i_6/O
                         net (fo=1, routed)           0.484     7.450    spiDataTransfer_comp/mmcm_clocks_i_6_n_0
    SLICE_X36Y121        LUT6 (Prop_lut6_I1_O)        0.124     7.574 f  spiDataTransfer_comp/mmcm_clocks_i_4/O
                         net (fo=1, routed)           0.638     8.212    spiDataTransfer_comp/mmcm_clocks_i_4_n_0
    SLICE_X36Y120        LUT6 (Prop_lut6_I5_O)        0.124     8.336 r  spiDataTransfer_comp/mmcm_clocks_i_2/O
                         net (fo=5, routed)           0.185     8.521    spiSlave_comp/sclk_latch_reg_0
    SLICE_X36Y120        LUT3 (Prop_lut3_I0_O)        0.124     8.645 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          1.407    10.053    spiSlave_comp/rstSys
    SLICE_X40Y119        FDCE                                         f  spiSlave_comp/sclk_offset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          1.598    14.939    spiSlave_comp/CLK
    SLICE_X40Y119        FDCE                                         r  spiSlave_comp/sclk_offset_reg/C
                         clock pessimism              0.267    15.206    
                         clock uncertainty           -0.035    15.171    
    SLICE_X40Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.766    spiSlave_comp/sclk_offset_reg
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                  4.713    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.414%)  route 0.436ns (67.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.250     2.161    spiSlave_comp/rstSys
    SLICE_X39Y120        FDCE                                         f  spiSlave_comp/mosiShftReg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X39Y120        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[5]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X39Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.438    spiSlave_comp/mosiShftReg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.724ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.414%)  route 0.436ns (67.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.250     2.161    spiSlave_comp/rstSys
    SLICE_X39Y120        FDCE                                         f  spiSlave_comp/mosiShftReg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.905     2.033    spiSlave_comp/CLK
    SLICE_X39Y120        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[6]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X39Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.438    spiSlave_comp/mosiShftReg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.724    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/csLatch_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.111%)  route 0.736ns (77.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.550     2.462    spiSlave_comp/rstSys
    SLICE_X29Y118        FDPE                                         f  spiSlave_comp/csLatch_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.036    spiSlave_comp/CLK
    SLICE_X29Y118        FDPE                                         r  spiSlave_comp/csLatch_reg/C
                         clock pessimism             -0.253     1.782    
    SLICE_X29Y118        FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    spiSlave_comp/csLatch_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.774ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/csOffset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.945ns  (logic 0.209ns (22.111%)  route 0.736ns (77.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.550     2.462    spiSlave_comp/rstSys
    SLICE_X29Y118        FDPE                                         f  spiSlave_comp/csOffset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.908     2.036    spiSlave_comp/CLK
    SLICE_X29Y118        FDPE                                         r  spiSlave_comp/csOffset_reg/C
                         clock pessimism             -0.253     1.782    
    SLICE_X29Y118        FDPE (Remov_fdpe_C_PRE)     -0.095     1.687    spiSlave_comp/csOffset_reg
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.447%)  route 0.526ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.340     2.251    spiSlave_comp/rstSys
    SLICE_X38Y119        FDCE                                         f  spiSlave_comp/mosiData_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X38Y119        FDCE                                         r  spiSlave_comp/mosiData_reg[0]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.465    spiSlave_comp/mosiData_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.447%)  route 0.526ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.340     2.251    spiSlave_comp/rstSys
    SLICE_X39Y119        FDCE                                         f  spiSlave_comp/mosiData_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X39Y119        FDCE                                         r  spiSlave_comp/mosiData_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X39Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.440    spiSlave_comp/mosiData_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiData_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.209ns (28.447%)  route 0.526ns (71.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.340     2.251    spiSlave_comp/rstSys
    SLICE_X39Y119        FDCE                                         f  spiSlave_comp/mosiData_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.906     2.034    spiSlave_comp/CLK
    SLICE_X39Y119        FDCE                                         r  spiSlave_comp/mosiData_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X39Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.440    spiSlave_comp/mosiData_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.251    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.876ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.209ns (26.126%)  route 0.591ns (73.874%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.405     2.317    spiSlave_comp/rstSys
    SLICE_X39Y118        FDCE                                         f  spiSlave_comp/mosiShftReg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.907     2.035    spiSlave_comp/CLK
    SLICE_X39Y118        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[7]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X39Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.441    spiSlave_comp/mosiShftReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.876    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.832%)  route 0.633ns (75.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.447     2.358    spiSlave_comp/rstSys
    SLICE_X36Y121        FDCE                                         f  spiSlave_comp/mosiShftReg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.904     2.032    spiSlave_comp/CLK
    SLICE_X36Y121        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X36Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.438    spiSlave_comp/mosiShftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (arrival time - required time)
  Source:                 rstCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spiSlave_comp/mosiShftReg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.209ns (24.832%)  route 0.633ns (75.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.633     1.517    CLK_IBUF_BUFG
    SLICE_X38Y120        FDRE                                         r  rstCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y120        FDRE (Prop_fdre_C_Q)         0.164     1.681 f  rstCnt_reg[0]/Q
                         net (fo=6, routed)           0.186     1.867    spiSlave_comp/sclk_latch_reg_1[0]
    SLICE_X36Y120        LUT3 (Prop_lut3_I1_O)        0.045     1.912 f  spiSlave_comp/mmcm_clocks_i_1/O
                         net (fo=51, routed)          0.447     2.358    spiSlave_comp/rstSys
    SLICE_X36Y121        FDCE                                         f  spiSlave_comp/mosiShftReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=85, routed)          0.904     2.032    spiSlave_comp/CLK
    SLICE_X36Y121        FDCE                                         r  spiSlave_comp/mosiShftReg_reg[2]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X36Y121        FDCE (Remov_fdce_C_CLR)     -0.092     1.438    spiSlave_comp/mosiShftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.921    





