;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB -1, 3
	ADD -816, <0
	MOV 270, 67
	MOV -7, <-20
	SUB <0, -0
	SUB <0, -0
	SUB @121, 103
	SUB 56, @300
	SUB <-310, 9
	SPL 0, <-54
	DJN -1, @-20
	MOV -1, <-20
	ADD 56, @300
	SUB @121, 103
	ADD 56, @300
	CMP -816, <0
	MOV -7, <-20
	DAT #0, <6
	SUB #72, @200
	SUB <0, @2
	SUB @20, 73
	ADD 210, 30
	ADD 56, @300
	SUB 12, @10
	ADD @121, 103
	SUB 12, @10
	ADD 56, @300
	DAT #0, <6
	DAT #0, <6
	DJN <130, 9
	ADD <0, @2
	SUB #72, @200
	SPL 0, #-130
	SUB -816, <0
	ADD 210, 30
	SUB <0, @2
	CMP -207, <-120
	ADD -1, 4
	CMP -207, <-120
	ADD -1, 4
	ADD 210, 30
	MOV -7, <-20
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <-54
	CMP -207, <-120
